Timing Analyzer report for SoundCache824
Sun Oct 31 21:42:46 2010
Version 4.1 Build 181 06/29/2004 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Settings
  3. Timing Analyzer Summary
  4. Clock Settings Summary
  5. Clock Setup: 'LB_CLK'
  6. Clock Setup: 'clocks_engine:CLKE|SRE_masterClock'
  7. Clock Setup: 'clocks_engine:CLKE|CG_generator_bick[1]'
  8. Clock Setup: 'clocks_engine:CLKE|CG_generator_sampleRate[6]'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Minimum tco
 14. Minimum tpd
 15. Ignored Timing Assignments
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                            ;
+-------------------------------------------------------+--------------------+--------+-----------------------------------------------+
; Option                                                ; Setting            ; From   ; To                                            ;
+-------------------------------------------------------+--------------------+--------+-----------------------------------------------+
; Device name                                           ; EPF6016QC208-3     ;        ;                                               ;
; Timing Models                                         ; Production         ;        ;                                               ;
; Number of source nodes to report per destination node ; 10                 ;        ;                                               ;
; Number of destination nodes to report                 ; 10                 ;        ;                                               ;
; Number of paths to report                             ; 200                ;        ;                                               ;
; Run Minimum Analysis                                  ; On                 ;        ;                                               ;
; Use Minimum Timing Models                             ; Off                ;        ;                                               ;
; Report IO Paths Separately                            ; On                 ;        ;                                               ;
; Clock Analysis Only                                   ; Off                ;        ;                                               ;
; Default hold multicycle                               ; Same as Multicycle ;        ;                                               ;
; Cut paths between unrelated clock domains             ; On                 ;        ;                                               ;
; Cut off read during write signal paths                ; On                 ;        ;                                               ;
; Cut off clear and preset signal paths                 ; On                 ;        ;                                               ;
; Cut off feedback from I/O pins                        ; On                 ;        ;                                               ;
; Ignore Clock Settings                                 ; Off                ;        ;                                               ;
; Analyze latches as synchronous elements               ; Off                ;        ;                                               ;
; tpd Requirement                                       ; 18ns               ; nCS_LM ; nBANK_CE                                      ;
; tpd Requirement                                       ; 18ns               ; nCS_LM ; nBANK_OE                                      ;
; tpd Requirement                                       ; 18ns               ; nLB_RD ; nBANK_CE                                      ;
; tpd Requirement                                       ; 18ns               ; nLB_RD ; nBANK_OE                                      ;
; Cut Timing Path                                       ; On                 ;        ; CLOCK_16MHz                                   ;
; Cut Timing Path                                       ; On                 ;        ; CLOCK_18MHz                                   ;
; Cut Timing Path                                       ; On                 ;        ; CLOCK_DAUGHTER_CARD                           ;
; Cut Timing Path                                       ; On                 ;        ; CLOCK_SYNC_IN                                 ;
; Cut Timing Path                                       ; On                 ;        ; DC_CONF_DONE                                  ;
; Cut Timing Path                                       ; On                 ;        ; DC_DATA_BIT                                   ;
; Cut Timing Path                                       ; On                 ;        ; DC_DATA_CLK                                   ;
; Cut Timing Path                                       ; On                 ;        ; DC_nCONFIG                                    ;
; Cut Timing Path                                       ; On                 ;        ; DC_nPRSNT                                     ;
; Cut Timing Path                                       ; On                 ;        ; DC_nSTATUS                                    ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH1_IN                                   ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH1_OUT                                  ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH2_IN                                   ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH2_OUT                                  ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH3_IN                                   ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH3_OUT                                  ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH4_IN                                   ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH4_OUT                                  ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH5_IN                                   ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH5_OUT                                  ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH6_IN                                   ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH6_OUT                                  ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH7_IN                                   ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH7_OUT                                  ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH8_IN                                   ;
; Cut Timing Path                                       ; On                 ;        ; GAIN_CH8_OUT                                  ;
; Cut Timing Path                                       ; On                 ;        ; INT_MIDI                                      ;
; Cut Timing Path                                       ; On                 ;        ; MON_CH1                                       ;
; Cut Timing Path                                       ; On                 ;        ; MON_CH2                                       ;
; Cut Timing Path                                       ; On                 ;        ; MON_CH3                                       ;
; Cut Timing Path                                       ; On                 ;        ; MON_CH4                                       ;
; Cut Timing Path                                       ; On                 ;        ; MON_CH5                                       ;
; Cut Timing Path                                       ; On                 ;        ; MON_CH6                                       ;
; Cut Timing Path                                       ; On                 ;        ; MON_CH7                                       ;
; Cut Timing Path                                       ; On                 ;        ; MON_CH8                                       ;
; Cut Timing Path                                       ; On                 ;        ; MUTE_CH1                                      ;
; Cut Timing Path                                       ; On                 ;        ; MUTE_CH2                                      ;
; Cut Timing Path                                       ; On                 ;        ; MUTE_CH3                                      ;
; Cut Timing Path                                       ; On                 ;        ; MUTE_CH4                                      ;
; Cut Timing Path                                       ; On                 ;        ; MUTE_CH5                                      ;
; Cut Timing Path                                       ; On                 ;        ; MUTE_CH6                                      ;
; Cut Timing Path                                       ; On                 ;        ; MUTE_CH7                                      ;
; Cut Timing Path                                       ; On                 ;        ; MUTE_CH8                                      ;
; Cut Timing Path                                       ; On                 ;        ; SPARE7                                        ;
; Cut Timing Path                                       ; On                 ;        ; TP_1                                          ;
; Cut Timing Path                                       ; On                 ;        ; TP_2                                          ;
; Cut Timing Path                                       ; On                 ;        ; TP_3                                          ;
; Cut Timing Path                                       ; On                 ;        ; TP_4                                          ;
; Cut Timing Path                                       ; On                 ;        ; TP_5                                          ;
; Cut Timing Path                                       ; On                 ;        ; TP_6                                          ;
; Cut Timing Path                                       ; On                 ;        ; TP_7                                          ;
; Cut Timing Path                                       ; On                 ;        ; TP_8                                          ;
; Cut Timing Path                                       ; On                 ;        ; nINT_DAUGHTER_CARD                            ;
; Cut Timing Path                                       ; On                 ;        ; nINT_OUTPUT_REQUEST                           ;
; Cut Timing Path                                       ; On                 ;        ; nLB_CLOCK_SELECT0                             ;
; Cut Timing Path                                       ; On                 ;        ; nLB_CLOCK_SELECT1                             ;
; Cut Timing Path                                       ; On                 ;        ; nLB_CLOCK_SELECT2                             ;
; Cut Timing Path                                       ; On                 ;        ; nLB_RESET                                     ;
; Cut Timing Path                                       ; On                 ;        ; reg_SC_DEVICES:SC_DEVICES|regData[0]          ;
; Cut Timing Path                                       ; On                 ;        ; reg_SC_DEVICES:SC_DEVICES|regData[1]          ;
; Cut Timing Path                                       ; On                 ;        ; reg_SC_DEVICES:SC_DEVICES|regData[2]          ;
; Cut Timing Path                                       ; On                 ;        ; reg_SC_ENGINE:SC_ENGINE|regData[0]            ;
; Cut Timing Path                                       ; On                 ;        ; reg_SC_ENGINE:SC_ENGINE|regData[1]            ;
; Cut Timing Path                                       ; On                 ;        ; reg_SC_ENGINE:SC_ENGINE|regData[2]            ;
; Cut Timing Path                                       ; On                 ;        ; reg_SC_ENGINE:SC_ENGINE|regData[3]            ;
; Clock Settings                                        ; Clock Master Clock ;        ; CLOCK_16MHz                                   ;
; Clock Settings                                        ; Clock Master Clock ;        ; CLOCK_18MHz                                   ;
; Clock Settings                                        ; Clock Master Clock ;        ; CLOCK_DAUGHTER_CARD                           ;
; Clock Settings                                        ; Clock Master Clock ;        ; CLOCK_MASTER_OUT                              ;
; Clock Settings                                        ; Clock Master Clock ;        ; CLOCK_SYNC_IN                                 ;
; Clock Settings                                        ; Clock 96FS         ;        ; CONVERTERS_96FS_ADC                           ;
; Clock Settings                                        ; Clock 96FS         ;        ; CONVERTERS_96FS_DAC                           ;
; Clock Settings                                        ; Clock Fs           ;        ; CONVERTERS_LEFT_RIGHT_ADC                     ;
; Clock Settings                                        ; Clock Fs           ;        ; CONVERTERS_LEFT_RIGHT_DAC                     ;
; Clock Settings                                        ; Lb Clk             ;        ; LB_CLK                                        ;
; Clock Settings                                        ; Clock 96FS         ;        ; clocks_engine:CLKE|CG_generator_bick[1]       ;
; Clock Settings                                        ; Clock Fs           ;        ; clocks_engine:CLKE|CG_generator_sampleRate[6] ;
; Clock Settings                                        ; Clock Master Clock ;        ; clocks_engine:CLKE|SRE_masterClock            ;
+-------------------------------------------------------+--------------------+--------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------+--------------+------------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+
; Type                                                         ; Slack        ; Required Time                      ; Actual Time                                    ; From                                                                                                                                                                           ; To                                                                                                                                                                              ; From Clock                                    ; To Clock                                      ; Failed Paths ;
+--------------------------------------------------------------+--------------+------------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+
; Worst-case tsu                                               ; N/A          ; None                               ; 30.200 ns                                      ; LB_ADDRESS_16TO1[0]                                                                                                                                                            ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                                                                                                     ;                                               ; LB_CLK                                        ; 0            ;
; Worst-case tco                                               ; N/A          ; None                               ; 40.000 ns                                      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50                                                                             ; LB_DATA[13]                                                                                                                                                                     ; LB_CLK                                        ;                                               ; 0            ;
; Worst-case tpd                                               ; -15.300 ns   ; 18.000 ns                          ; 33.300 ns                                      ; nLB_RD                                                                                                                                                                         ; nBANK_CE                                                                                                                                                                        ;                                               ;                                               ; 4            ;
; Worst-case th                                                ; N/A          ; None                               ; -0.700 ns                                      ; LB_DATA[12]                                                                                                                                                                    ; CONVERTERs_engine:CE|slave_ch12_out[12]                                                                                                                                         ;                                               ; LB_CLK                                        ; 0            ;
; Worst-case Minimum tco                                       ; N/A          ; None                               ; 16.100 ns                                      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[10]                                                                         ; LB_ADDRESS_16TO1[11]                                                                                                                                                            ; LB_CLK                                        ;                                               ; 0            ;
; Worst-case Minimum tpd                                       ; N/A          ; None                               ; 11.300 ns                                      ; LB_DATA[23]                                                                                                                                                                    ; LB_DATA_UPPER[3]                                                                                                                                                                ;                                               ;                                               ; 0            ;
; Clock Setup: 'LB_CLK'                                        ; -0.800 ns    ; 50.00 MHz ( period = 20.000 ns )   ; 48.08 MHz ( period = 20.800 ns )               ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]                                                                                ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]                                                                                 ; LB_CLK                                        ; LB_CLK                                        ; 12           ;
; Clock Setup: 'clocks_engine:CLKE|SRE_masterClock'            ; 34.300 ns    ; 25.00 MHz ( period = 40.000 ns )   ; Restricted to 125.00 MHz ( period = 8.000 ns ) ; clocks_engine:CLKE|CG_generator_bick[0]                                                                                                                                        ; clocks_engine:CLKE|CG_generator_bick[0]                                                                                                                                         ; clocks_engine:CLKE|SRE_masterClock            ; clocks_engine:CLKE|SRE_masterClock            ; 0            ;
; Clock Setup: 'clocks_engine:CLKE|CG_generator_bick[1]'       ; 66.900 ns    ; 6.25 MHz ( period = 160.000 ns )   ; 38.17 MHz ( period = 26.200 ns )               ; CONVERTERs_engine:CE|nBick24_2halfs                                                                                                                                            ; CONVERTERs_engine:CE|master_ch78_in[14]                                                                                                                                         ; clocks_engine:CLKE|CG_generator_bick[1]       ; clocks_engine:CLKE|CG_generator_bick[1]       ; 0            ;
; Clock Setup: 'clocks_engine:CLKE|CG_generator_sampleRate[6]' ; 15341.300 ns ; 0.07 MHz ( period = 15360.000 ns ) ; 53.48 MHz ( period = 18.700 ns )               ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1] ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 0            ;
; Total number of failed paths                                 ;              ;                                    ;                                                ;                                                                                                                                                                                ;                                                                                                                                                                                 ;                                               ;                                               ; 4            ;
+--------------------------------------------------------------+--------------+------------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                            ;
+-----------------------------------------------+--------------------+---------------+------------------+--------------------+-----------------------+---------------------+--------+
; Clock Node Name                               ; Clock Setting Name ; Type          ; Fmax Requirement ; Based on           ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ;
+-----------------------------------------------+--------------------+---------------+------------------+--------------------+-----------------------+---------------------+--------+
; LB_CLK                                        ; LB_CLK             ; User Pin      ; 50.0 MHz         ; NONE               ; N/A                   ; N/A                 ; N/A    ;
; CLOCK_18MHz                                   ; CLOCK_MASTER_CLOCK ; User Pin      ; 25.0 MHz         ; NONE               ; N/A                   ; N/A                 ; N/A    ;
; CLOCK_16MHz                                   ; CLOCK_MASTER_CLOCK ; User Pin      ; 25.0 MHz         ; NONE               ; N/A                   ; N/A                 ; N/A    ;
; CLOCK_DAUGHTER_CARD                           ; CLOCK_MASTER_CLOCK ; User Pin      ; 25.0 MHz         ; NONE               ; N/A                   ; N/A                 ; N/A    ;
; CLOCK_SYNC_IN                                 ; CLOCK_MASTER_CLOCK ; User Pin      ; 25.0 MHz         ; NONE               ; N/A                   ; N/A                 ; N/A    ;
; clocks_engine:CLKE|SRE_masterClock            ; CLOCK_MASTER_CLOCK ; Internal Node ; 25.0 MHz         ; NONE               ; N/A                   ; N/A                 ; N/A    ;
; clocks_engine:CLKE|CG_generator_bick[1]       ; CLOCK_96FS         ; Internal Node ; 6.25 MHz         ; CLOCK_MASTER_CLOCK ; 1                     ; 4                   ; AUTO   ;
; clocks_engine:CLKE|CG_generator_sampleRate[6] ; CLOCK_FS           ; Internal Node ; 0.07 MHz         ; CLOCK_MASTER_CLOCK ; 1                     ; 384                 ; AUTO   ;
; CLOCK_MASTER_OUT                              ; CLOCK_MASTER_CLOCK ; Internal Node ; 25.0 MHz         ; NONE               ; N/A                   ; N/A                 ; N/A    ;
; CONVERTERS_96FS_ADC                           ; CLOCK_96FS         ; Internal Node ; 6.25 MHz         ; CLOCK_MASTER_CLOCK ; 1                     ; 4                   ; AUTO   ;
; CONVERTERS_96FS_DAC                           ; CLOCK_96FS         ; Internal Node ; 6.25 MHz         ; CLOCK_MASTER_CLOCK ; 1                     ; 4                   ; AUTO   ;
; CONVERTERS_LEFT_RIGHT_ADC                     ; CLOCK_FS           ; Internal Node ; 0.07 MHz         ; CLOCK_MASTER_CLOCK ; 1                     ; 384                 ; AUTO   ;
; CONVERTERS_LEFT_RIGHT_DAC                     ; CLOCK_FS           ; Internal Node ; 0.07 MHz         ; CLOCK_MASTER_CLOCK ; 1                     ; 384                 ; AUTO   ;
+-----------------------------------------------+--------------------+---------------+------------------+--------------------+-----------------------+---------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'LB_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                       ; To                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.800 ns                               ; 48.08 MHz ( period = 20.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.800 ns               ;
; -0.800 ns                               ; 48.08 MHz ( period = 20.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.800 ns               ;
; -0.700 ns                               ; 48.31 MHz ( period = 20.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.700 ns               ;
; -0.400 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.400 ns               ;
; -0.400 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.400 ns               ;
; -0.400 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.400 ns               ;
; -0.400 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.400 ns               ;
; -0.400 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.400 ns               ;
; -0.400 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.400 ns               ;
; -0.400 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.400 ns               ;
; -0.400 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.400 ns               ;
; -0.300 ns                               ; 49.26 MHz ( period = 20.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.300 ns               ;
; 0.000 ns                                ; 50.00 MHz ( period = 20.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.000 ns               ;
; 0.000 ns                                ; 50.00 MHz ( period = 20.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.000 ns               ;
; 0.000 ns                                ; 50.00 MHz ( period = 20.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.000 ns               ;
; 0.000 ns                                ; 50.00 MHz ( period = 20.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.000 ns               ;
; 0.000 ns                                ; 50.00 MHz ( period = 20.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.000 ns               ;
; 0.000 ns                                ; 50.00 MHz ( period = 20.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 18.000 ns               ;
; 0.200 ns                                ; 50.51 MHz ( period = 19.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[1]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.800 ns               ;
; 0.200 ns                                ; 50.51 MHz ( period = 19.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[9]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.800 ns               ;
; 0.200 ns                                ; 50.51 MHz ( period = 19.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[2]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.800 ns               ;
; 0.300 ns                                ; 50.76 MHz ( period = 19.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.700 ns               ;
; 0.300 ns                                ; 50.76 MHz ( period = 19.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.700 ns               ;
; 0.400 ns                                ; 51.02 MHz ( period = 19.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.600 ns               ;
; 0.500 ns                                ; 51.28 MHz ( period = 19.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[10] ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.500 ns               ;
; 0.500 ns                                ; 51.28 MHz ( period = 19.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[3]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.500 ns               ;
; 0.500 ns                                ; 51.28 MHz ( period = 19.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[14] ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.500 ns               ;
; 0.500 ns                                ; 51.28 MHz ( period = 19.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[12] ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.500 ns               ;
; 0.500 ns                                ; 51.28 MHz ( period = 19.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[11] ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.500 ns               ;
; 0.600 ns                                ; 51.55 MHz ( period = 19.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[4] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.400 ns               ;
; 0.600 ns                                ; 51.55 MHz ( period = 19.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.400 ns               ;
; 0.600 ns                                ; 51.55 MHz ( period = 19.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[4] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.400 ns               ;
; 0.600 ns                                ; 51.55 MHz ( period = 19.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.400 ns               ;
; 0.700 ns                                ; 51.81 MHz ( period = 19.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[13] ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.300 ns               ;
; 0.700 ns                                ; 51.81 MHz ( period = 19.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[4] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.300 ns               ;
; 0.700 ns                                ; 51.81 MHz ( period = 19.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.300 ns               ;
; 0.700 ns                                ; 51.81 MHz ( period = 19.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.300 ns               ;
; 0.700 ns                                ; 51.81 MHz ( period = 19.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.300 ns               ;
; 0.700 ns                                ; 51.81 MHz ( period = 19.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.300 ns               ;
; 0.700 ns                                ; 51.81 MHz ( period = 19.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.300 ns               ;
; 0.700 ns                                ; 51.81 MHz ( period = 19.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.300 ns               ;
; 0.700 ns                                ; 51.81 MHz ( period = 19.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.300 ns               ;
; 0.700 ns                                ; 51.81 MHz ( period = 19.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[15] ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.300 ns               ;
; 0.800 ns                                ; 52.08 MHz ( period = 19.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[1] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.200 ns               ;
; 0.800 ns                                ; 52.08 MHz ( period = 19.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[1] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.200 ns               ;
; 0.900 ns                                ; 52.36 MHz ( period = 19.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[1] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.100 ns               ;
; 0.900 ns                                ; 52.36 MHz ( period = 19.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|q[0]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.100 ns               ;
; 0.900 ns                                ; 52.36 MHz ( period = 19.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|q[0]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.100 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|q[0]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[5] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[6] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[5] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[6] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[4] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[4] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[4] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[4] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[4] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[4] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.000 ns                                ; 52.63 MHz ( period = 19.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 17.000 ns               ;
; 1.100 ns                                ; 52.91 MHz ( period = 18.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[5] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.900 ns               ;
; 1.100 ns                                ; 52.91 MHz ( period = 18.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[6] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.900 ns               ;
; 1.200 ns                                ; 53.19 MHz ( period = 18.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.800 ns               ;
; 1.200 ns                                ; 53.19 MHz ( period = 18.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.800 ns               ;
; 1.200 ns                                ; 53.19 MHz ( period = 18.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[1] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.800 ns               ;
; 1.200 ns                                ; 53.19 MHz ( period = 18.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[1] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.800 ns               ;
; 1.200 ns                                ; 53.19 MHz ( period = 18.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[1] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.800 ns               ;
; 1.200 ns                                ; 53.19 MHz ( period = 18.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[1] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.800 ns               ;
; 1.200 ns                                ; 53.19 MHz ( period = 18.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[1] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.800 ns               ;
; 1.200 ns                                ; 53.19 MHz ( period = 18.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[1] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.800 ns               ;
; 1.300 ns                                ; 53.48 MHz ( period = 18.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.700 ns               ;
; 1.300 ns                                ; 53.48 MHz ( period = 18.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|q[0]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.700 ns               ;
; 1.300 ns                                ; 53.48 MHz ( period = 18.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|q[0]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.700 ns               ;
; 1.300 ns                                ; 53.48 MHz ( period = 18.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|q[0]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.700 ns               ;
; 1.300 ns                                ; 53.48 MHz ( period = 18.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|q[0]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.700 ns               ;
; 1.300 ns                                ; 53.48 MHz ( period = 18.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|q[0]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.700 ns               ;
; 1.300 ns                                ; 53.48 MHz ( period = 18.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|q[0]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.700 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[7] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[7] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[5] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[6] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[5] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[6] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[5] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[6] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[5] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[6] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[5] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[6] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[5] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.400 ns                                ; 53.76 MHz ( period = 18.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[6] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.600 ns               ;
; 1.500 ns                                ; 54.05 MHz ( period = 18.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[7] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.500 ns               ;
; 1.500 ns                                ; 54.05 MHz ( period = 18.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.500 ns               ;
; 1.500 ns                                ; 54.05 MHz ( period = 18.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.500 ns               ;
; 1.600 ns                                ; 54.35 MHz ( period = 18.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.400 ns               ;
; 1.600 ns                                ; 54.35 MHz ( period = 18.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.400 ns               ;
; 1.600 ns                                ; 54.35 MHz ( period = 18.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.400 ns               ;
; 1.600 ns                                ; 54.35 MHz ( period = 18.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.400 ns               ;
; 1.600 ns                                ; 54.35 MHz ( period = 18.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.400 ns               ;
; 1.600 ns                                ; 54.35 MHz ( period = 18.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.400 ns               ;
; 1.600 ns                                ; 54.35 MHz ( period = 18.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.400 ns               ;
; 1.600 ns                                ; 54.35 MHz ( period = 18.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.400 ns               ;
; 1.600 ns                                ; 54.35 MHz ( period = 18.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.400 ns               ;
; 1.700 ns                                ; 54.64 MHz ( period = 18.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.300 ns               ;
; 1.700 ns                                ; 54.64 MHz ( period = 18.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[3] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.300 ns               ;
; 1.700 ns                                ; 54.64 MHz ( period = 18.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[3] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.300 ns               ;
; 1.800 ns                                ; 54.95 MHz ( period = 18.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[3] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.200 ns               ;
; 1.800 ns                                ; 54.95 MHz ( period = 18.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[7] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.200 ns               ;
; 1.800 ns                                ; 54.95 MHz ( period = 18.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[7] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.200 ns               ;
; 1.800 ns                                ; 54.95 MHz ( period = 18.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[7] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.200 ns               ;
; 1.800 ns                                ; 54.95 MHz ( period = 18.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[7] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.200 ns               ;
; 1.800 ns                                ; 54.95 MHz ( period = 18.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[7] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.200 ns               ;
; 1.800 ns                                ; 54.95 MHz ( period = 18.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[7] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.200 ns               ;
; 1.900 ns                                ; 55.25 MHz ( period = 18.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.100 ns               ;
; 1.900 ns                                ; 55.25 MHz ( period = 18.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.100 ns               ;
; 1.900 ns                                ; 55.25 MHz ( period = 18.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.100 ns               ;
; 1.900 ns                                ; 55.25 MHz ( period = 18.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.100 ns               ;
; 1.900 ns                                ; 55.25 MHz ( period = 18.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.100 ns               ;
; 1.900 ns                                ; 55.25 MHz ( period = 18.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.100 ns               ;
; 1.900 ns                                ; 55.25 MHz ( period = 18.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.100 ns               ;
; 1.900 ns                                ; 55.25 MHz ( period = 18.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.100 ns               ;
; 2.000 ns                                ; 55.56 MHz ( period = 18.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.000 ns               ;
; 2.000 ns                                ; 55.56 MHz ( period = 18.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.000 ns               ;
; 2.000 ns                                ; 55.56 MHz ( period = 18.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.000 ns               ;
; 2.000 ns                                ; 55.56 MHz ( period = 18.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.000 ns               ;
; 2.000 ns                                ; 55.56 MHz ( period = 18.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.000 ns               ;
; 2.000 ns                                ; 55.56 MHz ( period = 18.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.000 ns               ;
; 2.000 ns                                ; 55.56 MHz ( period = 18.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 16.000 ns               ;
; 2.100 ns                                ; 55.87 MHz ( period = 17.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[3] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.900 ns               ;
; 2.100 ns                                ; 55.87 MHz ( period = 17.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[3] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.900 ns               ;
; 2.100 ns                                ; 55.87 MHz ( period = 17.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[3] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.900 ns               ;
; 2.100 ns                                ; 55.87 MHz ( period = 17.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[3] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.900 ns               ;
; 2.100 ns                                ; 55.87 MHz ( period = 17.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[3] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.900 ns               ;
; 2.100 ns                                ; 55.87 MHz ( period = 17.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[3] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.900 ns               ;
; 2.300 ns                                ; 56.50 MHz ( period = 17.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.700 ns               ;
; 2.300 ns                                ; 56.50 MHz ( period = 17.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.700 ns               ;
; 2.300 ns                                ; 56.50 MHz ( period = 17.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.700 ns               ;
; 2.300 ns                                ; 56.50 MHz ( period = 17.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.700 ns               ;
; 2.300 ns                                ; 56.50 MHz ( period = 17.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.700 ns               ;
; 2.300 ns                                ; 56.50 MHz ( period = 17.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.700 ns               ;
; 2.700 ns                                ; 57.80 MHz ( period = 17.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.300 ns               ;
; 2.700 ns                                ; 57.80 MHz ( period = 17.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.300 ns               ;
; 2.800 ns                                ; 58.14 MHz ( period = 17.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.200 ns               ;
; 2.900 ns                                ; 58.48 MHz ( period = 17.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[1]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.100 ns               ;
; 2.900 ns                                ; 58.48 MHz ( period = 17.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[9]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.100 ns               ;
; 2.900 ns                                ; 58.48 MHz ( period = 17.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[2]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 15.100 ns               ;
; 3.100 ns                                ; 59.17 MHz ( period = 16.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.900 ns               ;
; 3.100 ns                                ; 59.17 MHz ( period = 16.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.900 ns               ;
; 3.100 ns                                ; 59.17 MHz ( period = 16.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.900 ns               ;
; 3.100 ns                                ; 59.17 MHz ( period = 16.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.900 ns               ;
; 3.100 ns                                ; 59.17 MHz ( period = 16.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.900 ns               ;
; 3.100 ns                                ; 59.17 MHz ( period = 16.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.900 ns               ;
; 3.200 ns                                ; 59.52 MHz ( period = 16.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[0]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.800 ns               ;
; 3.200 ns                                ; 59.52 MHz ( period = 16.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[10] ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.800 ns               ;
; 3.200 ns                                ; 59.52 MHz ( period = 16.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[8]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.800 ns               ;
; 3.200 ns                                ; 59.52 MHz ( period = 16.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[7]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.800 ns               ;
; 3.200 ns                                ; 59.52 MHz ( period = 16.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[6]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.800 ns               ;
; 3.200 ns                                ; 59.52 MHz ( period = 16.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[5]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.800 ns               ;
; 3.200 ns                                ; 59.52 MHz ( period = 16.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[4]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.800 ns               ;
; 3.200 ns                                ; 59.52 MHz ( period = 16.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[3]  ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.800 ns               ;
; 3.200 ns                                ; 59.52 MHz ( period = 16.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[14] ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.800 ns               ;
; 3.200 ns                                ; 59.52 MHz ( period = 16.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[12] ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.800 ns               ;
; 3.200 ns                                ; 59.52 MHz ( period = 16.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[11] ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.800 ns               ;
; 3.200 ns                                ; 59.52 MHz ( period = 16.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[8] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.800 ns               ;
; 3.200 ns                                ; 59.52 MHz ( period = 16.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[8] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.800 ns               ;
; 3.300 ns                                ; 59.88 MHz ( period = 16.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~49     ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.700 ns               ;
; 3.300 ns                                ; 59.88 MHz ( period = 16.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[8] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.700 ns               ;
; 3.400 ns                                ; 60.24 MHz ( period = 16.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[13] ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.600 ns               ;
; 3.400 ns                                ; 60.24 MHz ( period = 16.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[15] ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.600 ns               ;
; 3.600 ns                                ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[8] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.400 ns               ;
; 3.600 ns                                ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[8] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.400 ns               ;
; 3.600 ns                                ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[8] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.400 ns               ;
; 3.600 ns                                ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[8] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.400 ns               ;
; 3.600 ns                                ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[8] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.400 ns               ;
; 3.600 ns                                ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[8] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.400 ns               ;
; 3.800 ns                                ; 61.73 MHz ( period = 16.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.200 ns               ;
; 3.800 ns                                ; 61.73 MHz ( period = 16.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.200 ns               ;
; 3.900 ns                                ; 62.11 MHz ( period = 16.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 14.100 ns               ;
; 4.200 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.800 ns               ;
; 4.200 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~49     ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.800 ns               ;
; 4.200 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.800 ns               ;
; 4.200 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.800 ns               ;
; 4.200 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.800 ns               ;
; 4.200 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.800 ns               ;
; 4.200 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.800 ns               ;
; 4.200 ns                                ; 63.29 MHz ( period = 15.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]                                                            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.800 ns               ;
; 4.500 ns                                ; 64.52 MHz ( period = 15.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~49     ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.500 ns               ;
; 4.600 ns                                ; 64.94 MHz ( period = 15.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; CONVERTERs_engine:CE|slave_ch12_out[12]                                                                ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.400 ns               ;
; 4.600 ns                                ; 64.94 MHz ( period = 15.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; CONVERTERs_engine:CE|slave_ch12_out[0]                                                                 ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.400 ns               ;
; 4.700 ns                                ; 65.36 MHz ( period = 15.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51                                                         ; CONVERTERs_engine:CE|slave_ch56_out[19]                                                                ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.300 ns               ;
; 4.700 ns                                ; 65.36 MHz ( period = 15.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53                                                         ; CONVERTERs_engine:CE|slave_ch56_out[19]                                                                ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.300 ns               ;
; 4.700 ns                                ; 65.36 MHz ( period = 15.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53                                                         ; CONVERTERs_engine:CE|slave_ch12_out[12]                                                                ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.300 ns               ;
; 4.700 ns                                ; 65.36 MHz ( period = 15.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52                                                         ; CONVERTERs_engine:CE|slave_ch12_out[9]                                                                 ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.300 ns               ;
; 4.700 ns                                ; 65.36 MHz ( period = 15.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53                                                         ; CONVERTERs_engine:CE|slave_ch12_out[0]                                                                 ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.300 ns               ;
; 4.800 ns                                ; 65.79 MHz ( period = 15.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51                                                         ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_CLK     ; LB_CLK   ; 20.000 ns                   ; 18.000 ns                 ; 13.200 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                            ;                                                                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clocks_engine:CLKE|SRE_masterClock'                                                                                                                                                                                                                                                         ;
+-----------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                        ; From                                    ; To                                      ; From Clock                         ; To Clock                           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+------------------------------------+-----------------------------+---------------------------+-------------------------+
; 34.300 ns ; Restricted to 125.0 MHz ( period = 8.0 ns ) ; clocks_engine:CLKE|CG_generator_bick[0] ; clocks_engine:CLKE|CG_generator_bick[0] ; clocks_engine:CLKE|SRE_masterClock ; clocks_engine:CLKE|SRE_masterClock ; 40.000 ns                   ; 38.000 ns                 ; 3.700 ns                ;
+-----------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clocks_engine:CLKE|CG_generator_bick[1]'                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                       ; From Clock                              ; To Clock                                ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+
; 66.900 ns                               ; 38.17 MHz ( period = 26.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[14]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 11.100 ns               ;
; 66.900 ns                               ; 38.17 MHz ( period = 26.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[13]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 11.100 ns               ;
; 66.900 ns                               ; 38.17 MHz ( period = 26.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[12]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 11.100 ns               ;
; 67.000 ns                               ; 38.46 MHz ( period = 26.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[9]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 11.000 ns               ;
; 67.100 ns                               ; 38.76 MHz ( period = 25.800 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[17]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.900 ns               ;
; 67.100 ns                               ; 38.76 MHz ( period = 25.800 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[16]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.900 ns               ;
; 67.100 ns                               ; 38.76 MHz ( period = 25.800 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[15]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.900 ns               ;
; 67.100 ns                               ; 38.76 MHz ( period = 25.800 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[15]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.900 ns               ;
; 67.200 ns                               ; 39.06 MHz ( period = 25.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[15]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.800 ns               ;
; 67.200 ns                               ; 39.06 MHz ( period = 25.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[12]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.800 ns               ;
; 67.200 ns                               ; 39.06 MHz ( period = 25.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[11]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.800 ns               ;
; 67.200 ns                               ; 39.06 MHz ( period = 25.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[10]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.800 ns               ;
; 67.400 ns                               ; 39.68 MHz ( period = 25.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[8]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.600 ns               ;
; 67.400 ns                               ; 39.68 MHz ( period = 25.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[17]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.600 ns               ;
; 67.400 ns                               ; 39.68 MHz ( period = 25.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[17]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.600 ns               ;
; 67.400 ns                               ; 39.68 MHz ( period = 25.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[16]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.600 ns               ;
; 67.400 ns                               ; 39.68 MHz ( period = 25.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[16]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.600 ns               ;
; 67.400 ns                               ; 39.68 MHz ( period = 25.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[13]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.600 ns               ;
; 67.400 ns                               ; 39.68 MHz ( period = 25.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[9]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.600 ns               ;
; 67.500 ns                               ; 40.00 MHz ( period = 25.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[8]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.500 ns               ;
; 67.500 ns                               ; 40.00 MHz ( period = 25.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[15]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.500 ns               ;
; 67.500 ns                               ; 40.00 MHz ( period = 25.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[14]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.500 ns               ;
; 67.500 ns                               ; 40.00 MHz ( period = 25.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[11]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.500 ns               ;
; 67.500 ns                               ; 40.00 MHz ( period = 25.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[9]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.500 ns               ;
; 67.500 ns                               ; 40.00 MHz ( period = 25.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[10]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.500 ns               ;
; 67.600 ns                               ; 40.32 MHz ( period = 24.800 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[14]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.400 ns               ;
; 67.600 ns                               ; 40.32 MHz ( period = 24.800 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[14]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.400 ns               ;
; 67.600 ns                               ; 40.32 MHz ( period = 24.800 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[13]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.400 ns               ;
; 67.700 ns                               ; 40.65 MHz ( period = 24.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[16]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.300 ns               ;
; 67.700 ns                               ; 40.65 MHz ( period = 24.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[10]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.300 ns               ;
; 67.800 ns                               ; 40.98 MHz ( period = 24.400 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[17]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.200 ns               ;
; 67.900 ns                               ; 41.32 MHz ( period = 24.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[11]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.100 ns               ;
; 67.900 ns                               ; 41.32 MHz ( period = 24.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[9]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.100 ns               ;
; 67.900 ns                               ; 41.32 MHz ( period = 24.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[8]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 10.100 ns               ;
; 68.100 ns                               ; 42.02 MHz ( period = 23.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[23] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.900 ns                ;
; 68.100 ns                               ; 42.02 MHz ( period = 23.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[22] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.900 ns                ;
; 68.100 ns                               ; 42.02 MHz ( period = 23.800 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[7]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.900 ns                ;
; 68.100 ns                               ; 42.02 MHz ( period = 23.800 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[13]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.900 ns                ;
; 68.100 ns                               ; 42.02 MHz ( period = 23.800 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[5]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.900 ns                ;
; 68.100 ns                               ; 42.02 MHz ( period = 23.800 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[4]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.900 ns                ;
; 68.100 ns                               ; 42.02 MHz ( period = 23.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[15] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.900 ns                ;
; 68.200 ns                               ; 42.37 MHz ( period = 23.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[11]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.800 ns                ;
; 68.200 ns                               ; 42.37 MHz ( period = 23.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[10]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.800 ns                ;
; 68.200 ns                               ; 42.37 MHz ( period = 23.600 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[12] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.800 ns                ;
; 68.200 ns                               ; 42.37 MHz ( period = 23.600 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[11] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.800 ns                ;
; 68.200 ns                               ; 42.37 MHz ( period = 23.600 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[9]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.800 ns                ;
; 68.300 ns                               ; 42.74 MHz ( period = 23.400 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[7]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.700 ns                ;
; 68.300 ns                               ; 42.74 MHz ( period = 23.400 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[7]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.700 ns                ;
; 68.400 ns                               ; 43.10 MHz ( period = 23.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[21] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.600 ns                ;
; 68.400 ns                               ; 43.10 MHz ( period = 23.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[23]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.600 ns                ;
; 68.400 ns                               ; 43.10 MHz ( period = 23.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[22]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.600 ns                ;
; 68.400 ns                               ; 43.10 MHz ( period = 23.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[21]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.600 ns                ;
; 68.400 ns                               ; 43.10 MHz ( period = 23.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[20]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.600 ns                ;
; 68.400 ns                               ; 43.10 MHz ( period = 23.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[12]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.600 ns                ;
; 68.400 ns                               ; 43.10 MHz ( period = 23.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[6]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.600 ns                ;
; 68.400 ns                               ; 43.10 MHz ( period = 23.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[3]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.600 ns                ;
; 68.400 ns                               ; 43.10 MHz ( period = 23.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[4]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.600 ns                ;
; 68.400 ns                               ; 43.10 MHz ( period = 23.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[3]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.600 ns                ;
; 68.400 ns                               ; 43.10 MHz ( period = 23.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[14] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.600 ns                ;
; 68.400 ns                               ; 43.10 MHz ( period = 23.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[8]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.600 ns                ;
; 68.400 ns                               ; 43.10 MHz ( period = 23.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[7]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.600 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[20] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[19] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[23]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[22]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[12]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[7]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[6]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[5]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[8]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[13] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[12] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[11] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[10] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[10] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.500 ns                               ; 43.48 MHz ( period = 23.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[9]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.500 ns                ;
; 68.600 ns                               ; 43.86 MHz ( period = 22.800 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[19]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.400 ns                ;
; 68.600 ns                               ; 43.86 MHz ( period = 22.800 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[18]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.400 ns                ;
; 68.700 ns                               ; 44.25 MHz ( period = 22.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[22]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.300 ns                ;
; 68.700 ns                               ; 44.25 MHz ( period = 22.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[21]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.300 ns                ;
; 68.700 ns                               ; 44.25 MHz ( period = 22.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[21]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.300 ns                ;
; 68.700 ns                               ; 44.25 MHz ( period = 22.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[20]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.300 ns                ;
; 68.700 ns                               ; 44.25 MHz ( period = 22.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[19]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.300 ns                ;
; 68.700 ns                               ; 44.25 MHz ( period = 22.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[19]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.300 ns                ;
; 68.700 ns                               ; 44.25 MHz ( period = 22.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[18]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.300 ns                ;
; 68.800 ns                               ; 44.64 MHz ( period = 22.400 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[23]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.200 ns                ;
; 68.800 ns                               ; 44.64 MHz ( period = 22.400 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[23]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.200 ns                ;
; 68.800 ns                               ; 44.64 MHz ( period = 22.400 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[18]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.200 ns                ;
; 68.800 ns                               ; 44.64 MHz ( period = 22.400 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[18]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.200 ns                ;
; 68.800 ns                               ; 44.64 MHz ( period = 22.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[15] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.200 ns                ;
; 68.800 ns                               ; 44.64 MHz ( period = 22.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[14] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.200 ns                ;
; 68.800 ns                               ; 44.64 MHz ( period = 22.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[13] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.200 ns                ;
; 68.800 ns                               ; 44.64 MHz ( period = 22.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[8]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.200 ns                ;
; 68.800 ns                               ; 44.64 MHz ( period = 22.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[7]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.200 ns                ;
; 68.800 ns                               ; 44.64 MHz ( period = 22.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[6]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.200 ns                ;
; 68.800 ns                               ; 44.64 MHz ( period = 22.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[4]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.200 ns                ;
; 68.800 ns                               ; 44.64 MHz ( period = 22.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[3]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.200 ns                ;
; 68.800 ns                               ; 44.64 MHz ( period = 22.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[2]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.200 ns                ;
; 68.900 ns                               ; 45.05 MHz ( period = 22.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[21]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.100 ns                ;
; 68.900 ns                               ; 45.05 MHz ( period = 22.200 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[20]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.100 ns                ;
; 68.900 ns                               ; 45.05 MHz ( period = 22.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[18] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.100 ns                ;
; 68.900 ns                               ; 45.05 MHz ( period = 22.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[17] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.100 ns                ;
; 68.900 ns                               ; 45.05 MHz ( period = 22.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[1]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.100 ns                ;
; 68.900 ns                               ; 45.05 MHz ( period = 22.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[0]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.100 ns                ;
; 69.000 ns                               ; 45.45 MHz ( period = 22.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[22]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.000 ns                ;
; 69.000 ns                               ; 45.45 MHz ( period = 22.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[20]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.000 ns                ;
; 69.000 ns                               ; 45.45 MHz ( period = 22.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[19]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.000 ns                ;
; 69.000 ns                               ; 45.45 MHz ( period = 22.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[3]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.000 ns                ;
; 69.000 ns                               ; 45.45 MHz ( period = 22.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[3]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.000 ns                ;
; 69.000 ns                               ; 45.45 MHz ( period = 22.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[16] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.000 ns                ;
; 69.000 ns                               ; 45.45 MHz ( period = 22.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[3]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.000 ns                ;
; 69.000 ns                               ; 45.45 MHz ( period = 22.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[3]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.000 ns                ;
; 69.000 ns                               ; 45.45 MHz ( period = 22.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[0]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.000 ns                ;
; 69.000 ns                               ; 45.45 MHz ( period = 22.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[0]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 9.000 ns                ;
; 69.100 ns                               ; 45.87 MHz ( period = 21.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[22] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.900 ns                ;
; 69.100 ns                               ; 45.87 MHz ( period = 21.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[21] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.900 ns                ;
; 69.100 ns                               ; 45.87 MHz ( period = 21.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[12] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.900 ns                ;
; 69.100 ns                               ; 45.87 MHz ( period = 21.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[5]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.900 ns                ;
; 69.100 ns                               ; 45.87 MHz ( period = 21.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[3]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.900 ns                ;
; 69.100 ns                               ; 45.87 MHz ( period = 21.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[2]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.900 ns                ;
; 69.100 ns                               ; 45.87 MHz ( period = 21.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[2]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.900 ns                ;
; 69.200 ns                               ; 46.30 MHz ( period = 21.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[4]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.800 ns                ;
; 69.200 ns                               ; 46.30 MHz ( period = 21.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[4]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.800 ns                ;
; 69.200 ns                               ; 46.30 MHz ( period = 21.600 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[9]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.800 ns                ;
; 69.200 ns                               ; 46.30 MHz ( period = 21.600 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[2]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.800 ns                ;
; 69.300 ns                               ; 46.73 MHz ( period = 21.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[22] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.700 ns                ;
; 69.300 ns                               ; 46.73 MHz ( period = 21.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[20] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.700 ns                ;
; 69.300 ns                               ; 46.73 MHz ( period = 21.400 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[6]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.700 ns                ;
; 69.300 ns                               ; 46.73 MHz ( period = 21.400 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[6]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.700 ns                ;
; 69.300 ns                               ; 46.73 MHz ( period = 21.400 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch56_in[5]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.700 ns                ;
; 69.300 ns                               ; 46.73 MHz ( period = 21.400 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch34_in[5]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.700 ns                ;
; 69.300 ns                               ; 46.73 MHz ( period = 21.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[7]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.700 ns                ;
; 69.300 ns                               ; 46.73 MHz ( period = 21.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[1]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.700 ns                ;
; 69.400 ns                               ; 47.17 MHz ( period = 21.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[23] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.600 ns                ;
; 69.400 ns                               ; 47.17 MHz ( period = 21.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[21] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.600 ns                ;
; 69.400 ns                               ; 47.17 MHz ( period = 21.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[20] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.600 ns                ;
; 69.400 ns                               ; 47.17 MHz ( period = 21.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[19] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.600 ns                ;
; 69.400 ns                               ; 47.17 MHz ( period = 21.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[18] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.600 ns                ;
; 69.400 ns                               ; 47.17 MHz ( period = 21.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[14] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.600 ns                ;
; 69.400 ns                               ; 47.17 MHz ( period = 21.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[10] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.600 ns                ;
; 69.400 ns                               ; 47.17 MHz ( period = 21.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[1]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.600 ns                ;
; 69.400 ns                               ; 47.17 MHz ( period = 21.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[0]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.600 ns                ;
; 69.500 ns                               ; 47.62 MHz ( period = 21.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[23] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.500 ns                ;
; 69.500 ns                               ; 47.62 MHz ( period = 21.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[21] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.500 ns                ;
; 69.500 ns                               ; 47.62 MHz ( period = 21.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[19] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.500 ns                ;
; 69.500 ns                               ; 47.62 MHz ( period = 21.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[18] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.500 ns                ;
; 69.500 ns                               ; 47.62 MHz ( period = 21.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[17] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.500 ns                ;
; 69.500 ns                               ; 47.62 MHz ( period = 21.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[8]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.500 ns                ;
; 69.500 ns                               ; 47.62 MHz ( period = 21.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[6]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.500 ns                ;
; 69.500 ns                               ; 47.62 MHz ( period = 21.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[6]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.500 ns                ;
; 69.500 ns                               ; 47.62 MHz ( period = 21.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[5]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.500 ns                ;
; 69.500 ns                               ; 47.62 MHz ( period = 21.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[4]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.500 ns                ;
; 69.500 ns                               ; 47.62 MHz ( period = 21.000 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[1]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.500 ns                ;
; 69.600 ns                               ; 48.08 MHz ( period = 20.800 ns )                    ; CONVERTERs_engine:CE|master_ch12_in[17] ; CONVERTERs_engine:CE|slave_ch12_in[17]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.400 ns                ;
; 69.600 ns                               ; 48.08 MHz ( period = 20.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[17] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.400 ns                ;
; 69.600 ns                               ; 48.08 MHz ( period = 20.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch56_out[16] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.400 ns                ;
; 69.600 ns                               ; 48.08 MHz ( period = 20.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[13] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.400 ns                ;
; 69.600 ns                               ; 48.08 MHz ( period = 20.800 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[13] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.400 ns                ;
; 69.700 ns                               ; 48.54 MHz ( period = 20.600 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[18] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.300 ns                ;
; 69.700 ns                               ; 48.54 MHz ( period = 20.600 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[17] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.300 ns                ;
; 69.700 ns                               ; 48.54 MHz ( period = 20.600 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[16] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.300 ns                ;
; 69.700 ns                               ; 48.54 MHz ( period = 20.600 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[15] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.300 ns                ;
; 69.700 ns                               ; 48.54 MHz ( period = 20.600 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[8]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.300 ns                ;
; 69.800 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; CONVERTERs_engine:CE|master_ch78_in[8]  ; CONVERTERs_engine:CE|slave_ch78_in[8]    ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.200 ns                ;
; 69.800 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[16] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.200 ns                ;
; 69.800 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[15] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.200 ns                ;
; 69.800 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[12] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.200 ns                ;
; 69.800 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[11] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.200 ns                ;
; 69.800 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch12_out[5]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.200 ns                ;
; 69.800 ns                               ; 49.02 MHz ( period = 20.400 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[4]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.200 ns                ;
; 69.900 ns                               ; 49.50 MHz ( period = 20.200 ns )                    ; CONVERTERs_engine:CE|master_ch34_in[7]  ; CONVERTERs_engine:CE|slave_ch34_in[7]    ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.100 ns                ;
; 69.900 ns                               ; 49.50 MHz ( period = 20.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch78_out[14] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.100 ns                ;
; 69.900 ns                               ; 49.50 MHz ( period = 20.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[11] ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.100 ns                ;
; 69.900 ns                               ; 49.50 MHz ( period = 20.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[6]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.100 ns                ;
; 69.900 ns                               ; 49.50 MHz ( period = 20.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[5]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.100 ns                ;
; 69.900 ns                               ; 49.50 MHz ( period = 20.200 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[4]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.100 ns                ;
; 70.000 ns                               ; 50.00 MHz ( period = 20.000 ns )                    ; CONVERTERs_engine:CE|master_ch34_in[14] ; CONVERTERs_engine:CE|slave_ch34_in[14]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.000 ns                ;
; 70.000 ns                               ; 50.00 MHz ( period = 20.000 ns )                    ; CONVERTERs_engine:CE|master_ch56_in[14] ; CONVERTERs_engine:CE|slave_ch56_in[14]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 8.000 ns                ;
; 70.200 ns                               ; 51.02 MHz ( period = 19.600 ns )                    ; CONVERTERs_engine:CE|master_ch34_in[17] ; CONVERTERs_engine:CE|slave_ch34_in[17]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 7.800 ns                ;
; 70.200 ns                               ; 51.02 MHz ( period = 19.600 ns )                    ; CONVERTERs_engine:CE|master_ch78_in[17] ; CONVERTERs_engine:CE|slave_ch78_in[17]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 7.800 ns                ;
; 70.200 ns                               ; 51.02 MHz ( period = 19.600 ns )                    ; CONVERTERs_engine:CE|master_ch56_in[17] ; CONVERTERs_engine:CE|slave_ch56_in[17]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 7.800 ns                ;
; 70.200 ns                               ; 51.02 MHz ( period = 19.600 ns )                    ; CONVERTERs_engine:CE|master_ch34_in[2]  ; CONVERTERs_engine:CE|slave_ch34_in[2]    ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 7.800 ns                ;
; 70.200 ns                               ; 51.02 MHz ( period = 19.600 ns )                    ; CONVERTERs_engine:CE|master_ch56_in[2]  ; CONVERTERs_engine:CE|slave_ch56_in[2]    ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 7.800 ns                ;
; 70.200 ns                               ; 51.02 MHz ( period = 19.600 ns )                    ; CONVERTERs_engine:CE|nBick24_3halfs     ; CONVERTERs_engine:CE|master_ch34_out[7]  ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 7.800 ns                ;
; 70.300 ns                               ; 51.55 MHz ( period = 19.400 ns )                    ; CONVERTERs_engine:CE|master_ch56_in[7]  ; CONVERTERs_engine:CE|slave_ch56_in[7]    ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 7.700 ns                ;
; 70.400 ns                               ; 52.08 MHz ( period = 19.200 ns )                    ; CONVERTERs_engine:CE|master_ch12_in[14] ; CONVERTERs_engine:CE|slave_ch12_in[14]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 7.600 ns                ;
; 70.400 ns                               ; 52.08 MHz ( period = 19.200 ns )                    ; CONVERTERs_engine:CE|master_ch78_in[14] ; CONVERTERs_engine:CE|slave_ch78_in[14]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 7.600 ns                ;
; 70.500 ns                               ; 52.63 MHz ( period = 19.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|nBick24_3halfs      ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 7.500 ns                ;
; 70.600 ns                               ; 53.19 MHz ( period = 18.800 ns )                    ; CONVERTERs_engine:CE|master_ch12_in[2]  ; CONVERTERs_engine:CE|slave_ch12_in[2]    ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 7.400 ns                ;
; 70.600 ns                               ; 53.19 MHz ( period = 18.800 ns )                    ; CONVERTERs_engine:CE|master_ch78_in[2]  ; CONVERTERs_engine:CE|slave_ch78_in[2]    ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 7.400 ns                ;
; 71.200 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[2]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 6.800 ns                ;
; 71.200 ns                               ; 56.82 MHz ( period = 17.600 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[2]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 6.800 ns                ;
; 71.500 ns                               ; 58.82 MHz ( period = 17.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[1]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 6.500 ns                ;
; 71.500 ns                               ; 58.82 MHz ( period = 17.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[1]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 6.500 ns                ;
; 71.500 ns                               ; 58.82 MHz ( period = 17.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch12_in[0]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 6.500 ns                ;
; 71.500 ns                               ; 58.82 MHz ( period = 17.000 ns )                    ; CONVERTERs_engine:CE|nBick24_2halfs     ; CONVERTERs_engine:CE|master_ch78_in[0]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 6.500 ns                ;
; 71.700 ns                               ; 60.24 MHz ( period = 16.600 ns )                    ; CONVERTERs_engine:CE|master_ch56_in[9]  ; CONVERTERs_engine:CE|slave_ch56_in[9]    ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 6.300 ns                ;
; 71.700 ns                               ; 60.24 MHz ( period = 16.600 ns )                    ; CONVERTERs_engine:CE|master_ch56_in[6]  ; CONVERTERs_engine:CE|slave_ch56_in[6]    ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 6.300 ns                ;
; 71.800 ns                               ; 60.98 MHz ( period = 16.400 ns )                    ; CONVERTERs_engine:CE|master_ch78_in[12] ; CONVERTERs_engine:CE|slave_ch78_in[12]   ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 6.200 ns                ;
; 71.800 ns                               ; 60.98 MHz ( period = 16.400 ns )                    ; CONVERTERs_engine:CE|master_ch78_in[1]  ; CONVERTERs_engine:CE|slave_ch78_in[1]    ; clocks_engine:CLKE|CG_generator_bick[1] ; clocks_engine:CLKE|CG_generator_bick[1] ; 80.000 ns                   ; 78.000 ns                 ; 6.200 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                          ;                                         ;                                         ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clocks_engine:CLKE|CG_generator_sampleRate[6]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                            ; To                                                                                                                                                                              ; From Clock                                    ; To Clock                                      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 15341.300 ns                            ; 53.48 MHz ( period = 18.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 16.700 ns               ;
; 15341.300 ns                            ; 53.48 MHz ( period = 18.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 16.700 ns               ;
; 15341.600 ns                            ; 54.35 MHz ( period = 18.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 16.400 ns               ;
; 15341.600 ns                            ; 54.35 MHz ( period = 18.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 16.400 ns               ;
; 15341.900 ns                            ; 55.25 MHz ( period = 18.100 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 16.100 ns               ;
; 15341.900 ns                            ; 55.25 MHz ( period = 18.100 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 16.100 ns               ;
; 15342.000 ns                            ; 55.56 MHz ( period = 18.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 16.000 ns               ;
; 15342.000 ns                            ; 55.56 MHz ( period = 18.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 16.000 ns               ;
; 15342.100 ns                            ; 55.87 MHz ( period = 17.900 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.900 ns               ;
; 15342.100 ns                            ; 55.87 MHz ( period = 17.900 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.900 ns               ;
; 15342.300 ns                            ; 56.50 MHz ( period = 17.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.700 ns               ;
; 15342.300 ns                            ; 56.50 MHz ( period = 17.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.700 ns               ;
; 15342.900 ns                            ; 58.48 MHz ( period = 17.100 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.100 ns               ;
; 15342.900 ns                            ; 58.48 MHz ( period = 17.100 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.100 ns               ;
; 15343.000 ns                            ; 58.82 MHz ( period = 17.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.000 ns               ;
; 15343.000 ns                            ; 58.82 MHz ( period = 17.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.000 ns               ;
; 15343.000 ns                            ; 58.82 MHz ( period = 17.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.000 ns               ;
; 15343.000 ns                            ; 58.82 MHz ( period = 17.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.000 ns               ;
; 15343.000 ns                            ; 58.82 MHz ( period = 17.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.000 ns               ;
; 15343.000 ns                            ; 58.82 MHz ( period = 17.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.000 ns               ;
; 15343.000 ns                            ; 58.82 MHz ( period = 17.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.000 ns               ;
; 15343.000 ns                            ; 58.82 MHz ( period = 17.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.000 ns               ;
; 15343.000 ns                            ; 58.82 MHz ( period = 17.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 15.000 ns               ;
; 15343.300 ns                            ; 59.88 MHz ( period = 16.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.700 ns               ;
; 15343.300 ns                            ; 59.88 MHz ( period = 16.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.700 ns               ;
; 15343.300 ns                            ; 59.88 MHz ( period = 16.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.700 ns               ;
; 15343.300 ns                            ; 59.88 MHz ( period = 16.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.700 ns               ;
; 15343.300 ns                            ; 59.88 MHz ( period = 16.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.700 ns               ;
; 15343.300 ns                            ; 59.88 MHz ( period = 16.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.700 ns               ;
; 15343.300 ns                            ; 59.88 MHz ( period = 16.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.700 ns               ;
; 15343.300 ns                            ; 59.88 MHz ( period = 16.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.700 ns               ;
; 15343.300 ns                            ; 59.88 MHz ( period = 16.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.700 ns               ;
; 15343.300 ns                            ; 59.88 MHz ( period = 16.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.700 ns               ;
; 15343.300 ns                            ; 59.88 MHz ( period = 16.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.700 ns               ;
; 15343.600 ns                            ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.400 ns               ;
; 15343.600 ns                            ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.400 ns               ;
; 15343.600 ns                            ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.400 ns               ;
; 15343.600 ns                            ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.400 ns               ;
; 15343.600 ns                            ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.400 ns               ;
; 15343.600 ns                            ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.400 ns               ;
; 15343.600 ns                            ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.400 ns               ;
; 15343.600 ns                            ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.400 ns               ;
; 15343.600 ns                            ; 60.98 MHz ( period = 16.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.400 ns               ;
; 15343.700 ns                            ; 61.35 MHz ( period = 16.300 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.300 ns               ;
; 15343.700 ns                            ; 61.35 MHz ( period = 16.300 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.300 ns               ;
; 15343.700 ns                            ; 61.35 MHz ( period = 16.300 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.300 ns               ;
; 15343.700 ns                            ; 61.35 MHz ( period = 16.300 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.300 ns               ;
; 15343.700 ns                            ; 61.35 MHz ( period = 16.300 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.300 ns               ;
; 15343.700 ns                            ; 61.35 MHz ( period = 16.300 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.300 ns               ;
; 15343.700 ns                            ; 61.35 MHz ( period = 16.300 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.300 ns               ;
; 15343.700 ns                            ; 61.35 MHz ( period = 16.300 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.300 ns               ;
; 15343.700 ns                            ; 61.35 MHz ( period = 16.300 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.300 ns               ;
; 15343.700 ns                            ; 61.35 MHz ( period = 16.300 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.300 ns               ;
; 15343.700 ns                            ; 61.35 MHz ( period = 16.300 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.300 ns               ;
; 15343.700 ns                            ; 61.35 MHz ( period = 16.300 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.300 ns               ;
; 15343.700 ns                            ; 61.35 MHz ( period = 16.300 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.300 ns               ;
; 15343.800 ns                            ; 61.73 MHz ( period = 16.200 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.200 ns               ;
; 15343.800 ns                            ; 61.73 MHz ( period = 16.200 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.200 ns               ;
; 15343.800 ns                            ; 61.73 MHz ( period = 16.200 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.200 ns               ;
; 15343.800 ns                            ; 61.73 MHz ( period = 16.200 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.200 ns               ;
; 15343.800 ns                            ; 61.73 MHz ( period = 16.200 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.200 ns               ;
; 15343.800 ns                            ; 61.73 MHz ( period = 16.200 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.200 ns               ;
; 15343.800 ns                            ; 61.73 MHz ( period = 16.200 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.200 ns               ;
; 15343.800 ns                            ; 61.73 MHz ( period = 16.200 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.200 ns               ;
; 15343.800 ns                            ; 61.73 MHz ( period = 16.200 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.200 ns               ;
; 15344.000 ns                            ; 62.50 MHz ( period = 16.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.000 ns               ;
; 15344.000 ns                            ; 62.50 MHz ( period = 16.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.000 ns               ;
; 15344.000 ns                            ; 62.50 MHz ( period = 16.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.000 ns               ;
; 15344.000 ns                            ; 62.50 MHz ( period = 16.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.000 ns               ;
; 15344.000 ns                            ; 62.50 MHz ( period = 16.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.000 ns               ;
; 15344.000 ns                            ; 62.50 MHz ( period = 16.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.000 ns               ;
; 15344.000 ns                            ; 62.50 MHz ( period = 16.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.000 ns               ;
; 15344.000 ns                            ; 62.50 MHz ( period = 16.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.000 ns               ;
; 15344.000 ns                            ; 62.50 MHz ( period = 16.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 14.000 ns               ;
; 15344.600 ns                            ; 64.94 MHz ( period = 15.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.400 ns               ;
; 15344.600 ns                            ; 64.94 MHz ( period = 15.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.400 ns               ;
; 15344.600 ns                            ; 64.94 MHz ( period = 15.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.400 ns               ;
; 15344.600 ns                            ; 64.94 MHz ( period = 15.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.400 ns               ;
; 15344.600 ns                            ; 64.94 MHz ( period = 15.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.400 ns               ;
; 15344.600 ns                            ; 64.94 MHz ( period = 15.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.400 ns               ;
; 15344.600 ns                            ; 64.94 MHz ( period = 15.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.400 ns               ;
; 15344.600 ns                            ; 64.94 MHz ( period = 15.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.400 ns               ;
; 15344.600 ns                            ; 64.94 MHz ( period = 15.400 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.400 ns               ;
; 15345.000 ns                            ; 66.67 MHz ( period = 15.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.000 ns               ;
; 15345.000 ns                            ; 66.67 MHz ( period = 15.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.000 ns               ;
; 15345.000 ns                            ; 66.67 MHz ( period = 15.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.000 ns               ;
; 15345.000 ns                            ; 66.67 MHz ( period = 15.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.000 ns               ;
; 15345.000 ns                            ; 66.67 MHz ( period = 15.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.000 ns               ;
; 15345.000 ns                            ; 66.67 MHz ( period = 15.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.000 ns               ;
; 15345.000 ns                            ; 66.67 MHz ( period = 15.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.000 ns               ;
; 15345.000 ns                            ; 66.67 MHz ( period = 15.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.000 ns               ;
; 15345.000 ns                            ; 66.67 MHz ( period = 15.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 13.000 ns               ;
; 15345.300 ns                            ; 68.03 MHz ( period = 14.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.700 ns               ;
; 15345.300 ns                            ; 68.03 MHz ( period = 14.700 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[9]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.700 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10] ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15345.400 ns                            ; 68.49 MHz ( period = 14.600 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 12.600 ns               ;
; 15347.000 ns                            ; 76.92 MHz ( period = 13.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[8]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 11.000 ns               ;
; 15347.000 ns                            ; 76.92 MHz ( period = 13.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[7]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 11.000 ns               ;
; 15347.000 ns                            ; 76.92 MHz ( period = 13.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[6]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 11.000 ns               ;
; 15347.000 ns                            ; 76.92 MHz ( period = 13.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 11.000 ns               ;
; 15347.000 ns                            ; 76.92 MHz ( period = 13.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[4]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 11.000 ns               ;
; 15347.000 ns                            ; 76.92 MHz ( period = 13.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[2]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 11.000 ns               ;
; 15347.000 ns                            ; 76.92 MHz ( period = 13.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 11.000 ns               ;
; 15347.000 ns                            ; 76.92 MHz ( period = 13.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[0]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 11.000 ns               ;
; 15347.000 ns                            ; 76.92 MHz ( period = 13.000 ns )                    ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[5]  ; reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[3]  ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 11.000 ns               ;
; 15347.500 ns                            ; 80.00 MHz ( period = 12.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[1]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[15]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 10.500 ns               ;
; 15347.900 ns                            ; 82.64 MHz ( period = 12.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[1]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[14]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 10.100 ns               ;
; 15347.900 ns                            ; 82.64 MHz ( period = 12.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[2]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[15]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 10.100 ns               ;
; 15348.200 ns                            ; 84.75 MHz ( period = 11.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|q[0]             ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[15]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 9.800 ns                ;
; 15348.300 ns                            ; 85.47 MHz ( period = 11.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[2]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[14]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 9.700 ns                ;
; 15348.300 ns                            ; 85.47 MHz ( period = 11.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[1]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[13]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 9.700 ns                ;
; 15348.300 ns                            ; 85.47 MHz ( period = 11.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[3]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[15]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 9.700 ns                ;
; 15348.400 ns                            ; 86.21 MHz ( period = 11.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[4]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[15]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 9.600 ns                ;
; 15348.600 ns                            ; 87.72 MHz ( period = 11.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|q[0]             ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[14]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 9.400 ns                ;
; 15348.700 ns                            ; 88.50 MHz ( period = 11.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[3]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[14]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 9.300 ns                ;
; 15348.700 ns                            ; 88.50 MHz ( period = 11.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[2]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[13]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 9.300 ns                ;
; 15348.700 ns                            ; 88.50 MHz ( period = 11.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[1]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[12]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 9.300 ns                ;
; 15348.800 ns                            ; 89.29 MHz ( period = 11.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[4]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[14]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 9.200 ns                ;
; 15348.800 ns                            ; 89.29 MHz ( period = 11.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[5]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[15]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 9.200 ns                ;
; 15349.000 ns                            ; 90.91 MHz ( period = 11.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|q[0]             ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[13]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 9.000 ns                ;
; 15349.100 ns                            ; 91.74 MHz ( period = 10.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[3]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[13]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.900 ns                ;
; 15349.100 ns                            ; 91.74 MHz ( period = 10.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[2]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[12]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.900 ns                ;
; 15349.100 ns                            ; 91.74 MHz ( period = 10.900 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[1]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[11]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.900 ns                ;
; 15349.200 ns                            ; 92.59 MHz ( period = 10.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[5]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[14]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.800 ns                ;
; 15349.200 ns                            ; 92.59 MHz ( period = 10.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[4]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[13]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.800 ns                ;
; 15349.200 ns                            ; 92.59 MHz ( period = 10.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[6]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[15]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.800 ns                ;
; 15349.400 ns                            ; 94.34 MHz ( period = 10.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|q[0]             ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[12]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.600 ns                ;
; 15349.500 ns                            ; 95.24 MHz ( period = 10.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[1]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[10]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.500 ns                ;
; 15349.500 ns                            ; 95.24 MHz ( period = 10.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[3]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[12]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.500 ns                ;
; 15349.500 ns                            ; 95.24 MHz ( period = 10.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[2]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[11]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.500 ns                ;
; 15349.600 ns                            ; 96.15 MHz ( period = 10.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[6]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[14]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.400 ns                ;
; 15349.600 ns                            ; 96.15 MHz ( period = 10.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[5]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[13]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.400 ns                ;
; 15349.600 ns                            ; 96.15 MHz ( period = 10.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[4]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[12]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.400 ns                ;
; 15349.600 ns                            ; 96.15 MHz ( period = 10.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[7]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[15]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.400 ns                ;
; 15349.800 ns                            ; 98.04 MHz ( period = 10.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|q[0]             ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[11]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.200 ns                ;
; 15349.900 ns                            ; 99.01 MHz ( period = 10.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[2]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[10]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.100 ns                ;
; 15349.900 ns                            ; 99.01 MHz ( period = 10.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[1]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[9]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.100 ns                ;
; 15349.900 ns                            ; 99.01 MHz ( period = 10.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[3]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[11]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.100 ns                ;
; 15350.000 ns                            ; 100.00 MHz ( period = 10.000 ns )                   ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[7]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[14]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.000 ns                ;
; 15350.000 ns                            ; 100.00 MHz ( period = 10.000 ns )                   ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[6]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[13]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.000 ns                ;
; 15350.000 ns                            ; 100.00 MHz ( period = 10.000 ns )                   ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[5]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[12]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.000 ns                ;
; 15350.000 ns                            ; 100.00 MHz ( period = 10.000 ns )                   ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[4]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[11]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.000 ns                ;
; 15350.000 ns                            ; 100.00 MHz ( period = 10.000 ns )                   ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[8]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[15]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 8.000 ns                ;
; 15350.200 ns                            ; 102.04 MHz ( period = 9.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|q[0]             ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[10]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.800 ns                ;
; 15350.300 ns                            ; 103.09 MHz ( period = 9.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[3]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[10]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.700 ns                ;
; 15350.300 ns                            ; 103.09 MHz ( period = 9.700 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[2]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[9]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.700 ns                ;
; 15350.400 ns                            ; 104.17 MHz ( period = 9.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[4]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[10]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.600 ns                ;
; 15350.400 ns                            ; 104.17 MHz ( period = 9.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[8]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[14]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.600 ns                ;
; 15350.400 ns                            ; 104.17 MHz ( period = 9.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[7]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[13]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.600 ns                ;
; 15350.400 ns                            ; 104.17 MHz ( period = 9.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[6]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[12]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.600 ns                ;
; 15350.400 ns                            ; 104.17 MHz ( period = 9.600 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[5]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[11]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.600 ns                ;
; 15350.600 ns                            ; 106.38 MHz ( period = 9.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|q[0]             ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[9]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.400 ns                ;
; 15350.700 ns                            ; 107.53 MHz ( period = 9.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[3]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[9]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.300 ns                ;
; 15350.800 ns                            ; 108.70 MHz ( period = 9.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[5]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[10]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.200 ns                ;
; 15350.800 ns                            ; 108.70 MHz ( period = 9.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[4]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[9]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.200 ns                ;
; 15350.800 ns                            ; 108.70 MHz ( period = 9.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[1]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[8]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.200 ns                ;
; 15350.800 ns                            ; 108.70 MHz ( period = 9.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[8]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[13]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.200 ns                ;
; 15350.800 ns                            ; 108.70 MHz ( period = 9.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[7]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[12]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.200 ns                ;
; 15350.800 ns                            ; 108.70 MHz ( period = 9.200 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[6]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[11]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 7.200 ns                ;
; 15351.200 ns                            ; 113.64 MHz ( period = 8.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[6]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[10]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.800 ns                ;
; 15351.200 ns                            ; 113.64 MHz ( period = 8.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[5]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[9]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.800 ns                ;
; 15351.200 ns                            ; 113.64 MHz ( period = 8.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[2]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[8]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.800 ns                ;
; 15351.200 ns                            ; 113.64 MHz ( period = 8.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[1]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[7]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.800 ns                ;
; 15351.200 ns                            ; 113.64 MHz ( period = 8.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[8]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[12]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.800 ns                ;
; 15351.200 ns                            ; 113.64 MHz ( period = 8.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[7]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[11]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.800 ns                ;
; 15351.200 ns                            ; 113.64 MHz ( period = 8.800 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[9]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[15]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.800 ns                ;
; 15351.500 ns                            ; 117.65 MHz ( period = 8.500 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|q[0]             ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[8]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.500 ns                ;
; 15351.600 ns                            ; 119.05 MHz ( period = 8.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[7]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[10]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.400 ns                ;
; 15351.600 ns                            ; 119.05 MHz ( period = 8.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[6]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[9]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.400 ns                ;
; 15351.600 ns                            ; 119.05 MHz ( period = 8.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[3]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[8]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.400 ns                ;
; 15351.600 ns                            ; 119.05 MHz ( period = 8.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[2]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[7]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.400 ns                ;
; 15351.600 ns                            ; 119.05 MHz ( period = 8.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[1]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[6]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.400 ns                ;
; 15351.600 ns                            ; 119.05 MHz ( period = 8.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[9]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[14]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.400 ns                ;
; 15351.600 ns                            ; 119.05 MHz ( period = 8.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[8]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[11]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.400 ns                ;
; 15351.600 ns                            ; 119.05 MHz ( period = 8.400 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[10]      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[15]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.400 ns                ;
; 15351.700 ns                            ; 120.48 MHz ( period = 8.300 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[4]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[8]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.300 ns                ;
; 15351.900 ns                            ; 123.46 MHz ( period = 8.100 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|q[0]             ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[7]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.100 ns                ;
; 15352.000 ns                            ; 125.00 MHz ( period = 8.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[8]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[10]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.000 ns                ;
; 15352.000 ns                            ; 125.00 MHz ( period = 8.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[7]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[9]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.000 ns                ;
; 15352.000 ns                            ; 125.00 MHz ( period = 8.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[3]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[7]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.000 ns                ;
; 15352.000 ns                            ; 125.00 MHz ( period = 8.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[2]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[6]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.000 ns                ;
; 15352.000 ns                            ; 125.00 MHz ( period = 8.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[1]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[5]       ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.000 ns                ;
; 15352.000 ns                            ; 125.00 MHz ( period = 8.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[10]      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[14]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.000 ns                ;
; 15352.000 ns                            ; 125.00 MHz ( period = 8.000 ns )                    ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[9]       ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|sample_counter:AC|lpm_counter:counter_L_rtl_2|alt_synch_counter_f:wysi_counter|pre_out[13]      ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; clocks_engine:CLKE|CG_generator_sampleRate[6] ; 15360.000 ns                ; 15358.000 ns              ; 6.000 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                 ;                                                                                                                                                                                 ;                                               ;                                               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------+-------------------------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                ; To                                                                                              ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------+-------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 30.200 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 27.500 ns  ; nCS_FPGA            ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 27.000 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 26.900 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 25.500 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[5]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 25.500 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[9]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 25.300 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[6]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 25.100 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[13]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 25.100 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[12]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 25.000 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[11]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 25.000 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[10]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.800 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[7]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.800 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[2]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.800 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[15]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.800 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[13]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.800 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[9]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.700 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[4]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.600 ns  ; nLB_WR              ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.600 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[4]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.600 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[2]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.500 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[12]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.500 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[11]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.500 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[10]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.300 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[15]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.300 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[8]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.200 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[14]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.200 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[7]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.200 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[6]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.100 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC_ENGINE:SC_ENGINE|regData[2]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.100 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[3]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.100 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[8]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.100 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC_ENGINE:SC_ENGINE|regData[3]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.100 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC_ENGINE:SC_ENGINE|regData[4]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.000 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[5]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 24.000 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[3]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 23.900 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[14]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 22.300 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[0]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 22.200 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[2]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 22.100 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_GAIN:SC8_GAIN|regData[1]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 22.100 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[1]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 22.100 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[0]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 22.000 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC_ENGINE:SC_ENGINE|regData[1]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 22.000 ns  ; nCS_FPGA            ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[2]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 21.900 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[2]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 21.800 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC_ENGINE:SC_ENGINE|regData[0]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 21.800 ns  ; LB_DATA[0]          ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 21.700 ns  ; LB_DATA[6]          ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 21.700 ns  ; LB_DATA[1]          ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 21.500 ns  ; LB_DATA[8]          ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 21.400 ns  ; LB_DATA[3]          ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 21.200 ns  ; LB_DATA[2]          ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 21.000 ns  ; LB_DATA[4]          ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 20.900 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC_DEVICES:SC_DEVICES|regData[1]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; 20.900 ns  ; nCS_FPGA            ; reg_SC_DEVICES:SC_DEVICES|regData[1]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; 20.700 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC_DEVICES:SC_DEVICES|regData[1]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; 20.600 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC_DEVICES:SC_DEVICES|regData[2]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; 20.600 ns  ; nCS_FPGA            ; reg_SC_DEVICES:SC_DEVICES|regData[2]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; 20.400 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC_DEVICES:SC_DEVICES|regData[2]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; 20.200 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[0]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 20.000 ns  ; nCS_FPGA            ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[0]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.900 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[5]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.900 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[9]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.900 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[1]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.900 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[0]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.800 ns  ; LB_DATA[10]         ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.700 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[6]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.700 ns  ; nCS_FPGA            ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[1]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.600 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[1]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.500 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[13]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.500 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[12]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.400 ns  ; LB_DATA[7]          ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.400 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[11]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.400 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[10]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.300 ns  ; LB_DATA[9]          ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.200 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[7]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.200 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[2]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.200 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[15]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.200 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[13]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.200 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[9]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.100 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[4]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.100 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[2]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.000 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[4]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.000 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[2]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.000 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC_DEVICES:SC_DEVICES|regData[0]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; 19.000 ns  ; nCS_FPGA            ; reg_SC_DEVICES:SC_DEVICES|regData[0]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.900 ns  ; LB_DATA[5]          ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.900 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[12]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.900 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[11]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.900 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[10]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.800 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC_DEVICES:SC_DEVICES|regData[0]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.700 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[15]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.700 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[8]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.600 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[14]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.600 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[7]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.600 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[6]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.500 ns  ; nLB_WR              ; reg_SC_ENGINE:SC_ENGINE|regData[2]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.500 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[3]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.500 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[8]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.500 ns  ; nLB_WR              ; reg_SC_ENGINE:SC_ENGINE|regData[3]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.500 ns  ; nLB_WR              ; reg_SC_ENGINE:SC_ENGINE|regData[4]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.400 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[5]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.400 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[3]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 18.300 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[14]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 17.100 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[0]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 16.800 ns  ; LB_ADDRESS_16TO1[0] ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[1]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 16.700 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[0]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 16.500 ns  ; nLB_WR              ; reg_SC8_GAIN:SC8_GAIN|regData[1]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 16.500 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[1]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 16.500 ns  ; nLB_WR              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[0]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 16.400 ns  ; nLB_WR              ; reg_SC_ENGINE:SC_ENGINE|regData[1]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 16.200 ns  ; nLB_WR              ; reg_SC_ENGINE:SC_ENGINE|regData[0]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.700 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_GAIN:SC8_GAIN|regData[5]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.700 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_GAIN:SC8_GAIN|regData[9]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.700 ns  ; nCS_FPGA            ; reg_SC8_GAIN:SC8_GAIN|regData[5]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.700 ns  ; nCS_FPGA            ; reg_SC8_GAIN:SC8_GAIN|regData[9]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.500 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_GAIN:SC8_GAIN|regData[6]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.500 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_GAIN:SC8_GAIN|regData[5]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.500 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_GAIN:SC8_GAIN|regData[9]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.500 ns  ; nCS_FPGA            ; reg_SC8_GAIN:SC8_GAIN|regData[6]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.300 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_GAIN:SC8_GAIN|regData[13]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.300 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_GAIN:SC8_GAIN|regData[12]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.300 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_GAIN:SC8_GAIN|regData[6]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.300 ns  ; nCS_FPGA            ; reg_SC8_GAIN:SC8_GAIN|regData[13]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.300 ns  ; nCS_FPGA            ; reg_SC8_GAIN:SC8_GAIN|regData[12]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.200 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_GAIN:SC8_GAIN|regData[11]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.200 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_GAIN:SC8_GAIN|regData[10]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.200 ns  ; nCS_FPGA            ; reg_SC8_GAIN:SC8_GAIN|regData[11]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.200 ns  ; nCS_FPGA            ; reg_SC8_GAIN:SC8_GAIN|regData[10]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.100 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_GAIN:SC8_GAIN|regData[13]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.100 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_GAIN:SC8_GAIN|regData[12]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.000 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_GAIN:SC8_GAIN|regData[7]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.000 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_GAIN:SC8_GAIN|regData[2]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.000 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_GAIN:SC8_GAIN|regData[15]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.000 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[13]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.000 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[9]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.000 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_GAIN:SC8_GAIN|regData[11]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.000 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_GAIN:SC8_GAIN|regData[10]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.000 ns  ; nCS_FPGA            ; reg_SC8_GAIN:SC8_GAIN|regData[7]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.000 ns  ; nCS_FPGA            ; reg_SC8_GAIN:SC8_GAIN|regData[2]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.000 ns  ; nCS_FPGA            ; reg_SC8_GAIN:SC8_GAIN|regData[15]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.000 ns  ; nCS_FPGA            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[13]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 15.000 ns  ; nCS_FPGA            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[9]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.900 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_GAIN:SC8_GAIN|regData[4]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.900 ns  ; nCS_FPGA            ; reg_SC8_GAIN:SC8_GAIN|regData[4]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.800 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[4]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.800 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[2]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.800 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_GAIN:SC8_GAIN|regData[7]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.800 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_GAIN:SC8_GAIN|regData[2]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.800 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_GAIN:SC8_GAIN|regData[15]                                                               ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.800 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[13]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.800 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[9]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.800 ns  ; nCS_FPGA            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[4]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.800 ns  ; nCS_FPGA            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[2]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.700 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[12]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.700 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[11]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.700 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[10]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.700 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_GAIN:SC8_GAIN|regData[4]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.700 ns  ; nCS_FPGA            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[12]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.700 ns  ; nCS_FPGA            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[11]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.700 ns  ; nCS_FPGA            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[10]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.600 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[4]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.600 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[2]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.500 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC_ENGINE:SC_ENGINE|regData[2]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.500 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[15]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.500 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[8]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.500 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC_ENGINE:SC_ENGINE|regData[3]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.500 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC_ENGINE:SC_ENGINE|regData[4]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.500 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[12]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.500 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[11]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.500 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[10]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.500 ns  ; nCS_FPGA            ; reg_SC_ENGINE:SC_ENGINE|regData[2]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.500 ns  ; nCS_FPGA            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[15]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.500 ns  ; nCS_FPGA            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[8]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.500 ns  ; nCS_FPGA            ; reg_SC_ENGINE:SC_ENGINE|regData[3]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.500 ns  ; nCS_FPGA            ; reg_SC_ENGINE:SC_ENGINE|regData[4]                                                              ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.400 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[14]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.400 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[7]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.400 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[6]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.400 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7] ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.400 ns  ; nCS_FPGA            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[14]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.400 ns  ; nCS_FPGA            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[7]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.400 ns  ; nCS_FPGA            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[6]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.400 ns  ; nCS_FPGA            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7] ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; nLB_WR              ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[2]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_GAIN:SC8_GAIN|regData[3]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_GAIN:SC8_GAIN|regData[8]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[15]                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[8]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5] ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4] ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3] ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; LB_ADDRESS_16TO1[2] ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2] ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; nCS_FPGA            ; reg_SC8_GAIN:SC8_GAIN|regData[3]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; nCS_FPGA            ; reg_SC8_GAIN:SC8_GAIN|regData[8]                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; nCS_FPGA            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5] ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; nCS_FPGA            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4] ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; nCS_FPGA            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3] ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.300 ns  ; nCS_FPGA            ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2] ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.200 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[5]                                                        ; LB_CLK   ;
; N/A                                     ; None                                                ; 14.200 ns  ; LB_ADDRESS_16TO1[1] ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[3]                                                        ; LB_CLK   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                     ;                                                                                                 ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------+-------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+----------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                   ; To                   ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+----------------------+------------+
; N/A                                     ; None                                                ; 40.000 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[13]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 39.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[13]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 39.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[0]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 39.500 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[9]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 39.500 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[0]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 39.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[8]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 39.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[9]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 39.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[8]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 39.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[10]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 39.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[12]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 39.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[13]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 39.000 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[10]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[9]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[12]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[13]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[10]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[0]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[0]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[8]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[9]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[10]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[1]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[8]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[12]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[15]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[1]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 38.000 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[12]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 37.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[15]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 37.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[15]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 37.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[2]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 37.500 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[2]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 37.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[15]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 37.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[1]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 37.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[3]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 37.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[1]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 37.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[4]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 37.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[14]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 37.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[3]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 37.000 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[4]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[14]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[7]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[2]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[5]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[14]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[7]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[7]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[2]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[5]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[3]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[4]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[14]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[3]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[6]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[7]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[4]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.000 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[5]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.000 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[6]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 36.000 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[6]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 35.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[5]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 35.500 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[6]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 33.500 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[16]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 33.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[16]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 33.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[16]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 33.000 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[17]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 32.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[17]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 32.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[17]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 32.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[16]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 32.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[17]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 31.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[21]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 31.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[21]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 31.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[22]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 31.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[18]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 31.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[22]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 31.000 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[18]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[18]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[21]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[13] ; LB_DATA[13]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[22]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.500 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[19]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.500 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[21]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[18]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[19]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[19]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[20]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[22]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[20]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[20]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[19]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]        ; LB_DATA[0]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 30.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[20]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 29.500 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]        ; LB_DATA[1]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 29.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[12] ; LB_DATA[12]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 29.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[1]  ; LB_DATA[1]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 29.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[8]  ; LB_DATA[8]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 29.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[2]  ; LB_DATA[2]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 28.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[23]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 28.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]        ; LB_DATA[8]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 28.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[23]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 28.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[23]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 28.700 ns  ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[8]                                                               ; LB_DATA[8]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 28.500 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; nBANK_CE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 28.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[23]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 28.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; nBANK_CE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 28.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; nBANK_CE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 28.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[10] ; LB_DATA[10]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 28.200 ns  ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts_status[0]                                                     ; LB_DATA[3]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 28.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_HOLD              ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.800 ns  ; reg_SC8_GAIN:SC8_GAIN|regData[6]                                                                       ; LB_DATA[6]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.800 ns  ; reg_SC8_GAIN:SC8_GAIN|regData[13]                                                                      ; LB_DATA[13]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[0]  ; LB_DATA[0]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[9]  ; LB_DATA[9]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; nBANK_OE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.500 ns  ; reg_SC8_GAIN:SC8_GAIN|regData[5]                                                                       ; LB_DATA[5]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.400 ns  ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[13]                                                              ; LB_DATA[13]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_DATA[4]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_DATA[2]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[3]  ; LB_DATA[3]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[5]  ; LB_DATA[5]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_DATA[6]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[4]  ; LB_DATA[4]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[11] ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~49     ; nBANK_CE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[15] ; LB_DATA[15]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~49     ; nBANK_OE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[14] ; LB_DATA[14]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.100 ns  ; reg_SC8_GAIN:SC8_GAIN|regData[11]                                                                      ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.100 ns  ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[0]                                                               ; LB_DATA[0]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.000 ns  ; reg_SC8_GAIN:SC8_GAIN|regData[10]                                                                      ; LB_DATA[10]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[6]  ; LB_DATA[6]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.700 ns  ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[3]                                                               ; LB_DATA[3]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[7]  ; LB_DATA[7]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.700 ns  ; reg_SC8_GAIN:SC8_GAIN|regData[12]                                                                      ; LB_DATA[12]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[13] ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[14] ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.600 ns  ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[11]                                                              ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.500 ns  ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[10]                                                              ; LB_DATA[10]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.500 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[1]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.500 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[2]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.500 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_HOLD              ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[3]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[4]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[5]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[13] ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.400 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[14] ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.400 ns  ; reg_SC8_GAIN:SC8_GAIN|regData[0]                                                                       ; LB_DATA[0]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[6]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[7]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[8]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[9]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns  ; reg_SC8_GAIN:SC8_GAIN|regData[14]                                                                      ; LB_DATA[14]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns  ; reg_SC8_GAIN:SC8_GAIN|regData[9]                                                                       ; LB_DATA[9]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; nBANK_OE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; nBANK_CE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[10] ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[11] ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.200 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[12] ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.200 ns  ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[1]                                                               ; LB_DATA[1]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_DATA[5]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.100 ns  ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[12]                                                              ; LB_DATA[12]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.100 ns  ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[0]                                                               ; LB_DATA[0]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.100 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; nBANK_OE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.000 ns  ; reg_SC8_GAIN:SC8_GAIN|regData[3]                                                                       ; LB_DATA[3]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.000 ns  ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[9]                                                               ; LB_DATA[9]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[15] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.900 ns  ; reg_SC8_GAIN:SC8_GAIN|regData[8]                                                                       ; LB_DATA[8]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.900 ns  ; reg_SC8_GAIN:SC8_GAIN|regData[2]                                                                       ; LB_DATA[2]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[1]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.900 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[2]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[3]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[4]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[5]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_DATA[3]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[1]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[2]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; DC_nSTART_TRANSFER   ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[3]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[4]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[5]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[6]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[7]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[8]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[9]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[13] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[14] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[1]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[2]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[3]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[4]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[5]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[6]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[7]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[8]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[9]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[10] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[11] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns  ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[12] ; LB_CLK     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                        ;                      ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+----------------------+------------+


+--------------------------------------------------------------------------------------------+
; tpd                                                                                        ;
+------------+-------------------+-----------------+---------------------+-------------------+
; Slack      ; Required P2P Time ; Actual P2P Time ; From                ; To                ;
+------------+-------------------+-----------------+---------------------+-------------------+
; -15.300 ns ; 18.000 ns         ; 33.300 ns       ; nLB_RD              ; nBANK_CE          ;
; -14.700 ns ; 18.000 ns         ; 32.700 ns       ; nLB_RD              ; nBANK_OE          ;
; -12.800 ns ; 18.000 ns         ; 30.800 ns       ; nCS_LM              ; nBANK_CE          ;
; -12.200 ns ; 18.000 ns         ; 30.200 ns       ; nCS_LM              ; nBANK_OE          ;
; N/A        ; None              ; 41.900 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[13]       ;
; N/A        ; None              ; 41.800 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[12]       ;
; N/A        ; None              ; 40.700 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[15]       ;
; N/A        ; None              ; 40.500 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[11]       ;
; N/A        ; None              ; 40.200 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[10]       ;
; N/A        ; None              ; 40.000 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[9]        ;
; N/A        ; None              ; 38.900 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[14]       ;
; N/A        ; None              ; 38.600 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[1]        ;
; N/A        ; None              ; 37.900 ns       ; nLB_RD              ; LB_DATA[13]       ;
; N/A        ; None              ; 37.800 ns       ; nLB_RD              ; LB_DATA[12]       ;
; N/A        ; None              ; 37.100 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[3]        ;
; N/A        ; None              ; 37.000 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[0]        ;
; N/A        ; None              ; 36.800 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[5]        ;
; N/A        ; None              ; 36.700 ns       ; nLB_RD              ; LB_DATA[15]       ;
; N/A        ; None              ; 36.700 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[2]        ;
; N/A        ; None              ; 36.700 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[6]        ;
; N/A        ; None              ; 36.700 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[7]        ;
; N/A        ; None              ; 36.700 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[4]        ;
; N/A        ; None              ; 36.600 ns       ; nCS_FPGA            ; LB_DATA[8]        ;
; N/A        ; None              ; 36.600 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[8]        ;
; N/A        ; None              ; 36.500 ns       ; nLB_RD              ; LB_DATA[11]       ;
; N/A        ; None              ; 36.400 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[8]        ;
; N/A        ; None              ; 36.400 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[13]       ;
; N/A        ; None              ; 36.200 ns       ; nLB_RD              ; LB_DATA[10]       ;
; N/A        ; None              ; 36.200 ns       ; nCS_FPGA            ; LB_DATA[13]       ;
; N/A        ; None              ; 36.100 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[13]       ;
; N/A        ; None              ; 36.000 ns       ; nLB_RD              ; LB_DATA[9]        ;
; N/A        ; None              ; 36.000 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[12]       ;
; N/A        ; None              ; 35.900 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[11]       ;
; N/A        ; None              ; 35.900 ns       ; nCS_FPGA            ; LB_DATA[12]       ;
; N/A        ; None              ; 35.800 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[10]       ;
; N/A        ; None              ; 35.800 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[9]        ;
; N/A        ; None              ; 35.700 ns       ; nCS_FPGA            ; LB_DATA[11]       ;
; N/A        ; None              ; 35.700 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[12]       ;
; N/A        ; None              ; 35.600 ns       ; nCS_FPGA            ; LB_DATA[10]       ;
; N/A        ; None              ; 35.600 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[11]       ;
; N/A        ; None              ; 35.600 ns       ; nCS_FPGA            ; LB_DATA[9]        ;
; N/A        ; None              ; 35.500 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[10]       ;
; N/A        ; None              ; 35.500 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[9]        ;
; N/A        ; None              ; 35.400 ns       ; nCS_FPGA            ; LB_DATA[0]        ;
; N/A        ; None              ; 35.400 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[0]        ;
; N/A        ; None              ; 35.200 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[0]        ;
; N/A        ; None              ; 35.100 ns       ; nCS_FPGA            ; LB_DATA[1]        ;
; N/A        ; None              ; 35.100 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[1]        ;
; N/A        ; None              ; 34.900 ns       ; nLB_RD              ; LB_DATA[14]       ;
; N/A        ; None              ; 34.900 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[1]        ;
; N/A        ; None              ; 34.800 ns       ; nCS_FPGA            ; LB_DATA[2]        ;
; N/A        ; None              ; 34.600 ns       ; nLB_RD              ; LB_DATA[1]        ;
; N/A        ; None              ; 34.300 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[2]        ;
; N/A        ; None              ; 34.200 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[2]        ;
; N/A        ; None              ; 34.100 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[3]        ;
; N/A        ; None              ; 33.900 ns       ; nCS_FPGA            ; LB_DATA[3]        ;
; N/A        ; None              ; 33.800 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[3]        ;
; N/A        ; None              ; 33.800 ns       ; nCS_FPGA            ; LB_DATA[5]        ;
; N/A        ; None              ; 33.800 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[5]        ;
; N/A        ; None              ; 33.800 ns       ; nCS_FPGA            ; LB_DATA[4]        ;
; N/A        ; None              ; 33.800 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[4]        ;
; N/A        ; None              ; 33.600 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[5]        ;
; N/A        ; None              ; 33.600 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[4]        ;
; N/A        ; None              ; 33.300 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[7]        ;
; N/A        ; None              ; 33.100 ns       ; nLB_RD              ; LB_DATA[3]        ;
; N/A        ; None              ; 33.100 ns       ; nCS_FPGA            ; LB_DATA[7]        ;
; N/A        ; None              ; 33.000 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[7]        ;
; N/A        ; None              ; 33.000 ns       ; nLB_RD              ; LB_DATA[0]        ;
; N/A        ; None              ; 32.800 ns       ; nCS_FPGA            ; LB_DATA[15]       ;
; N/A        ; None              ; 32.800 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[15]       ;
; N/A        ; None              ; 32.800 ns       ; nLB_RD              ; LB_DATA[5]        ;
; N/A        ; None              ; 32.700 ns       ; nLB_RD              ; LB_DATA[2]        ;
; N/A        ; None              ; 32.700 ns       ; nLB_RD              ; LB_DATA[6]        ;
; N/A        ; None              ; 32.700 ns       ; nLB_RD              ; LB_DATA[7]        ;
; N/A        ; None              ; 32.700 ns       ; nLB_RD              ; LB_DATA[4]        ;
; N/A        ; None              ; 32.600 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[15]       ;
; N/A        ; None              ; 32.500 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[8]        ;
; N/A        ; None              ; 32.500 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[14]       ;
; N/A        ; None              ; 32.500 ns       ; nCS_FPGA            ; LB_DATA[6]        ;
; N/A        ; None              ; 32.500 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[6]        ;
; N/A        ; None              ; 32.400 ns       ; nCS_FPGA            ; LB_DATA[14]       ;
; N/A        ; None              ; 32.400 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[14]       ;
; N/A        ; None              ; 32.300 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[6]        ;
; N/A        ; None              ; 29.800 ns       ; nLB_RD              ; LB_DATA[8]        ;
; N/A        ; None              ; 23.600 ns       ; nLB_WR              ; nBANK_CE          ;
; N/A        ; None              ; 23.400 ns       ; nLB_RD              ; LB_DATA_UPPER[0]  ;
; N/A        ; None              ; 23.400 ns       ; nLB_RD              ; LB_DATA_UPPER[1]  ;
; N/A        ; None              ; 23.400 ns       ; nLB_RD              ; LB_DATA_UPPER[2]  ;
; N/A        ; None              ; 23.400 ns       ; nLB_RD              ; LB_DATA_UPPER[3]  ;
; N/A        ; None              ; 20.900 ns       ; nCS_LM              ; LB_DATA_UPPER[0]  ;
; N/A        ; None              ; 20.900 ns       ; nCS_LM              ; LB_DATA_UPPER[1]  ;
; N/A        ; None              ; 20.900 ns       ; nCS_LM              ; LB_DATA_UPPER[2]  ;
; N/A        ; None              ; 20.900 ns       ; nCS_LM              ; LB_DATA_UPPER[3]  ;
; N/A        ; None              ; 20.300 ns       ; nLB_WR              ; nBANK_WE          ;
; N/A        ; None              ; 19.300 ns       ; nLB_RD              ; LB_DATA_UPPER[4]  ;
; N/A        ; None              ; 19.300 ns       ; nLB_RD              ; LB_DATA_UPPER[5]  ;
; N/A        ; None              ; 19.300 ns       ; nLB_RD              ; LB_DATA_UPPER[6]  ;
; N/A        ; None              ; 19.300 ns       ; nLB_RD              ; LB_DATA_UPPER[7]  ;
; N/A        ; None              ; 19.300 ns       ; nCS_LM              ; nBANK_WE          ;
; N/A        ; None              ; 16.800 ns       ; nCS_LM              ; LB_DATA_UPPER[4]  ;
; N/A        ; None              ; 16.800 ns       ; nCS_LM              ; LB_DATA_UPPER[5]  ;
; N/A        ; None              ; 16.800 ns       ; nCS_LM              ; LB_DATA_UPPER[6]  ;
; N/A        ; None              ; 16.800 ns       ; nCS_LM              ; LB_DATA_UPPER[7]  ;
; N/A        ; None              ; 15.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[4]  ;
; N/A        ; None              ; 15.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[5]  ;
; N/A        ; None              ; 15.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[6]  ;
; N/A        ; None              ; 15.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[7]  ;
; N/A        ; None              ; 13.900 ns       ; nCS_FPGA            ; nCS_FPGA_DAUGHTER ;
; N/A        ; None              ; 11.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[0]  ;
; N/A        ; None              ; 11.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[1]  ;
; N/A        ; None              ; 11.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[2]  ;
; N/A        ; None              ; 11.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[3]  ;
+------------+-------------------+-----------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                  ; To                                                                                                                                                         ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; -0.700 ns ; LB_DATA[12]           ; CONVERTERs_engine:CE|slave_ch12_out[12]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -0.800 ns ; LB_DATA[8]            ; CONVERTERs_engine:CE|slave_ch12_out[8]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -0.800 ns ; LB_DATA[10]           ; CONVERTERs_engine:CE|slave_ch12_out[10]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -0.800 ns ; LB_DATA[11]           ; CONVERTERs_engine:CE|slave_ch12_out[11]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -0.900 ns ; LB_DATA[14]           ; CONVERTERs_engine:CE|slave_ch12_out[14]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -0.900 ns ; LB_DATA[9]            ; CONVERTERs_engine:CE|slave_ch56_out[9]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.000 ns ; LB_DATA[8]            ; CONVERTERs_engine:CE|slave_ch56_out[8]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.000 ns ; LB_DATA[14]           ; CONVERTERs_engine:CE|slave_ch56_out[14]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.000 ns ; LB_DATA[3]            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[3]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.000 ns ; LB_DATA[12]           ; CONVERTERs_engine:CE|slave_ch56_out[12]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.000 ns ; LB_DATA[13]           ; CONVERTERs_engine:CE|slave_ch12_out[13]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.100 ns ; LB_DATA[10]           ; CONVERTERs_engine:CE|slave_ch56_out[10]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.100 ns ; LB_DATA[7]            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[7]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.100 ns ; LB_DATA[4]            ; CONVERTERs_engine:CE|slave_ch78_out[4]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.200 ns ; LB_DATA[5]            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[5]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.200 ns ; LB_DATA[6]            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[6]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.200 ns ; LB_DATA[13]           ; CONVERTERs_engine:CE|slave_ch56_out[13]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.300 ns ; LB_DATA[10]           ; CONVERTERs_engine:CE|slave_ch34_out[10]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.300 ns ; LB_DATA[11]           ; CONVERTERs_engine:CE|slave_ch56_out[11]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.300 ns ; LB_DATA[9]            ; CONVERTERs_engine:CE|slave_ch12_out[9]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.400 ns ; LB_DATA[13]           ; CONVERTERs_engine:CE|slave_ch34_out[13]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.500 ns ; LB_DATA[14]           ; CONVERTERs_engine:CE|slave_ch34_out[14]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.500 ns ; LB_DATA[12]           ; CONVERTERs_engine:CE|slave_ch34_out[12]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.600 ns ; LB_DATA[23]           ; CONVERTERs_engine:CE|slave_ch78_out[23]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.600 ns ; LB_DATA[2]            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[2]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.600 ns ; LB_DATA[2]            ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[2]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.700 ns ; LB_DATA[11]           ; CONVERTERs_engine:CE|slave_ch34_out[11]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.700 ns ; LB_DATA[5]            ; reg_SC_ENGINE:SC_ENGINE|regData[3]                                                                                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.700 ns ; LB_DATA[9]            ; CONVERTERs_engine:CE|slave_ch34_out[9]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.800 ns ; LB_DATA[8]            ; CONVERTERs_engine:CE|slave_ch34_out[8]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.800 ns ; LB_DATA[6]            ; reg_SC_ENGINE:SC_ENGINE|regData[4]                                                                                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.900 ns ; LB_DATA[4]            ; reg_SC_ENGINE:SC_ENGINE|regData[2]                                                                                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.900 ns ; LB_DATA[4]            ; reg_SC8_GAIN:SC8_GAIN|regData[4]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -1.900 ns ; LB_DATA[4]            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[4]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~49                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[8] ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[7] ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[6] ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[5] ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[4] ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[3] ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[2] ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|pre_out[1] ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|lpm_counter:BWT_busTimer_rtl_1|alt_synch_counter_f:wysi_counter|q[0]       ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.900 ns ; nLB_WR                ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.900 ns ; nLB_WR                ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.900 ns ; nLB_WR                ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -3.900 ns ; nLB_WR                ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.000 ns ; nLB_WR                ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.100 ns ; nLB_WR                ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.100 ns ; nLB_WR                ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.200 ns ; nLB_WR                ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.200 ns ; nLB_WR                ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.300 ns ; LB_DATA[21]           ; CONVERTERs_engine:CE|slave_ch78_out[21]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.500 ns ; LB_DATA[18]           ; CONVERTERs_engine:CE|slave_ch56_out[18]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.500 ns ; LB_DATA[20]           ; CONVERTERs_engine:CE|slave_ch12_out[20]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.500 ns ; LB_DATA[22]           ; CONVERTERs_engine:CE|slave_ch56_out[22]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.600 ns ; LB_DATA[16]           ; CONVERTERs_engine:CE|slave_ch12_out[16]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.600 ns ; LB_DATA[17]           ; CONVERTERs_engine:CE|slave_ch78_out[17]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.600 ns ; LB_DATA[19]           ; CONVERTERs_engine:CE|slave_ch12_out[19]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.600 ns ; LB_DATA[20]           ; CONVERTERs_engine:CE|slave_ch78_out[20]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.600 ns ; LB_DATA[22]           ; CONVERTERs_engine:CE|slave_ch78_out[22]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.600 ns ; LB_DATA[3]            ; reg_SC8_GAIN:SC8_GAIN|regData[3]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.700 ns ; LB_DATA[18]           ; CONVERTERs_engine:CE|slave_ch34_out[18]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.700 ns ; LB_DATA[18]           ; CONVERTERs_engine:CE|slave_ch78_out[18]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.700 ns ; LB_DATA[19]           ; CONVERTERs_engine:CE|slave_ch78_out[19]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.700 ns ; LB_DATA[20]           ; CONVERTERs_engine:CE|slave_ch34_out[20]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.700 ns ; LB_DATA[15]           ; CONVERTERs_engine:CE|slave_ch78_out[15]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.700 ns ; LB_DATA[7]            ; CONVERTERs_engine:CE|slave_ch78_out[7]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.700 ns ; LB_DATA[1]            ; CONVERTERs_engine:CE|slave_ch12_out[1]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.800 ns ; LB_DATA[16]           ; CONVERTERs_engine:CE|slave_ch34_out[16]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.800 ns ; LB_DATA[16]           ; CONVERTERs_engine:CE|slave_ch56_out[16]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.800 ns ; LB_DATA[17]           ; CONVERTERs_engine:CE|slave_ch56_out[17]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.800 ns ; LB_DATA[18]           ; CONVERTERs_engine:CE|slave_ch12_out[18]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.800 ns ; LB_DATA[19]           ; CONVERTERs_engine:CE|slave_ch56_out[19]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.800 ns ; LB_DATA[20]           ; CONVERTERs_engine:CE|slave_ch56_out[20]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.800 ns ; LB_DATA[22]           ; CONVERTERs_engine:CE|slave_ch12_out[22]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.800 ns ; LB_DATA[1]            ; CONVERTERs_engine:CE|slave_ch34_out[1]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.900 ns ; LB_DATA[17]           ; CONVERTERs_engine:CE|slave_ch12_out[17]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.900 ns ; LB_DATA[19]           ; CONVERTERs_engine:CE|slave_ch34_out[19]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.900 ns ; LB_DATA[22]           ; CONVERTERs_engine:CE|slave_ch34_out[22]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.900 ns ; LB_DATA[14]           ; reg_SC8_GAIN:SC8_GAIN|regData[14]                                                                                                                          ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.900 ns ; LB_DATA[14]           ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[14]                                                                                                                  ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.900 ns ; LB_DATA[15]           ; reg_SC8_GAIN:SC8_GAIN|regData[15]                                                                                                                          ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.900 ns ; LB_DATA[15]           ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[15]                                                                                                                  ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.900 ns ; LB_DATA[15]           ; CONVERTERs_engine:CE|slave_ch56_out[15]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.900 ns ; LB_DATA[2]            ; CONVERTERs_engine:CE|slave_ch12_out[2]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.900 ns ; LB_DATA[2]            ; CONVERTERs_engine:CE|slave_ch34_out[2]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.900 ns ; LB_DATA[7]            ; CONVERTERs_engine:CE|slave_ch34_out[7]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -4.900 ns ; LB_DATA[1]            ; CONVERTERs_engine:CE|slave_ch56_out[1]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.000 ns ; LB_DATA[16]           ; CONVERTERs_engine:CE|slave_ch78_out[16]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.000 ns ; LB_DATA[21]           ; CONVERTERs_engine:CE|slave_ch34_out[21]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.000 ns ; LB_DATA[21]           ; CONVERTERs_engine:CE|slave_ch56_out[21]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.000 ns ; LB_DATA[10]           ; CONVERTERs_engine:CE|slave_ch78_out[10]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.000 ns ; LB_DATA[14]           ; CONVERTERs_engine:CE|slave_ch78_out[14]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.000 ns ; LB_DATA[3]            ; CONVERTERs_engine:CE|slave_ch12_out[3]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.000 ns ; LB_DATA[5]            ; CONVERTERs_engine:CE|slave_ch56_out[5]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.000 ns ; LB_DATA[12]           ; reg_SC_DEVICES:SC_DEVICES|regData[1]                                                                                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.000 ns ; LB_DATA[12]           ; reg_SC8_GAIN:SC8_GAIN|regData[12]                                                                                                                          ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.000 ns ; LB_DATA[12]           ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[12]                                                                                                                  ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.000 ns ; LB_DATA[12]           ; CONVERTERs_engine:CE|slave_ch78_out[12]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.000 ns ; LB_DATA[4]            ; CONVERTERs_engine:CE|slave_ch12_out[4]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.100 ns ; LB_DATA[15]           ; CONVERTERs_engine:CE|slave_ch12_out[15]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.100 ns ; LB_DATA[15]           ; CONVERTERs_engine:CE|slave_ch34_out[15]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.100 ns ; LB_DATA[2]            ; reg_SC8_GAIN:SC8_GAIN|regData[2]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.100 ns ; LB_DATA[2]            ; CONVERTERs_engine:CE|slave_ch56_out[2]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.100 ns ; LB_DATA[6]            ; CONVERTERs_engine:CE|slave_ch78_out[6]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.100 ns ; LB_DATA[0]            ; CONVERTERs_engine:CE|slave_ch34_out[0]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.100 ns ; LB_DATA[0]            ; CONVERTERs_engine:CE|slave_ch56_out[0]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.100 ns ; LB_DATA[1]            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[1]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.100 ns ; LB_DATA[4]            ; CONVERTERs_engine:CE|slave_ch56_out[4]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.200 ns ; LB_DATA[11]           ; CONVERTERs_engine:CE|slave_ch78_out[11]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.200 ns ; LB_DATA[3]            ; CONVERTERs_engine:CE|slave_ch34_out[3]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.200 ns ; LB_DATA[3]            ; CONVERTERs_engine:CE|slave_ch56_out[3]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.200 ns ; LB_DATA[3]            ; CONVERTERs_engine:CE|slave_ch78_out[3]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.200 ns ; LB_DATA[5]            ; CONVERTERs_engine:CE|slave_ch12_out[5]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.200 ns ; LB_DATA[5]            ; CONVERTERs_engine:CE|slave_ch78_out[5]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.200 ns ; LB_DATA[6]            ; CONVERTERs_engine:CE|slave_ch34_out[6]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.200 ns ; LB_DATA[7]            ; reg_SC8_GAIN:SC8_GAIN|regData[7]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.200 ns ; LB_DATA[13]           ; CONVERTERs_engine:CE|slave_ch78_out[13]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.200 ns ; LB_DATA[4]            ; CONVERTERs_engine:CE|slave_ch34_out[4]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.300 ns ; LB_DATA[17]           ; CONVERTERs_engine:CE|slave_ch34_out[17]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.300 ns ; LB_DATA[21]           ; CONVERTERs_engine:CE|slave_ch12_out[21]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.300 ns ; LB_DATA[23]           ; CONVERTERs_engine:CE|slave_ch34_out[23]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.300 ns ; LB_DATA[10]           ; reg_SC8_GAIN:SC8_GAIN|regData[10]                                                                                                                          ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.300 ns ; LB_DATA[10]           ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[10]                                                                                                                  ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.300 ns ; LB_DATA[7]            ; CONVERTERs_engine:CE|slave_ch56_out[7]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.300 ns ; LB_DATA[9]            ; CONVERTERs_engine:CE|slave_ch78_out[9]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.300 ns ; LB_DATA[0]            ; CONVERTERs_engine:CE|slave_ch12_out[0]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.300 ns ; LB_DATA[1]            ; CONVERTERs_engine:CE|slave_ch78_out[1]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.400 ns ; LB_DATA[23]           ; CONVERTERs_engine:CE|slave_ch56_out[23]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.400 ns ; LB_DATA[6]            ; reg_SC8_GAIN:SC8_GAIN|regData[6]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.400 ns ; LB_DATA[0]            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[0]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.400 ns ; LB_DATA[0]            ; CONVERTERs_engine:CE|slave_ch78_out[0]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.400 ns ; LB_DATA[1]            ; reg_SC_ENGINE:SC_ENGINE|regData[1]                                                                                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.400 ns ; LB_DATA[1]            ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[1]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.500 ns ; LB_DATA[23]           ; CONVERTERs_engine:CE|slave_ch12_out[23]                                                                                                                    ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.500 ns ; LB_DATA[2]            ; CONVERTERs_engine:CE|slave_ch78_out[2]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.500 ns ; LB_DATA[0]            ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[0]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.500 ns ; LB_DATA[1]            ; reg_SC8_GAIN:SC8_GAIN|regData[1]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.600 ns ; LB_DATA[8]            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[8]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.600 ns ; LB_DATA[8]            ; CONVERTERs_engine:CE|slave_ch78_out[8]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.600 ns ; LB_DATA[7]            ; CONVERTERs_engine:CE|slave_ch12_out[7]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.600 ns ; LB_DATA[13]           ; reg_SC_DEVICES:SC_DEVICES|regData[2]                                                                                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.600 ns ; LB_DATA[13]           ; reg_SC8_GAIN:SC8_GAIN|regData[13]                                                                                                                          ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.600 ns ; LB_DATA[13]           ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[13]                                                                                                                  ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.700 ns ; LB_DATA[8]            ; reg_SC8_GAIN:SC8_GAIN|regData[8]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.700 ns ; LB_DATA[11]           ; reg_SC8_GAIN:SC8_GAIN|regData[11]                                                                                                                          ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.700 ns ; LB_DATA[11]           ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[11]                                                                                                                  ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.700 ns ; LB_DATA[5]            ; reg_SC8_GAIN:SC8_GAIN|regData[5]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.700 ns ; LB_DATA[5]            ; CONVERTERs_engine:CE|slave_ch34_out[5]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.700 ns ; LB_DATA[0]            ; reg_SC_ENGINE:SC_ENGINE|regData[0]                                                                                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.700 ns ; LB_DATA[0]            ; reg_SC8_GAIN:SC8_GAIN|regData[0]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.800 ns ; LB_DATA[6]            ; CONVERTERs_engine:CE|slave_ch56_out[6]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.800 ns ; LB_DATA[9]            ; reg_SC_DEVICES:SC_DEVICES|regData[0]                                                                                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.900 ns ; LB_DATA[9]            ; reg_SC8_GAIN:SC8_GAIN|regData[9]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -5.900 ns ; LB_DATA[9]            ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[9]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -6.100 ns ; DC_nFINISHED_TRANSFER ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -6.100 ns ; LB_DATA[6]            ; CONVERTERs_engine:CE|slave_ch12_out[6]                                                                                                                     ; LB_CLK   ;
; N/A                                     ; None                                                ; -6.200 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[8]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -6.300 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -6.500 ns ; nLB_WR                ; reg_SC_DEVICES:SC_DEVICES|regData[0]                                                                                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; -6.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -6.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -6.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -6.500 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -6.600 ns ; DC_nFINISHED_TRANSFER ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -6.900 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -6.900 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[1]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -6.900 ns ; LB_HOLDA              ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -7.200 ns ; LB_ADDRESS_16TO1[0]   ; reg_SC_DEVICES:SC_DEVICES|regData[0]                                                                                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; -7.600 ns ; LB_ADDRESS_16TO1[2]   ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; -7.800 ns ; LB_ADDRESS_16TO1[1]   ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.000 ns ; LB_ADDRESS_16TO1[2]   ; reg_SC_ENGINE:SC_ENGINE|regData[0]                                                                                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.100 ns ; nLB_WR                ; reg_SC_DEVICES:SC_DEVICES|regData[2]                                                                                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.100 ns ; nLB_WR                ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[1]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.200 ns ; LB_ADDRESS_16TO1[2]   ; reg_SC_ENGINE:SC_ENGINE|regData[1]                                                                                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.200 ns ; LB_ADDRESS_16TO1[2]   ; reg_SC8_GAIN:SC8_GAIN|regData[1]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.200 ns ; LB_ADDRESS_16TO1[2]   ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[1]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.200 ns ; LB_ADDRESS_16TO1[2]   ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[0]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.200 ns ; nCS_FPGA              ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]                                                                                                                ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.300 ns ; LB_ADDRESS_16TO1[1]   ; reg_SC_ENGINE:SC_ENGINE|regData[0]                                                                                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.300 ns ; nCS_FPGA              ; reg_SC_ENGINE:SC_ENGINE|regData[0]                                                                                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.400 ns ; nLB_WR                ; reg_SC_DEVICES:SC_DEVICES|regData[1]                                                                                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.400 ns ; nLB_WR                ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[0]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.400 ns ; LB_ADDRESS_16TO1[1]   ; reg_SC8_GAIN:SC8_GAIN|regData[1]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.400 ns ; LB_ADDRESS_16TO1[1]   ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[1]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.400 ns ; LB_ADDRESS_16TO1[1]   ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[0]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.400 ns ; LB_ADDRESS_16TO1[2]   ; reg_SC8_GAIN:SC8_GAIN|regData[0]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.400 ns ; nCS_FPGA              ; reg_SC8_GAIN:SC8_GAIN|regData[1]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.400 ns ; nCS_FPGA              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[1]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.400 ns ; nCS_FPGA              ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[0]                                                                                                                   ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.500 ns ; LB_ADDRESS_16TO1[1]   ; reg_SC_ENGINE:SC_ENGINE|regData[1]                                                                                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.500 ns ; nCS_FPGA              ; reg_SC_ENGINE:SC_ENGINE|regData[1]                                                                                                                         ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.600 ns ; LB_ADDRESS_16TO1[0]   ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.600 ns ; LB_ADDRESS_16TO1[1]   ; reg_SC8_GAIN:SC8_GAIN|regData[0]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.600 ns ; nCS_FPGA              ; reg_SC8_GAIN:SC8_GAIN|regData[0]                                                                                                                           ; LB_CLK   ;
; N/A                                     ; None                                                ; -8.800 ns ; LB_ADDRESS_16TO1[0]   ; reg_SC_DEVICES:SC_DEVICES|regData[2]                                                                                                                       ; LB_CLK   ;
; N/A                                     ; None                                                ; -9.000 ns ; LB_ADDRESS_16TO1[0]   ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]                                                            ; LB_CLK   ;
; N/A                                     ; None                                                ; -9.000 ns ; LB_ADDRESS_16TO1[0]   ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]                                                            ; LB_CLK   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                       ;                                                                                                                                                            ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum tco                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------+--------------------------------------------------------------------------------------------------------+----------------------+------------+
; Minimum Slack                           ; Required Min tco                                    ; Actual Min tco ; From                                                                                                   ; To                   ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+----------------+--------------------------------------------------------------------------------------------------------+----------------------+------------+
; N/A                                     ; None                                                ; 16.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[10] ; LB_ADDRESS_16TO1[11] ; LB_CLK     ;
; N/A                                     ; None                                                ; 16.900 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[9]  ; LB_ADDRESS_16TO1[10] ; LB_CLK     ;
; N/A                                     ; None                                                ; 17.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[1]  ; LB_ADDRESS_16TO1[2]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 17.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[3]  ; LB_ADDRESS_16TO1[4]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 17.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[2]  ; LB_ADDRESS_16TO1[3]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 17.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[0]  ; LB_ADDRESS_16TO1[1]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 17.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_channel_status     ; LB_ADDRESS_16TO1[12] ; LB_CLK     ;
; N/A                                     ; None                                                ; 17.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[8]  ; LB_ADDRESS_16TO1[9]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 17.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[7]  ; LB_ADDRESS_16TO1[8]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 17.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[6]  ; LB_ADDRESS_16TO1[7]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 17.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[5]  ; LB_ADDRESS_16TO1[6]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 17.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[4]  ; LB_ADDRESS_16TO1[5]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 20.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_HOLD              ; LB_CLK     ;
; N/A                                     ; None                                                ; 20.900 ns      ; reg_SC8_GAIN:SC8_GAIN|regData[15]                                                                      ; LB_DATA[15]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 21.300 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[7]                                                               ; LB_DATA[7]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 21.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; nBANK_OE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 21.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; nBANK_CE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 21.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; nBANK_WE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 21.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~49     ; nBANK_WE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 21.900 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; nBANK_CE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 22.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; nBANK_CE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 22.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; nBANK_WE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 22.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[15] ; LB_CLK     ;
; N/A                                     ; None                                                ; 22.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; nBANK_WE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 22.300 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[6]                                                               ; LB_DATA[6]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 22.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[15] ; LB_CLK     ;
; N/A                                     ; None                                                ; 22.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[15] ; LB_CLK     ;
; N/A                                     ; None                                                ; 22.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[15] ; LB_CLK     ;
; N/A                                     ; None                                                ; 22.800 ns      ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts_status[2]                                                     ; LB_DATA[5]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 22.900 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~49     ; LB_HOLD              ; LB_CLK     ;
; N/A                                     ; None                                                ; 22.900 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[2]                                                               ; LB_DATA[2]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.000 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[5]                                                               ; LB_DATA[5]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.100 ns      ; reg_SC8_GAIN:SC8_GAIN|regData[7]                                                                       ; LB_DATA[7]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.300 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[4]                                                               ; LB_DATA[4]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]        ; LB_DATA[7]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.500 ns      ; reg_SC8_GAIN:SC8_GAIN|regData[4]                                                                       ; LB_DATA[4]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[23]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_HOLD              ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.600 ns      ; reg_SC_INTERRUPT:SC_INTERRUPT|interrupts_status[1]                                                     ; LB_DATA[4]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.600 ns      ; reg_SC_ENGINE:SC_ENGINE|regData[4]                                                                     ; LB_DATA[6]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[23]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.700 ns      ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[1]                                                               ; LB_DATA[1]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.700 ns      ; reg_SC8_GAIN:SC8_GAIN|regData[1]                                                                       ; LB_DATA[1]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[22]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[21]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[20]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[19]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[18]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[17]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[16]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[22]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[21]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[20]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[19]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[18]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[17]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[16]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 23.900 ns      ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[2]                                                               ; LB_DATA[2]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.000 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[23]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.200 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[15]                                                              ; LB_DATA[15]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[22]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[21]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[20]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[19]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[18]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[17]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[16]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[23]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[14] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[13] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.400 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[14] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.400 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[13] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.400 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[12] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.400 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[11] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.400 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[10] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~49     ; nBANK_OE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[14]                                                              ; LB_DATA[14]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[22]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[21]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[20]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[19]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[18]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[17]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[16]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[14] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[13] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[12] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[11] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[10] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[9]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[8]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[7]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[6]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; nBANK_OE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; DC_nSTART_TRANSFER   ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[12] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[11] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[10] ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[9]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[8]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[7]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[6]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[5]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[4]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[3]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; nBANK_OE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[2]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_ADDRESS_16TO1[1]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[9]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[8]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[7]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[6]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[5]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[4]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[3]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; nBANK_OE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; DC_nSTART_TRANSFER   ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[2]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_ADDRESS_16TO1[1]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[3]        ; LB_DATA[3]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[5]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[4]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[3]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.900 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[2]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.900 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_ADDRESS_16TO1[1]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.900 ns      ; reg_SC8_GAIN:SC8_GAIN|regData[2]                                                                       ; LB_DATA[2]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 24.900 ns      ; reg_SC8_GAIN:SC8_GAIN|regData[8]                                                                       ; LB_DATA[8]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.000 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; nBANK_CE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.000 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[9]                                                               ; LB_DATA[9]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.000 ns      ; reg_SC8_GAIN:SC8_GAIN|regData[3]                                                                       ; LB_DATA[3]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~49     ; nBANK_CE             ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.100 ns      ; reg_SC_INTERRUPT:SC_INTERRUPT|regData[0]                                                               ; LB_DATA[0]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.100 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[12]                                                              ; LB_DATA[12]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[5]        ; LB_DATA[5]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[14] ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[13] ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.200 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[1]                                                               ; LB_DATA[1]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[12] ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[11] ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[10] ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns      ; reg_SC8_GAIN:SC8_GAIN|regData[9]                                                                       ; LB_DATA[9]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns      ; reg_SC8_GAIN:SC8_GAIN|regData[14]                                                                      ; LB_DATA[14]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[9]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[8]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[7]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[6]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.400 ns      ; reg_SC8_GAIN:SC8_GAIN|regData[0]                                                                       ; LB_DATA[0]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.400 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[5]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.400 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[4]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.400 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[3]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_HOLD              ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[2]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.500 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_ADDRESS_16TO1[1]  ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.500 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[10]                                                              ; LB_DATA[10]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.600 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[11]                                                              ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.700 ns      ; reg_SC8_GAIN:SC8_GAIN|regData[12]                                                                      ; LB_DATA[12]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[7]  ; LB_DATA[7]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.700 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[3]                                                               ; LB_DATA[3]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 25.800 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[6]  ; LB_DATA[6]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.000 ns      ; reg_SC8_GAIN:SC8_GAIN|regData[10]                                                                      ; LB_DATA[10]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.100 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[0]                                                               ; LB_DATA[0]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.100 ns      ; reg_SC8_GAIN:SC8_GAIN|regData[11]                                                                      ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[13]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[12]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[9]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[14]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[10]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.200 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~52     ; LB_DATA[8]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[13]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[12]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[9]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[14]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[10]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.300 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~51     ; LB_DATA[8]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.400 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[14] ; LB_DATA[14]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.600 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[15] ; LB_DATA[15]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[13]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[12]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[9]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[14]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[10]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.700 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~53     ; LB_DATA[8]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 26.900 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[11] ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.000 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[13]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.000 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[12]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.000 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[9]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.000 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[14]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.000 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[11]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.000 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[10]          ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.000 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50     ; LB_DATA[8]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[4]  ; LB_DATA[4]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[6]        ; LB_DATA[6]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[5]  ; LB_DATA[5]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[3]  ; LB_DATA[3]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.100 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[2]        ; LB_DATA[2]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.400 ns      ; reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[4]        ; LB_DATA[4]           ; LB_CLK     ;
; N/A                                     ; None                                                ; 27.400 ns      ; reg_SC8_MON_MUTE:SC8_MON_MUTE|regData[13]                                                              ; LB_DATA[13]          ; LB_CLK     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                                                                                                        ;                      ;            ;
+-----------------------------------------+-----------------------------------------------------+----------------+--------------------------------------------------------------------------------------------------------+----------------------+------------+


+-----------------------------------------------------------------------------------------------+
; Minimum tpd                                                                                   ;
+---------------+-------------------+-----------------+---------------------+-------------------+
; Minimum Slack ; Required P2P Time ; Actual P2P Time ; From                ; To                ;
+---------------+-------------------+-----------------+---------------------+-------------------+
; N/A           ; None              ; 11.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[3]  ;
; N/A           ; None              ; 11.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[2]  ;
; N/A           ; None              ; 11.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[1]  ;
; N/A           ; None              ; 11.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[0]  ;
; N/A           ; None              ; 13.900 ns       ; nCS_FPGA            ; nCS_FPGA_DAUGHTER ;
; N/A           ; None              ; 15.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[7]  ;
; N/A           ; None              ; 15.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[6]  ;
; N/A           ; None              ; 15.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[5]  ;
; N/A           ; None              ; 15.300 ns       ; LB_DATA[23]         ; LB_DATA_UPPER[4]  ;
; N/A           ; None              ; 16.800 ns       ; nCS_LM              ; LB_DATA_UPPER[7]  ;
; N/A           ; None              ; 16.800 ns       ; nCS_LM              ; LB_DATA_UPPER[6]  ;
; N/A           ; None              ; 16.800 ns       ; nCS_LM              ; LB_DATA_UPPER[5]  ;
; N/A           ; None              ; 16.800 ns       ; nCS_LM              ; LB_DATA_UPPER[4]  ;
; N/A           ; None              ; 19.300 ns       ; nCS_LM              ; nBANK_WE          ;
; N/A           ; None              ; 19.300 ns       ; nLB_RD              ; LB_DATA_UPPER[7]  ;
; N/A           ; None              ; 19.300 ns       ; nLB_RD              ; LB_DATA_UPPER[6]  ;
; N/A           ; None              ; 19.300 ns       ; nLB_RD              ; LB_DATA_UPPER[5]  ;
; N/A           ; None              ; 19.300 ns       ; nLB_RD              ; LB_DATA_UPPER[4]  ;
; N/A           ; None              ; 20.300 ns       ; nLB_WR              ; nBANK_WE          ;
; N/A           ; None              ; 20.800 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[13]       ;
; N/A           ; None              ; 20.800 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[12]       ;
; N/A           ; None              ; 20.800 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[9]        ;
; N/A           ; None              ; 20.800 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[14]       ;
; N/A           ; None              ; 20.800 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[11]       ;
; N/A           ; None              ; 20.800 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[10]       ;
; N/A           ; None              ; 20.800 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[8]        ;
; N/A           ; None              ; 20.900 ns       ; nCS_LM              ; LB_DATA_UPPER[3]  ;
; N/A           ; None              ; 20.900 ns       ; nCS_LM              ; LB_DATA_UPPER[2]  ;
; N/A           ; None              ; 20.900 ns       ; nCS_LM              ; LB_DATA_UPPER[1]  ;
; N/A           ; None              ; 20.900 ns       ; nCS_LM              ; LB_DATA_UPPER[0]  ;
; N/A           ; None              ; 21.000 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[13]       ;
; N/A           ; None              ; 21.000 ns       ; nCS_FPGA            ; LB_DATA[13]       ;
; N/A           ; None              ; 21.000 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[12]       ;
; N/A           ; None              ; 21.000 ns       ; nCS_FPGA            ; LB_DATA[12]       ;
; N/A           ; None              ; 21.000 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[9]        ;
; N/A           ; None              ; 21.000 ns       ; nCS_FPGA            ; LB_DATA[9]        ;
; N/A           ; None              ; 21.000 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[14]       ;
; N/A           ; None              ; 21.000 ns       ; nCS_FPGA            ; LB_DATA[14]       ;
; N/A           ; None              ; 21.000 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[11]       ;
; N/A           ; None              ; 21.000 ns       ; nCS_FPGA            ; LB_DATA[11]       ;
; N/A           ; None              ; 21.000 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[10]       ;
; N/A           ; None              ; 21.000 ns       ; nCS_FPGA            ; LB_DATA[10]       ;
; N/A           ; None              ; 21.000 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[8]        ;
; N/A           ; None              ; 21.000 ns       ; nCS_FPGA            ; LB_DATA[8]        ;
; N/A           ; None              ; 21.300 ns       ; nLB_RD              ; LB_DATA[13]       ;
; N/A           ; None              ; 21.300 ns       ; nLB_RD              ; LB_DATA[12]       ;
; N/A           ; None              ; 21.300 ns       ; nLB_RD              ; LB_DATA[9]        ;
; N/A           ; None              ; 21.300 ns       ; nLB_RD              ; LB_DATA[14]       ;
; N/A           ; None              ; 21.300 ns       ; nLB_RD              ; LB_DATA[11]       ;
; N/A           ; None              ; 21.300 ns       ; nLB_RD              ; LB_DATA[10]       ;
; N/A           ; None              ; 21.300 ns       ; nLB_RD              ; LB_DATA[8]        ;
; N/A           ; None              ; 21.400 ns       ; nLB_RD              ; LB_DATA[7]        ;
; N/A           ; None              ; 22.600 ns       ; nCS_LM              ; nBANK_CE          ;
; N/A           ; None              ; 23.200 ns       ; nLB_RD              ; LB_DATA[6]        ;
; N/A           ; None              ; 23.200 ns       ; nLB_RD              ; LB_DATA[5]        ;
; N/A           ; None              ; 23.300 ns       ; nLB_RD              ; LB_DATA[3]        ;
; N/A           ; None              ; 23.400 ns       ; nLB_RD              ; LB_DATA_UPPER[3]  ;
; N/A           ; None              ; 23.400 ns       ; nLB_RD              ; LB_DATA_UPPER[2]  ;
; N/A           ; None              ; 23.400 ns       ; nLB_RD              ; LB_DATA_UPPER[1]  ;
; N/A           ; None              ; 23.400 ns       ; nLB_RD              ; LB_DATA_UPPER[0]  ;
; N/A           ; None              ; 23.500 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[15]       ;
; N/A           ; None              ; 23.600 ns       ; nLB_WR              ; nBANK_CE          ;
; N/A           ; None              ; 23.600 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[6]        ;
; N/A           ; None              ; 23.900 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[9]        ;
; N/A           ; None              ; 23.900 ns       ; nLB_RD              ; LB_DATA[2]        ;
; N/A           ; None              ; 24.000 ns       ; nLB_RD              ; LB_DATA[4]        ;
; N/A           ; None              ; 24.000 ns       ; nCS_FPGA            ; LB_DATA[6]        ;
; N/A           ; None              ; 24.000 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[8]        ;
; N/A           ; None              ; 24.300 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[11]       ;
; N/A           ; None              ; 24.400 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[7]        ;
; N/A           ; None              ; 24.800 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[3]        ;
; N/A           ; None              ; 24.800 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[15]       ;
; N/A           ; None              ; 24.900 ns       ; nLB_RD              ; LB_DATA[15]       ;
; N/A           ; None              ; 25.000 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[4]        ;
; N/A           ; None              ; 25.000 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[1]        ;
; N/A           ; None              ; 25.000 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[0]        ;
; N/A           ; None              ; 25.000 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[7]        ;
; N/A           ; None              ; 25.000 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[5]        ;
; N/A           ; None              ; 25.000 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[3]        ;
; N/A           ; None              ; 25.000 ns       ; LB_ADDRESS_16TO1[1] ; LB_DATA[2]        ;
; N/A           ; None              ; 25.000 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[15]       ;
; N/A           ; None              ; 25.000 ns       ; nCS_FPGA            ; LB_DATA[15]       ;
; N/A           ; None              ; 25.200 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[4]        ;
; N/A           ; None              ; 25.200 ns       ; nCS_FPGA            ; LB_DATA[4]        ;
; N/A           ; None              ; 25.200 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[1]        ;
; N/A           ; None              ; 25.200 ns       ; nCS_FPGA            ; LB_DATA[1]        ;
; N/A           ; None              ; 25.200 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[0]        ;
; N/A           ; None              ; 25.200 ns       ; nCS_FPGA            ; LB_DATA[0]        ;
; N/A           ; None              ; 25.200 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[7]        ;
; N/A           ; None              ; 25.200 ns       ; nCS_FPGA            ; LB_DATA[7]        ;
; N/A           ; None              ; 25.200 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[6]        ;
; N/A           ; None              ; 25.200 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[5]        ;
; N/A           ; None              ; 25.200 ns       ; nCS_FPGA            ; LB_DATA[5]        ;
; N/A           ; None              ; 25.200 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[3]        ;
; N/A           ; None              ; 25.200 ns       ; nCS_FPGA            ; LB_DATA[3]        ;
; N/A           ; None              ; 25.200 ns       ; LB_ADDRESS_16TO1[2] ; LB_DATA[2]        ;
; N/A           ; None              ; 25.200 ns       ; nCS_FPGA            ; LB_DATA[2]        ;
; N/A           ; None              ; 25.300 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[13]       ;
; N/A           ; None              ; 25.300 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[12]       ;
; N/A           ; None              ; 25.400 ns       ; nLB_RD              ; LB_DATA[1]        ;
; N/A           ; None              ; 25.500 ns       ; nLB_RD              ; LB_DATA[0]        ;
; N/A           ; None              ; 25.900 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[10]       ;
; N/A           ; None              ; 26.000 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[14]       ;
; N/A           ; None              ; 28.400 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[5]        ;
; N/A           ; None              ; 28.800 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[4]        ;
; N/A           ; None              ; 28.800 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[2]        ;
; N/A           ; None              ; 28.900 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[6]        ;
; N/A           ; None              ; 29.500 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[1]        ;
; N/A           ; None              ; 30.200 ns       ; nCS_LM              ; nBANK_OE          ;
; N/A           ; None              ; 30.200 ns       ; LB_ADDRESS_16TO1[0] ; LB_DATA[0]        ;
; N/A           ; None              ; 32.700 ns       ; nLB_RD              ; nBANK_OE          ;
; N/A           ; None              ; 33.300 ns       ; nLB_RD              ; nBANK_CE          ;
+---------------+-------------------+-----------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                                   ;
+----------------+--------------------+------+--------------------------------------+--------------------------------------------------------------------------+
; Option         ; Setting            ; From ; To                                   ; Help                                                                     ;
+----------------+--------------------+------+--------------------------------------+--------------------------------------------------------------------------+
; Clock Settings ; Clock Master Clock ;      ; SRE_masterClock                      ; No element named SRE_masterClock was found in the netlist                ;
; Clock Settings ; Clock Master Clock ;      ; SRE_selectedClock                    ; No element named SRE_selectedClock was found in the netlist              ;
; Clock Settings ; Clock Master Clock ;      ; clocks_engine:CLKE|SRE_selectedClock ; Node named clocks_engine:CLKE|SRE_selectedClock removed during synthesis ;
+----------------+--------------------+------+--------------------------------------+--------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 4.1 Build 181 06/29/2004 SJ Full Version
    Info: Processing started: Sun Oct 31 21:42:45 2010
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off SoundCache824 -c SoundCache824
Info: Started post-fitting delay annotation
Info: Inserting extra timing delay for MultiVolt I/O interface
Info: Inserting extra timing delay for MultiVolt I/O interface
Info: Delay annotation completed successfully
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock clocks_engine:CLKE|SRE_masterClockGate as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -800 ps for clock LB_CLK between source register reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0] and destination register reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]
    Info: Fmax is 48.08 MHz (period= 20.8 ns)
    Info: + Largest register to register requirement is 18.000 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock LB_CLK is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock LB_CLK is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock LB_CLK to destination register is 6.000 ns
                Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_28; Fanout = 206; CLK Node = 'LB_CLK'
                Info: 2: + IC(2.900 ns) + CELL(0.000 ns) = 6.000 ns; Loc. = LC2_A8; Fanout = 3; REG Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]'
                Info: Total cell delay = 3.100 ns ( 51.67 % )
                Info: Total interconnect delay = 2.900 ns ( 48.33 % )
            Info: - Longest clock path from clock LB_CLK to source register is 6.000 ns
                Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_28; Fanout = 206; CLK Node = 'LB_CLK'
                Info: 2: + IC(2.900 ns) + CELL(0.000 ns) = 6.000 ns; Loc. = LC1_A10; Fanout = 3; REG Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]'
                Info: Total cell delay = 3.100 ns ( 51.67 % )
                Info: Total interconnect delay = 2.900 ns ( 48.33 % )
        Info: - Micro clock to output delay of source is 0.400 ns
        Info: - Micro setup delay of destination is 1.600 ns
    Info: - Longest register to register delay is 18.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = LC1_A10; Fanout = 3; REG Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[0]'
        Info: 2: + IC(1.900 ns) + CELL(1.900 ns) = 4.300 ns; Loc. = LC2_A6; Fanout = 1; COMB Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~1'
        Info: 3: + IC(0.000 ns) + CELL(0.400 ns) = 4.700 ns; Loc. = LC3_A6; Fanout = 1; COMB Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~2'
        Info: 4: + IC(0.000 ns) + CELL(0.400 ns) = 5.100 ns; Loc. = LC4_A6; Fanout = 1; COMB Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~3'
        Info: 5: + IC(0.000 ns) + CELL(0.400 ns) = 5.500 ns; Loc. = LC5_A6; Fanout = 1; COMB Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~4'
        Info: 6: + IC(0.000 ns) + CELL(0.400 ns) = 5.900 ns; Loc. = LC6_A6; Fanout = 1; COMB Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~5'
        Info: 7: + IC(0.000 ns) + CELL(0.400 ns) = 6.300 ns; Loc. = LC7_A6; Fanout = 1; COMB Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~6'
        Info: 8: + IC(0.000 ns) + CELL(0.400 ns) = 6.700 ns; Loc. = LC8_A6; Fanout = 1; COMB Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~7'
        Info: 9: + IC(0.000 ns) + CELL(0.400 ns) = 7.100 ns; Loc. = LC9_A6; Fanout = 1; COMB Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~8'
        Info: 10: + IC(0.000 ns) + CELL(3.000 ns) = 10.100 ns; Loc. = LC10_A6; Fanout = 9; COMB Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|LessThan~9'
        Info: 11: + IC(2.300 ns) + CELL(3.400 ns) = 15.800 ns; Loc. = LC8_A8; Fanout = 1; COMB Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register~1180'
        Info: 12: + IC(0.300 ns) + CELL(2.700 ns) = 18.800 ns; Loc. = LC2_A8; Fanout = 3; REG Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|BWT_register[7]'
        Info: Total cell delay = 14.300 ns ( 76.06 % )
        Info: Total interconnect delay = 4.500 ns ( 23.94 % )
Warning: Can't achieve timing requirement Clock Setup: 'LB_CLK' along 12 path(s). See Report window for details.
Info: No valid register-to-register paths exist for clock CLOCK_18MHz
Info: No valid register-to-register paths exist for clock CLOCK_16MHz
Info: No valid register-to-register paths exist for clock CLOCK_DAUGHTER_CARD
Info: No valid register-to-register paths exist for clock CLOCK_SYNC_IN
Info: Slack time is 34.3 ns for clock clocks_engine:CLKE|SRE_masterClock between source register clocks_engine:CLKE|CG_generator_bick[0] and destination register clocks_engine:CLKE|CG_generator_bick[0]
    Info: Fmax is restricted to 125.0 MHz due to tcl and tch limits
    Info: + Largest register to register requirement is 38.000 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock clocks_engine:CLKE|SRE_masterClock is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock clocks_engine:CLKE|SRE_masterClock is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock clocks_engine:CLKE|SRE_masterClock to destination register is 3.900 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_D16; Fanout = 3; CLK Node = 'clocks_engine:CLKE|SRE_masterClock'
                Info: 2: + IC(3.900 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC3_C22; Fanout = 2; REG Node = 'clocks_engine:CLKE|CG_generator_bick[0]'
                Info: Total interconnect delay = 3.900 ns ( 100.00 % )
            Info: - Longest clock path from clock clocks_engine:CLKE|SRE_masterClock to source register is 3.900 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_D16; Fanout = 3; CLK Node = 'clocks_engine:CLKE|SRE_masterClock'
                Info: 2: + IC(3.900 ns) + CELL(0.000 ns) = 3.900 ns; Loc. = LC3_C22; Fanout = 2; REG Node = 'clocks_engine:CLKE|CG_generator_bick[0]'
                Info: Total interconnect delay = 3.900 ns ( 100.00 % )
        Info: - Micro clock to output delay of source is 0.400 ns
        Info: - Micro setup delay of destination is 1.600 ns
    Info: - Longest register to register delay is 3.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = LC3_C22; Fanout = 2; REG Node = 'clocks_engine:CLKE|CG_generator_bick[0]'
        Info: 2: + IC(0.300 ns) + CELL(2.900 ns) = 3.700 ns; Loc. = LC3_C22; Fanout = 2; REG Node = 'clocks_engine:CLKE|CG_generator_bick[0]'
        Info: Total cell delay = 3.400 ns ( 91.89 % )
        Info: Total interconnect delay = 0.300 ns ( 8.11 % )
Info: Slack time is 66.9 ns for clock clocks_engine:CLKE|CG_generator_bick[1] between source register CONVERTERs_engine:CE|nBick24_2halfs and destination register CONVERTERs_engine:CE|master_ch78_in[14]
    Info: Fmax is 38.17 MHz (period= 26.2 ns)
    Info: + Largest register to register requirement is 78.000 ns
        Info: + Setup relationship between source and destination is 80.000 ns
            Info: + Latch edge is 160.000 ns
                Info: Clock period of Destination clock clocks_engine:CLKE|CG_generator_bick[1] is 160.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 80.000 ns
                Info: Clock period of Source clock clocks_engine:CLKE|CG_generator_bick[1] is 160.000 ns with , Inverted offset of 80.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock clocks_engine:CLKE|CG_generator_bick[1] to destination register is 4.400 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C22; Fanout = 303; CLK Node = 'clocks_engine:CLKE|CG_generator_bick[1]'
                Info: 2: + IC(4.400 ns) + CELL(0.000 ns) = 4.400 ns; Loc. = LC4_F2; Fanout = 3; REG Node = 'CONVERTERs_engine:CE|master_ch78_in[14]'
                Info: Total interconnect delay = 4.400 ns ( 100.00 % )
            Info: - Longest clock path from clock clocks_engine:CLKE|CG_generator_bick[1] to source register is 4.400 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C22; Fanout = 303; CLK Node = 'clocks_engine:CLKE|CG_generator_bick[1]'
                Info: 2: + IC(4.400 ns) + CELL(0.000 ns) = 4.400 ns; Loc. = LC3_D22; Fanout = 98; REG Node = 'CONVERTERs_engine:CE|nBick24_2halfs'
                Info: Total interconnect delay = 4.400 ns ( 100.00 % )
        Info: - Micro clock to output delay of source is 0.400 ns
        Info: - Micro setup delay of destination is 1.600 ns
    Info: - Longest register to register delay is 11.100 ns
        Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = LC3_D22; Fanout = 98; REG Node = 'CONVERTERs_engine:CE|nBick24_2halfs'
        Info: 2: + IC(7.600 ns) + CELL(3.000 ns) = 11.100 ns; Loc. = LC4_F2; Fanout = 3; REG Node = 'CONVERTERs_engine:CE|master_ch78_in[14]'
        Info: Total cell delay = 3.500 ns ( 31.53 % )
        Info: Total interconnect delay = 7.600 ns ( 68.47 % )
Info: Slack time is 15.341 us for clock clocks_engine:CLKE|CG_generator_sampleRate[6] between source register reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1] and destination register reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10]
    Info: Fmax is 53.48 MHz (period= 18.7 ns)
    Info: + Largest register to register requirement is 15358.000 ns
        Info: + Setup relationship between source and destination is 15360.000 ns
            Info: + Latch edge is 23040.000 ns
                Info: Clock period of Destination clock clocks_engine:CLKE|CG_generator_sampleRate[6] is 15360.000 ns with , Inverted offset of 7680.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7680.000 ns
                Info: Clock period of Source clock clocks_engine:CLKE|CG_generator_sampleRate[6] is 15360.000 ns with , Inverted offset of 7680.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock clocks_engine:CLKE|CG_generator_sampleRate[6] to destination register is 6.200 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D22; Fanout = 33; CLK Node = 'clocks_engine:CLKE|CG_generator_sampleRate[6]'
                Info: 2: + IC(6.200 ns) + CELL(0.000 ns) = 6.200 ns; Loc. = LC3_D7; Fanout = 2; REG Node = 'reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10]'
                Info: Total interconnect delay = 6.200 ns ( 100.00 % )
            Info: - Longest clock path from clock clocks_engine:CLKE|CG_generator_sampleRate[6] to source register is 6.200 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_D22; Fanout = 33; CLK Node = 'clocks_engine:CLKE|CG_generator_sampleRate[6]'
                Info: 2: + IC(6.200 ns) + CELL(0.000 ns) = 6.200 ns; Loc. = LC3_D5; Fanout = 3; REG Node = 'reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]'
                Info: Total interconnect delay = 6.200 ns ( 100.00 % )
        Info: - Micro clock to output delay of source is 0.400 ns
        Info: - Micro setup delay of destination is 1.600 ns
    Info: - Longest register to register delay is 16.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = LC3_D5; Fanout = 3; REG Node = 'reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[1]'
        Info: 2: + IC(2.300 ns) + CELL(3.400 ns) = 6.200 ns; Loc. = LC6_D7; Fanout = 1; COMB Node = 'reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~225'
        Info: 3: + IC(0.300 ns) + CELL(3.000 ns) = 9.500 ns; Loc. = LC8_D6; Fanout = 2; COMB Node = 'reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~227'
        Info: 4: + IC(0.300 ns) + CELL(3.400 ns) = 13.200 ns; Loc. = LC10_D6; Fanout = 12; COMB Node = 'reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~230'
        Info: 5: + IC(2.000 ns) + CELL(1.500 ns) = 16.700 ns; Loc. = LC3_D7; Fanout = 2; REG Node = 'reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|registered_out[10]'
        Info: Total cell delay = 11.800 ns ( 70.66 % )
        Info: Total interconnect delay = 4.900 ns ( 29.34 % )
Info: tsu for register reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0] (data pin = LB_ADDRESS_16TO1[0], clock pin = LB_CLK) is 30.200 ns
    Info: + Longest pin to register delay is 34.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_54; Fanout = 1; PIN Node = 'LB_ADDRESS_16TO1[0]'
        Info: 2: + IC(0.000 ns) + CELL(4.000 ns) = 4.000 ns; Loc. = IOC_54; Fanout = 88; COMB Node = 'LB_ADDRESS_16TO1[0]~15'
        Info: 3: + IC(10.000 ns) + CELL(3.000 ns) = 17.000 ns; Loc. = LC8_D2; Fanout = 16; COMB Node = 'lineDecoder_3to8:LD|nOutputEnable_write[2]~46'
        Info: 4: + IC(2.500 ns) + CELL(3.000 ns) = 22.500 ns; Loc. = LC4_D4; Fanout = 4; COMB Node = 'reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|lpm_counter:IDC_downCounter_rtl_0|alt_synch_counter_f:wysi_counter|alt_asynch_counter_f:asynch_counter|latch_signal[4]~15'
        Info: 5: + IC(2.100 ns) + CELL(3.000 ns) = 27.600 ns; Loc. = LC7_D6; Fanout = 1; COMB Node = 'reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~226'
        Info: 6: + IC(0.300 ns) + CELL(3.400 ns) = 31.300 ns; Loc. = LC8_D6; Fanout = 2; COMB Node = 'reg_SC_INTERRUPT_DOWNCOUNTER:SC_INTERRUPT_DOWNCOUNTER|reduce_nor~227'
        Info: 7: + IC(0.300 ns) + CELL(3.000 ns) = 34.600 ns; Loc. = LC1_D6; Fanout = 1; REG Node = 'reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]'
        Info: Total cell delay = 19.400 ns ( 56.07 % )
        Info: Total interconnect delay = 15.200 ns ( 43.93 % )
    Info: + Micro setup delay of destination is 1.600 ns
    Info: - Shortest clock path from clock LB_CLK to destination register is 6.000 ns
        Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_28; Fanout = 206; CLK Node = 'LB_CLK'
        Info: 2: + IC(2.900 ns) + CELL(0.000 ns) = 6.000 ns; Loc. = LC1_D6; Fanout = 1; REG Node = 'reg_SC_INTERRUPT:SC_INTERRUPT|interrupts[0]'
        Info: Total cell delay = 3.100 ns ( 51.67 % )
        Info: Total interconnect delay = 2.900 ns ( 48.33 % )
Info: tco from clock LB_CLK to destination pin LB_DATA[13] through register reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50 is 40.000 ns
    Info: + Longest clock path from clock LB_CLK to source register is 6.000 ns
        Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_28; Fanout = 206; CLK Node = 'LB_CLK'
        Info: 2: + IC(2.900 ns) + CELL(0.000 ns) = 6.000 ns; Loc. = LC9_C15; Fanout = 52; REG Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50'
        Info: Total cell delay = 3.100 ns ( 51.67 % )
        Info: Total interconnect delay = 2.900 ns ( 48.33 % )
    Info: + Micro clock to output delay of source is 0.400 ns
    Info: + Longest register to pin delay is 33.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = LC9_C15; Fanout = 52; REG Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|TE_currentState~50'
        Info: 2: + IC(5.400 ns) + CELL(3.400 ns) = 9.300 ns; Loc. = LC9_E11; Fanout = 24; COMB Node = 'CONVERTERs_engine:CE|lineDecoder_3to8b:LD_CH|nOUTPUT_ENABLE[3]~825'
        Info: 3: + IC(5.300 ns) + CELL(3.000 ns) = 17.600 ns; Loc. = LC5_F1; Fanout = 1; COMB Node = 'LB_DATA[13]~4060'
        Info: 4: + IC(2.900 ns) + CELL(3.000 ns) = 23.500 ns; Loc. = LC6_F20; Fanout = 1; COMB Node = 'LB_DATA[13]~3741'
        Info: 5: + IC(5.000 ns) + CELL(5.100 ns) = 33.600 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'LB_DATA[13]'
        Info: Total cell delay = 15.000 ns ( 44.64 % )
        Info: Total interconnect delay = 18.600 ns ( 55.36 % )
Info: Slack time is -15.3 ns between source pin nLB_RD and destination pin nBANK_CE
    Info: + Longest pin to pin requirement is 18.000 ns
    Info: - Longest pin to pin delay is 33.300 ns
        Info: 1: + IC(0.000 ns) + CELL(4.000 ns) = 4.000 ns; Loc. = PIN_68; Fanout = 77; PIN Node = 'nLB_RD'
        Info: 2: + IC(5.800 ns) + CELL(3.400 ns) = 13.200 ns; Loc. = LC6_F1; Fanout = 9; COMB Node = 'nMemory_readEnable'
        Info: 3: + IC(5.400 ns) + CELL(1.900 ns) = 20.500 ns; Loc. = LC6_A15; Fanout = 1; COMB Node = 'nMemory_readEnable~2'
        Info: 4: + IC(0.000 ns) + CELL(1.700 ns) = 22.200 ns; Loc. = LC7_A15; Fanout = 2; COMB Node = 'nBank_OE_s~68'
        Info: 5: + IC(0.300 ns) + CELL(1.900 ns) = 24.400 ns; Loc. = LC4_A15; Fanout = 1; COMB Node = 'nBank_OE_s~69'
        Info: 6: + IC(0.000 ns) + CELL(1.700 ns) = 26.100 ns; Loc. = LC5_A15; Fanout = 1; COMB Node = 'nBANK_CE~55'
        Info: 7: + IC(2.100 ns) + CELL(5.100 ns) = 33.300 ns; Loc. = PIN_156; Fanout = 0; PIN Node = 'nBANK_CE'
        Info: Total cell delay = 19.700 ns ( 59.16 % )
        Info: Total interconnect delay = 13.600 ns ( 40.84 % )
Warning: Can't achieve timing requirement tpd along 4 path(s). See Report window for details.
Info: th for register CONVERTERs_engine:CE|slave_ch12_out[12] (data pin = LB_DATA[12], clock pin = LB_CLK) is -0.700 ns
    Info: + Longest clock path from clock LB_CLK to destination register is 6.000 ns
        Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_28; Fanout = 206; CLK Node = 'LB_CLK'
        Info: 2: + IC(2.900 ns) + CELL(0.000 ns) = 6.000 ns; Loc. = LC1_C3; Fanout = 2; REG Node = 'CONVERTERs_engine:CE|slave_ch12_out[12]'
        Info: Total cell delay = 3.100 ns ( 51.67 % )
        Info: Total interconnect delay = 2.900 ns ( 48.33 % )
    Info: + Micro hold delay of destination is 2.300 ns
    Info: - Shortest pin to register delay is 9.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_21; Fanout = 1; PIN Node = 'LB_DATA[12]'
        Info: 2: + IC(0.000 ns) + CELL(4.000 ns) = 4.000 ns; Loc. = IOC_21; Fanout = 7; COMB Node = 'LB_DATA[12]~11'
        Info: 3: + IC(2.300 ns) + CELL(2.700 ns) = 9.000 ns; Loc. = LC1_C3; Fanout = 2; REG Node = 'CONVERTERs_engine:CE|slave_ch12_out[12]'
        Info: Total cell delay = 6.700 ns ( 74.44 % )
        Info: Total interconnect delay = 2.300 ns ( 25.56 % )
Info: Minimum tco from clock LB_CLK to destination pin LB_ADDRESS_16TO1[11] through register reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[10] is 16.100 ns
    Info: + Shortest clock path from clock LB_CLK to source register is 6.000 ns
        Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_28; Fanout = 206; CLK Node = 'LB_CLK'
        Info: 2: + IC(2.900 ns) + CELL(0.000 ns) = 6.000 ns; Loc. = LC7_C12; Fanout = 3; REG Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[10]'
        Info: Total cell delay = 3.100 ns ( 51.67 % )
        Info: Total interconnect delay = 2.900 ns ( 48.33 % )
    Info: + Micro clock to output delay of source is 0.400 ns
    Info: + Shortest register to pin delay is 9.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = LC7_C12; Fanout = 3; REG Node = 'reg_SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE:SC_SAMPLE_COUNTER_and_TRANSFER_ENGINE|SCR_counter_status[10]'
        Info: 2: + IC(4.100 ns) + CELL(5.100 ns) = 9.700 ns; Loc. = PIN_192; Fanout = 0; PIN Node = 'LB_ADDRESS_16TO1[11]'
        Info: Total cell delay = 5.600 ns ( 57.73 % )
        Info: Total interconnect delay = 4.100 ns ( 42.27 % )
Info: Shortest tpd from source pin LB_DATA[23] to destination pin LB_DATA_UPPER[3] is 11.300 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_37; Fanout = 1; PIN Node = 'LB_DATA[23]'
    Info: 2: + IC(0.000 ns) + CELL(4.000 ns) = 4.000 ns; Loc. = IOC_37; Fanout = 12; COMB Node = 'LB_DATA[23]~0'
    Info: 3: + IC(2.200 ns) + CELL(5.100 ns) = 11.300 ns; Loc. = PIN_42; Fanout = 0; PIN Node = 'LB_DATA_UPPER[3]'
    Info: Total cell delay = 9.100 ns ( 80.53 % )
    Info: Total interconnect delay = 2.200 ns ( 19.47 % )
Critical Warning: Timing requirements were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Processing ended: Sun Oct 31 21:42:46 2010
    Info: Elapsed time: 00:00:00


