<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>Overview of the debug infrastructure &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.f5831.css rel=stylesheet></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/blog class=nav-link>Blog</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>Overview of the debug infrastructure</h1><p>For this release we have set the goal to create the basic debug
infrastructure for lowRISC. Before going into the details, we want to
give you an overview about where we are heading with the debug
infrastructure. Essentially, there are two methods to debug a
processor:</p><ul><li><p>With <em>run-control debugging</em> the developer controls the processor
core by setting breakpoints and stepping through instructions. This
is what most people understand as debugging and <code>gdb</code> is probably
the dominant tool for it.</p></li><li><p><em>Trace debugging</em> differs from that by sampling the processor
execution (program counter etc.) and generating a &ldquo;trace&rdquo; of the
program execution. Most importantly this happens non-intrusively,
meaning there is no impact on the program execution. Especially for
multicore system-on-chip, it enables debugging of concurrency
issues or performance bottlenecks. Finally, other hardware
elements like a DMA or memory controller can be easily extended to
generate traces.</p></li></ul><p>While we have support for run-control debugging in the roadmap, we
currently focus on trace debugging. So for our first release we have
defined the following functionalities we want to support:</p><ul><li><p>Generate a function trace (enter and leave functions) for the
program</p></li><li><p>Allow minimally intrusive software instrumentation with trace
events</p></li><li><p>Memory access and initialization</p></li><li><p>Reset the system and cores remotely</p></li><li><p>Serial communication (console) via the debug system</p></li></ul><p>In the picture below you can find an updated overview of the lowRISC
system architecture. If you compare it to the
<a href=https://www.lowrisc.org/docs/untether-v0.2/overview/>previous SoC overview</a> you
can see that the major change and main topic of this tutorial is the
new debug infrastructure.</p><p><a name=figure-overview></a><img src=../figures/lowRISC_soc.png alt=Drawing style="width:600px;padding:20px 0"></p><p>You can find the functionalities covered by modules throughout the
system. For best scalability and modularity we decided to connect the
debug modules with a separate network. Currently we use one debug ring
as a compromise between throughput and resource utilization. The
following figure focuses on the debug system.</p><p><a name=figure-debugsystem></a><img src=../figures/debug_system.png alt=Drawing style="width:600px;padding:20px 0"></p><p>The figure also shows the connection to the host PC that communicates
with the debug modules with <em>debug packets</em>. The actual data transport
between the host and the debug system is abstracted by using the
<em>Generic Logic Interface Project (glip)</em> which provides a simple
bi-directional FIFO interface and different physical interfaces like
UART, USB and JTAG.</p><p>Work on the the debug infrastructure has been produced as part of the
<a href=http://www.opensocdebug.org>Open SoC Debug</a> project, where you can
also find a
<a href=http://opensocdebug.org/docs/overview/>broader introduction</a>. The
debug infrastructure presented in this tutorial is just the first
step. Before we jump into the details and get some hands-on
experience, we want to briefly outline where the debug subsystem is
headed:</p><ul><li><p>Once a <em>run-control interface</em> is available for the Rocket core we
will include it as a debug module.</p></li><li><p>Full system traces quickly blow up to multiple gigabyte per
second. <em>(Cross-)Triggers and filters</em> help reducing the trace size
and focus on the problem.</p></li><li><p><em>On-chip trace processing</em> with a (dedicated) minion core can be
used to aggregate and process basic trace information to high level
information (knowledge).</p></li><li><p><em>Trace buffering and output</em> on a separate high speed port or to
DRAM broadens the use cases of the debug system.</p></li></ul><p>Please <a href=https://www.lowrisc.org/community/>get in touch with us</a> if you have ideas
and opinions about future directions we should take. Now
it&rsquo;s time to learn more about the debug system or jump into using it:</p><ul><li><p>More details</p><ul><li><a href=https://www.lowrisc.org/docs/debug-v0.3/interface/>Debug interface</a></li><li><a href=https://www.lowrisc.org/docs/debug-v0.3/debugmodules/>Debug modules</a></li><li><a href=https://www.lowrisc.org/docs/debug-v0.3/softwaremethodology/>Debug software and methodology</a></li></ul></li><li><p><a href=https://www.lowrisc.org/docs/debug-v0.3/environment/>Prepare the environment and get started</a></p></li></ul></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.f5831.js></script></body></html>