============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 13 2025  06:46:36 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (34180 ps) Setup Check with Pin ram_0_char_num_reg[3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -170                  
       Uncertainty:-    5000                  
     Required Time:=   55170                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     962                  
             Slack:=   34180                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                -       S0->Y F     CLKMX2X2       7 19.7    62    66   20132    (-,-) 
  drc_bufs20336/Y         -       A->Y  R     INVX3          8 22.1    52    34   20166    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 18.2    54    48   20214    (-,-) 
  g19115/Y                -       A->Y  R     OR2X1          4 10.7    61    50   20264    (-,-) 
  g19025/Y                -       B->Y  R     OR2X1          3  9.6    55    45   20309    (-,-) 
  drc_bufs22156/Y         -       A->Y  F     CLKINVX2       1  5.3    25    21   20330    (-,-) 
  drc_bufs22155/Y         -       A->Y  R     CLKINVX3       2  6.7    18    14   20344    (-,-) 
  g18925/Y                -       B->Y  F     NOR2BX1        1  4.3    28    20   20364    (-,-) 
  g18898/Y                -       B0->Y R     AOI21X1        1  4.2    53    37   20401    (-,-) 
  g18749__6161/Y          -       B->Y  R     AND2X1         1  4.4    27    36   20438    (-,-) 
  g18635__6161/Y          -       B->Y  F     NAND2X1        1  4.2    47    34   20471    (-,-) 
  g18549__7410/Y          -       C->Y  F     OR4X1          1  4.1    30    60   20531    (-,-) 
  g18526__5526/Y          -       D->Y  F     OR4X1          1  4.2    30    52   20583    (-,-) 
  g18487__5526/Y          -       A->Y  F     OR2X1          1  4.5    27    36   20620    (-,-) 
  ram_0_g88__6417/Y       -       A->Y  F     TBUFX2         5 21.5    61    52   20672    (-,-) 
  g18420/Y                -       A->Y  R     INVX1          3  8.7    60    42   20714    (-,-) 
  drc_bufs21385/Y         -       A->Y  F     INVX1          1  4.4    35    29   20743    (-,-) 
  drc_bufs21384/Y         -       A->Y  R     INVX1          2  9.1    57    38   20781    (-,-) 
  g18364__1705/Y          -       A->Y  R     AND2X1         2  6.3    38    42   20823    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.5    39    46   20870    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.7    65    72   20941    (-,-) 
  g17814__9945/Y          -       A1->Y R     AO22X1         1  4.3    27    49   20990    (-,-) 
  ram_0_char_num_reg[3]/D -       -     R     DFFHQX1        1    -     -     0   20990    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (34180 ps) Setup Check with Pin ram_0_char_num_reg[2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -170                  
       Uncertainty:-    5000                  
     Required Time:=   55170                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     962                  
             Slack:=   34180                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                -       S0->Y F     CLKMX2X2       7 19.7    62    66   20132    (-,-) 
  drc_bufs20336/Y         -       A->Y  R     INVX3          8 22.1    52    34   20166    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 18.2    54    48   20214    (-,-) 
  g19115/Y                -       A->Y  R     OR2X1          4 10.7    61    50   20264    (-,-) 
  g19025/Y                -       B->Y  R     OR2X1          3  9.6    55    45   20309    (-,-) 
  drc_bufs22156/Y         -       A->Y  F     CLKINVX2       1  5.3    25    21   20330    (-,-) 
  drc_bufs22155/Y         -       A->Y  R     CLKINVX3       2  6.7    18    14   20344    (-,-) 
  g18925/Y                -       B->Y  F     NOR2BX1        1  4.3    28    20   20364    (-,-) 
  g18898/Y                -       B0->Y R     AOI21X1        1  4.2    53    37   20401    (-,-) 
  g18749__6161/Y          -       B->Y  R     AND2X1         1  4.4    27    36   20438    (-,-) 
  g18635__6161/Y          -       B->Y  F     NAND2X1        1  4.2    47    34   20471    (-,-) 
  g18549__7410/Y          -       C->Y  F     OR4X1          1  4.1    30    60   20531    (-,-) 
  g18526__5526/Y          -       D->Y  F     OR4X1          1  4.2    30    52   20583    (-,-) 
  g18487__5526/Y          -       A->Y  F     OR2X1          1  4.5    27    36   20620    (-,-) 
  ram_0_g88__6417/Y       -       A->Y  F     TBUFX2         5 21.5    61    52   20672    (-,-) 
  g18420/Y                -       A->Y  R     INVX1          3  8.7    60    42   20714    (-,-) 
  drc_bufs21385/Y         -       A->Y  F     INVX1          1  4.4    35    29   20743    (-,-) 
  drc_bufs21384/Y         -       A->Y  R     INVX1          2  9.1    57    38   20781    (-,-) 
  g18364__1705/Y          -       A->Y  R     AND2X1         2  6.3    38    42   20823    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.5    39    46   20870    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.7    65    72   20941    (-,-) 
  g17812__6161/Y          -       A1->Y R     AO22X1         1  4.3    27    49   20990    (-,-) 
  ram_0_char_num_reg[2]/D -       -     R     DFFHQX1        1    -     -     0   20990    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (34180 ps) Setup Check with Pin ram_0_char_num_reg[1]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -170                  
       Uncertainty:-    5000                  
     Required Time:=   55170                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     962                  
             Slack:=   34180                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                -       S0->Y F     CLKMX2X2       7 19.7    62    66   20132    (-,-) 
  drc_bufs20336/Y         -       A->Y  R     INVX3          8 22.1    52    34   20166    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 18.2    54    48   20214    (-,-) 
  g19115/Y                -       A->Y  R     OR2X1          4 10.7    61    50   20264    (-,-) 
  g19025/Y                -       B->Y  R     OR2X1          3  9.6    55    45   20309    (-,-) 
  drc_bufs22156/Y         -       A->Y  F     CLKINVX2       1  5.3    25    21   20330    (-,-) 
  drc_bufs22155/Y         -       A->Y  R     CLKINVX3       2  6.7    18    14   20344    (-,-) 
  g18925/Y                -       B->Y  F     NOR2BX1        1  4.3    28    20   20364    (-,-) 
  g18898/Y                -       B0->Y R     AOI21X1        1  4.2    53    37   20401    (-,-) 
  g18749__6161/Y          -       B->Y  R     AND2X1         1  4.4    27    36   20438    (-,-) 
  g18635__6161/Y          -       B->Y  F     NAND2X1        1  4.2    47    34   20471    (-,-) 
  g18549__7410/Y          -       C->Y  F     OR4X1          1  4.1    30    60   20531    (-,-) 
  g18526__5526/Y          -       D->Y  F     OR4X1          1  4.2    30    52   20583    (-,-) 
  g18487__5526/Y          -       A->Y  F     OR2X1          1  4.5    27    36   20620    (-,-) 
  ram_0_g88__6417/Y       -       A->Y  F     TBUFX2         5 21.5    61    52   20672    (-,-) 
  g18420/Y                -       A->Y  R     INVX1          3  8.7    60    42   20714    (-,-) 
  drc_bufs21385/Y         -       A->Y  F     INVX1          1  4.4    35    29   20743    (-,-) 
  drc_bufs21384/Y         -       A->Y  R     INVX1          2  9.1    57    38   20781    (-,-) 
  g18364__1705/Y          -       A->Y  R     AND2X1         2  6.3    38    42   20823    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.5    39    46   20870    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.7    65    72   20941    (-,-) 
  g17813__9315/Y          -       A1->Y R     AO22X1         1  4.3    27    49   20990    (-,-) 
  ram_0_char_num_reg[1]/D -       -     R     DFFHQX1        1    -     -     0   20990    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (34180 ps) Setup Check with Pin ram_0_char_num_reg[0]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[0]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -170                  
       Uncertainty:-    5000                  
     Required Time:=   55170                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     962                  
             Slack:=   34180                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                -       S0->Y F     CLKMX2X2       7 19.7    62    66   20132    (-,-) 
  drc_bufs20336/Y         -       A->Y  R     INVX3          8 22.1    52    34   20166    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 18.2    54    48   20214    (-,-) 
  g19115/Y                -       A->Y  R     OR2X1          4 10.7    61    50   20264    (-,-) 
  g19025/Y                -       B->Y  R     OR2X1          3  9.6    55    45   20309    (-,-) 
  drc_bufs22156/Y         -       A->Y  F     CLKINVX2       1  5.3    25    21   20330    (-,-) 
  drc_bufs22155/Y         -       A->Y  R     CLKINVX3       2  6.7    18    14   20344    (-,-) 
  g18925/Y                -       B->Y  F     NOR2BX1        1  4.3    28    20   20364    (-,-) 
  g18898/Y                -       B0->Y R     AOI21X1        1  4.2    53    37   20401    (-,-) 
  g18749__6161/Y          -       B->Y  R     AND2X1         1  4.4    27    36   20438    (-,-) 
  g18635__6161/Y          -       B->Y  F     NAND2X1        1  4.2    47    34   20471    (-,-) 
  g18549__7410/Y          -       C->Y  F     OR4X1          1  4.1    30    60   20531    (-,-) 
  g18526__5526/Y          -       D->Y  F     OR4X1          1  4.2    30    52   20583    (-,-) 
  g18487__5526/Y          -       A->Y  F     OR2X1          1  4.5    27    36   20620    (-,-) 
  ram_0_g88__6417/Y       -       A->Y  F     TBUFX2         5 21.5    61    52   20672    (-,-) 
  g18420/Y                -       A->Y  R     INVX1          3  8.7    60    42   20714    (-,-) 
  drc_bufs21385/Y         -       A->Y  F     INVX1          1  4.4    35    29   20743    (-,-) 
  drc_bufs21384/Y         -       A->Y  R     INVX1          2  9.1    57    38   20781    (-,-) 
  g18364__1705/Y          -       A->Y  R     AND2X1         2  6.3    38    42   20823    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.5    39    46   20870    (-,-) 
  g18114__8428/Y          -       D->Y  R     AND4X1         4 10.7    65    72   20941    (-,-) 
  g17811__4733/Y          -       A1->Y R     AO22X1         1  4.3    27    49   20990    (-,-) 
  ram_0_char_num_reg[0]/D -       -     R     DFFHQX1        1    -     -     0   20990    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (34239 ps) Setup Check with Pin ram_0_src_ram_sel_reg/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_src_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -174                  
       Uncertainty:-    5000                  
     Required Time:=   55174                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     908                  
             Slack:=   34239                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                -       S0->Y F     CLKMX2X2       7 19.7    62    66   20132    (-,-) 
  drc_bufs20336/Y         -       A->Y  R     INVX3          8 22.1    52    34   20166    (-,-) 
  g19127/Y                -       B->Y  R     OR2X2          6 18.2    54    48   20214    (-,-) 
  g19115/Y                -       A->Y  R     OR2X1          4 10.7    61    50   20264    (-,-) 
  g19025/Y                -       B->Y  R     OR2X1          3  9.6    55    45   20309    (-,-) 
  drc_bufs22156/Y         -       A->Y  F     CLKINVX2       1  5.3    25    21   20330    (-,-) 
  drc_bufs22155/Y         -       A->Y  R     CLKINVX3       2  6.7    18    14   20344    (-,-) 
  g18925/Y                -       B->Y  F     NOR2BX1        1  4.3    28    20   20364    (-,-) 
  g18898/Y                -       B0->Y R     AOI21X1        1  4.2    53    37   20401    (-,-) 
  g18749__6161/Y          -       B->Y  R     AND2X1         1  4.4    27    36   20438    (-,-) 
  g18635__6161/Y          -       B->Y  F     NAND2X1        1  4.2    47    34   20471    (-,-) 
  g18549__7410/Y          -       C->Y  F     OR4X1          1  4.1    30    60   20531    (-,-) 
  g18526__5526/Y          -       D->Y  F     OR4X1          1  4.2    30    52   20583    (-,-) 
  g18487__5526/Y          -       A->Y  F     OR2X1          1  4.5    27    36   20620    (-,-) 
  ram_0_g88__6417/Y       -       A->Y  F     TBUFX2         5 21.5    61    52   20672    (-,-) 
  g18420/Y                -       A->Y  R     INVX1          3  8.7    60    42   20714    (-,-) 
  drc_bufs21385/Y         -       A->Y  F     INVX1          1  4.4    35    29   20743    (-,-) 
  drc_bufs21384/Y         -       A->Y  R     INVX1          2  9.1    57    38   20781    (-,-) 
  g18364__1705/Y          -       A->Y  R     AND2X1         2  6.3    38    42   20823    (-,-) 
  g18281__4319/Y          -       B->Y  R     MX2X1          2  6.5    39    46   20870    (-,-) 
  g18269/Y                -       A->Y  F     INVX1          2  6.9    44    32   20901    (-,-) 
  g17797__8428/Y          -       C->Y  R     NOR3X2         1  4.3    47    34   20935    (-,-) 
  ram_0_src_ram_sel_reg/D -       -     R     DFFHQX1        1    -     -     0   20935    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (34254 ps) Setup Check with Pin ram_0_ram_sel_reg/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram_sel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -150                  
       Uncertainty:-    5000                  
     Required Time:=   55150                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     869                  
             Slack:=   34254                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y            (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y            -       S0->Y F     CLKMX2X2       7 19.7    62    66   20132    (-,-) 
  drc_bufs20336/Y     -       A->Y  R     INVX3          8 22.1    52    34   20166    (-,-) 
  g19127/Y            -       B->Y  R     OR2X2          6 18.2    54    48   20214    (-,-) 
  g19115/Y            -       A->Y  R     OR2X1          4 10.7    61    50   20264    (-,-) 
  g19025/Y            -       B->Y  R     OR2X1          3  9.6    55    45   20309    (-,-) 
  drc_bufs22156/Y     -       A->Y  F     CLKINVX2       1  5.3    25    21   20330    (-,-) 
  drc_bufs22155/Y     -       A->Y  R     CLKINVX3       2  6.7    18    14   20344    (-,-) 
  g18925/Y            -       B->Y  F     NOR2BX1        1  4.3    28    20   20364    (-,-) 
  g18898/Y            -       B0->Y R     AOI21X1        1  4.2    53    37   20401    (-,-) 
  g18749__6161/Y      -       B->Y  R     AND2X1         1  4.4    27    36   20438    (-,-) 
  g18635__6161/Y      -       B->Y  F     NAND2X1        1  4.2    47    34   20471    (-,-) 
  g18549__7410/Y      -       C->Y  F     OR4X1          1  4.1    30    60   20531    (-,-) 
  g18526__5526/Y      -       D->Y  F     OR4X1          1  4.2    30    52   20583    (-,-) 
  g18487__5526/Y      -       A->Y  F     OR2X1          1  4.5    27    36   20620    (-,-) 
  ram_0_g88__6417/Y   -       A->Y  F     TBUFX2         5 21.5    61    52   20672    (-,-) 
  g18420/Y            -       A->Y  R     INVX1          3  8.7    60    42   20714    (-,-) 
  drc_bufs21385/Y     -       A->Y  F     INVX1          1  4.4    35    29   20743    (-,-) 
  drc_bufs21384/Y     -       A->Y  R     INVX1          2  9.1    57    38   20781    (-,-) 
  g18364__1705/Y      -       A->Y  R     AND2X1         2  6.3    38    42   20823    (-,-) 
  g17894__5107/Y      -       B->Y  F     MXI2X2         1  4.3    15    41   20864    (-,-) 
  g17774__5122/Y      -       B->Y  R     NOR2X1         1  4.2    52    32   20896    (-,-) 
  ram_0_ram_sel_reg/D -       -     R     DFFX1          1    -     -     0   20896    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (34261 ps) Setup Check with Pin rom_0_chipsel_reg/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_0_chipsel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -172                  
       Uncertainty:-    5000                  
     Required Time:=   55172                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     883                  
             Slack:=   34261                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y            (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y            -       S0->Y F     CLKMX2X2       7 19.7    62    66   20132    (-,-) 
  drc_bufs20336/Y     -       A->Y  R     INVX3          8 22.1    52    34   20166    (-,-) 
  g19127/Y            -       B->Y  R     OR2X2          6 18.2    54    48   20214    (-,-) 
  g19101/Y            -       A->Y  R     OR2X1          4 10.7    61    50   20264    (-,-) 
  g19035/Y            -       B->Y  R     OR2X1          3  9.6    55    45   20309    (-,-) 
  drc_bufs22162/Y     -       A->Y  F     CLKINVX2       1  5.3    25    21   20330    (-,-) 
  drc_bufs22161/Y     -       A->Y  R     CLKINVX3       2  6.7    18    14   20344    (-,-) 
  g19015/Y            -       B->Y  F     NOR2BX1        1  4.3    28    20   20364    (-,-) 
  g18856__6131/Y      -       B0->Y R     AOI21X1        1  4.2    53    37   20401    (-,-) 
  g18726__1666/Y      -       B->Y  R     AND2X1         1  4.4    27    36   20438    (-,-) 
  g18624__1617/Y      -       A->Y  F     NAND2X1        1  4.2    47    34   20471    (-,-) 
  g18552__2398/Y      -       C->Y  F     OR4X1          1  4.1    30    60   20532    (-,-) 
  g18530__2802/Y      -       D->Y  F     OR4X1          1  4.2    30    52   20583    (-,-) 
  g18490__1617/Y      -       A->Y  F     OR2X1          1  4.5    27    36   20620    (-,-) 
  ram_0_g89__7410/Y   -       A->Y  F     TBUFX2         5 21.6    62    52   20672    (-,-) 
  g18421/Y            -       A->Y  R     INVX1          3  8.7    60    42   20714    (-,-) 
  drc_bufs20978/Y     -       A->Y  F     INVX1          1  4.4    35    29   20743    (-,-) 
  drc_bufs20976/Y     -       A->Y  R     INVX1          3  8.5    54    36   20780    (-,-) 
  g18214__5122/Y      -       B->Y  R     AND4X1         2  7.0    45    68   20847    (-,-) 
  g17841__5122/Y      -       C->Y  F     NAND3BX2       1  4.4    47    36   20883    (-,-) 
  g17798__5526/Y      -       B0->Y R     OAI2BB1X1      1  4.3    36    28   20911    (-,-) 
  rom_0_chipsel_reg/D -       -     R     DFFHQX1        1    -     -     0   20911    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (34262 ps) Setup Check with Pin rom_1_chipsel_reg/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) rom_1_chipsel_reg/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -172                  
       Uncertainty:-    5000                  
     Required Time:=   55172                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     882                  
             Slack:=   34262                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  poc_pad             -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y            (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y            -       S0->Y F     CLKMX2X2       7 19.7    62    66   20132    (-,-) 
  drc_bufs20336/Y     -       A->Y  R     INVX3          8 22.1    52    34   20166    (-,-) 
  g19127/Y            -       B->Y  R     OR2X2          6 18.2    54    48   20214    (-,-) 
  g19101/Y            -       A->Y  R     OR2X1          4 10.7    61    50   20264    (-,-) 
  g19035/Y            -       B->Y  R     OR2X1          3  9.6    55    45   20309    (-,-) 
  drc_bufs22162/Y     -       A->Y  F     CLKINVX2       1  5.3    25    21   20330    (-,-) 
  drc_bufs22161/Y     -       A->Y  R     CLKINVX3       2  6.7    18    14   20344    (-,-) 
  g19015/Y            -       B->Y  F     NOR2BX1        1  4.3    28    20   20364    (-,-) 
  g18856__6131/Y      -       B0->Y R     AOI21X1        1  4.2    53    37   20401    (-,-) 
  g18726__1666/Y      -       B->Y  R     AND2X1         1  4.4    27    36   20438    (-,-) 
  g18624__1617/Y      -       A->Y  F     NAND2X1        1  4.2    47    34   20471    (-,-) 
  g18552__2398/Y      -       C->Y  F     OR4X1          1  4.1    30    60   20532    (-,-) 
  g18530__2802/Y      -       D->Y  F     OR4X1          1  4.2    30    52   20583    (-,-) 
  g18490__1617/Y      -       A->Y  F     OR2X1          1  4.5    27    36   20620    (-,-) 
  ram_0_g89__7410/Y   -       A->Y  F     TBUFX2         5 21.6    62    52   20672    (-,-) 
  g18421/Y            -       A->Y  R     INVX1          3  8.7    60    42   20714    (-,-) 
  drc_bufs20978/Y     -       A->Y  F     INVX1          1  4.4    35    29   20743    (-,-) 
  drc_bufs20976/Y     -       A->Y  R     INVX1          3  8.5    54    36   20780    (-,-) 
  g18217__7098/Y      -       C->Y  R     AND4X1         2  7.0    45    66   20846    (-,-) 
  g17842__8246/Y      -       C->Y  F     NAND3BX2       1  4.4    47    36   20881    (-,-) 
  g17799__6783/Y      -       B0->Y R     OAI2BB1X1      1  4.3    36    28   20909    (-,-) 
  rom_1_chipsel_reg/D -       -     R     DFFHQX1        1    -     -     0   20909    (-,-) 
#--------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (34274 ps) Setup Check with Pin i4004_alu_board_tmp_reg[1]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) i4004_alu_board_tmp_reg[1]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -171                  
       Uncertainty:-    5000                  
     Required Time:=   55171                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     869                  
             Slack:=   34274                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  poc_pad                      -       -      R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                     (a)     A->Y   F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                     -       S0->Y  R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y              -       A->Y   F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                     -       B->Y   F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                     -       A->Y   F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19039/Y                     -       B->Y   F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22066/Y              -       A->Y   R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22065/Y              -       A->Y   F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18929/Y                     -       B->Y   R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18849__3680/Y               -       B0->Y  F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18731__5107/Y               -       B->Y   F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18625__2802/Y               -       B->Y   R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18563__2802/Y               -       C->Y   R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18527__6783/Y               -       D->Y   R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18489__3680/Y               -       B->Y   R     OR2X1          1  4.5    27    27   20567    (-,-) 
  ram_0_g90__7482/Y            -       A->Y   R     TBUFX2         3 17.2    50    47   20614    (-,-) 
  drc_bufs21331/Y              -       A->Y   F     INVX2          4 13.2    46    32   20646    (-,-) 
  drc_bufs21330/Y              -       A->Y   R     INVX1          3  8.5    56    39   20685    (-,-) 
  g18308__7410/Y               -       A1N->Y R     OAI2BB1X1      1  4.5    37    38   20722    (-,-) 
  i4004_tio_board_g3__7098/Y   -       A->Y   R     TBUFX2         3 19.2    56    51   20773    (-,-) 
  drc_bufs20612/Y              -       A->Y   F     INVX1          2  6.9    47    35   20808    (-,-) 
  drc_bufs20611/Y              -       A->Y   R     INVX2          4 10.7    38    27   20836    (-,-) 
  g17893__2398/Y               -       B->Y   F     MXI2X2         1  4.4    15    41   20877    (-,-) 
  g17773__1705/Y               -       B->Y   R     NAND2X1        1  4.3    32    20   20897    (-,-) 
  i4004_alu_board_tmp_reg[1]/D -       -      R     DFFHQX1        1    -     -     0   20897    (-,-) 
#------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (34287 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[13][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[13][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22790/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram1_ram_array_reg[13][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (34287 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[13][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[13][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram3_ram_array_reg[13][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (34287 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[15][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[15][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22790/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram0_ram_array_reg[15][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (34287 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[9][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[9][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22789/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram0_ram_array_reg[9][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (34287 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[11][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[11][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22790/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram2_ram_array_reg[11][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (34287 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[9][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[9][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22789/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram2_ram_array_reg[9][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (34287 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[19][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[19][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram1_ram_array_reg[19][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (34287 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[14][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[14][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22790/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram2_ram_array_reg[14][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (34287 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[10][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[10][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram0_ram_array_reg[10][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (34287 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[8][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[8][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22790/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram0_ram_array_reg[8][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (34287 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[16][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[16][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram1_ram_array_reg[16][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (34287 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[18][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[18][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram3_ram_array_reg[18][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (34287 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[14][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[14][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram3_ram_array_reg[14][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (34287 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[12][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[12][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22791/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram1_ram_array_reg[12][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (34287 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[9][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[9][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22790/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram3_ram_array_reg[9][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (34287 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[11][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[11][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22789/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram3_ram_array_reg[11][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (34287 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[11][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[11][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22790/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram1_ram_array_reg[11][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (34287 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22789/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram3_ram_array_reg[2][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (34287 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22789/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram1_ram_array_reg[0][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (34287 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22789/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram1_ram_array_reg[2][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (34287 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[6][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[6][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22789/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram3_ram_array_reg[6][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (34287 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[6][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[6][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22791/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram1_ram_array_reg[6][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (34287 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[18][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[18][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22790/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram2_ram_array_reg[18][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (34287 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[18][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[18][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     868                  
             Slack:=   34287                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17904/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20845    (-,-) 
  drc_buf_sp22789/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20895    (-,-) 
  ram_0_ram0_ram_array_reg[18][3]/D -       -     R     SDFFQX1        8    -     -     0   20895    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 34: MET (34292 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[12][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[12][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     862                  
             Slack:=   34292                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 21.6    50    33   20841    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 19.4    57    49   20890    (-,-) 
  ram_0_ram2_ram_array_reg[12][3]/D -       -     R     SDFFQX1        8    -     -     0   20890    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 35: MET (34292 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     862                  
             Slack:=   34292                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 21.6    50    33   20841    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 19.4    57    49   20890    (-,-) 
  ram_0_ram3_ram_array_reg[19][3]/D -       -     R     SDFFQX1        8    -     -     0   20890    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 36: MET (34292 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[10][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[10][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     862                  
             Slack:=   34292                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 21.6    50    33   20841    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 19.4    57    49   20890    (-,-) 
  ram_0_ram2_ram_array_reg[10][3]/D -       -     R     SDFFQX1        8    -     -     0   20890    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 37: MET (34292 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[14][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[14][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     862                  
             Slack:=   34292                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 21.6    50    33   20841    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 19.4    57    49   20890    (-,-) 
  ram_0_ram1_ram_array_reg[14][3]/D -       -     R     SDFFQX1        8    -     -     0   20890    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 38: MET (34292 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[9][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[9][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     862                  
             Slack:=   34292                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                         -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                   -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                         -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                  -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                  -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                         -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17905/Y                         -       A->Y  R     INVX3          9 21.6    50    33   20841    (-,-) 
  drc_buf_sp22895/Y                -       A->Y  R     BUFX2          8 19.4    57    49   20890    (-,-) 
  ram_0_ram1_ram_array_reg[9][3]/D -       -     R     SDFFQX1        8    -     -     0   20890    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 39: MET (34292 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[15][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[15][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     862                  
             Slack:=   34292                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 21.6    50    33   20841    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 19.4    57    49   20890    (-,-) 
  ram_0_ram3_ram_array_reg[15][3]/D -       -     R     SDFFQX1        8    -     -     0   20890    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 40: MET (34292 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[15][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[15][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     862                  
             Slack:=   34292                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 21.6    50    33   20841    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 19.4    57    49   20890    (-,-) 
  ram_0_ram1_ram_array_reg[15][3]/D -       -     R     SDFFQX1        8    -     -     0   20890    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 41: MET (34292 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[16][3]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[16][3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     862                  
             Slack:=   34292                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19115/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19025/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22156/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22155/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g18925/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18898/Y                          -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18749__6161/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18635__6161/Y                    -       B->Y  R     NAND2X1        1  4.2    31    22   20484    (-,-) 
  g18549__7410/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20514    (-,-) 
  g18526__5526/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20541    (-,-) 
  g18487__5526/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20570    (-,-) 
  ram_0_g88__6417/Y                 -       A->Y  R     TBUFX2         5 21.1    61    52   20622    (-,-) 
  g18420/Y                          -       A->Y  F     INVX1          3  8.7    57    42   20664    (-,-) 
  drc_bufs21385/Y                   -       A->Y  R     INVX1          1  4.4    36    28   20692    (-,-) 
  drc_bufs21384/Y                   -       A->Y  F     INVX1          2  8.6    52    36   20728    (-,-) 
  g23022/Y                          -       B->Y  R     NOR2X6        12 28.3    59    39   20767    (-,-) 
  drc_bufs20748/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20808    (-,-) 
  g17905/Y                          -       A->Y  R     INVX3          9 21.6    50    33   20841    (-,-) 
  drc_buf_sp22895/Y                 -       A->Y  R     BUFX2          8 19.4    57    49   20890    (-,-) 
  ram_0_ram2_ram_array_reg[16][3]/D -       -     R     SDFFQX1        8    -     -     0   20890    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 42: MET (34311 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[13][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[13][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     843                  
             Slack:=   34311                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19101/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19035/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22162/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22161/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g19015/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18856__6131/Y                    -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18726__1666/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18624__1617/Y                    -       A->Y  R     NAND2X1        1  4.2    31    23   20485    (-,-) 
  g18552__2398/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20515    (-,-) 
  g18530__2802/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20542    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20571    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    61    53   20624    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          3  8.7    58    42   20665    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          1  5.3    31    41   20706    (-,-) 
  drc_bufs20756/Y                   -       A->Y  R     INVX3         12 28.3    58    37   20743    (-,-) 
  drc_bufs20754/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20783    (-,-) 
  g17901/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20821    (-,-) 
  drc_buf_sp22865/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20871    (-,-) 
  ram_0_ram1_ram_array_reg[13][2]/D -       -     R     SDFFQX1        8    -     -     0   20871    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 43: MET (34311 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[15][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[15][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     843                  
             Slack:=   34311                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19101/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19035/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22162/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22161/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g19015/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18856__6131/Y                    -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18726__1666/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18624__1617/Y                    -       A->Y  R     NAND2X1        1  4.2    31    23   20485    (-,-) 
  g18552__2398/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20515    (-,-) 
  g18530__2802/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20542    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20571    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    61    53   20624    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          3  8.7    58    42   20665    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          1  5.3    31    41   20706    (-,-) 
  drc_bufs20756/Y                   -       A->Y  R     INVX3         12 28.3    58    37   20743    (-,-) 
  drc_bufs20754/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20783    (-,-) 
  g17901/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20821    (-,-) 
  drc_buf_sp22865/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20871    (-,-) 
  ram_0_ram0_ram_array_reg[15][2]/D -       -     R     SDFFQX1        8    -     -     0   20871    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 44: MET (34311 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[9][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[9][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     843                  
             Slack:=   34311                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19101/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19035/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22162/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22161/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g19015/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18856__6131/Y                   -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18726__1666/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18624__1617/Y                   -       A->Y  R     NAND2X1        1  4.2    31    23   20485    (-,-) 
  g18552__2398/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20515    (-,-) 
  g18530__2802/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20542    (-,-) 
  g18490__1617/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20571    (-,-) 
  ram_0_g89__7410/Y                -       A->Y  R     TBUFX2         5 21.3    61    53   20624    (-,-) 
  g18421/Y                         -       A->Y  F     INVX1          3  8.7    58    42   20665    (-,-) 
  g18017__2883/Y                   -       B->Y  F     OR2X1          1  5.3    31    41   20706    (-,-) 
  drc_bufs20756/Y                  -       A->Y  R     INVX3         12 28.3    58    37   20743    (-,-) 
  drc_bufs20754/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20783    (-,-) 
  g17901/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20821    (-,-) 
  drc_buf_sp22865/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20871    (-,-) 
  ram_0_ram3_ram_array_reg[9][2]/D -       -     R     SDFFQX1        8    -     -     0   20871    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (34311 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[11][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[11][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     843                  
             Slack:=   34311                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19101/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19035/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22162/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22161/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g19015/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18856__6131/Y                    -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18726__1666/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18624__1617/Y                    -       A->Y  R     NAND2X1        1  4.2    31    23   20485    (-,-) 
  g18552__2398/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20515    (-,-) 
  g18530__2802/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20542    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20571    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    61    53   20624    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          3  8.7    58    42   20665    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          1  5.3    31    41   20706    (-,-) 
  drc_bufs20756/Y                   -       A->Y  R     INVX3         12 28.3    58    37   20743    (-,-) 
  drc_bufs20754/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20783    (-,-) 
  g17901/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20821    (-,-) 
  drc_buf_sp22864/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20871    (-,-) 
  ram_0_ram3_ram_array_reg[11][2]/D -       -     R     SDFFQX1        8    -     -     0   20871    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (34311 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[11][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[11][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     843                  
             Slack:=   34311                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  poc_pad                           -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                          (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                          -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                   -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                          -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19101/Y                          -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19035/Y                          -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22162/Y                   -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22161/Y                   -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g19015/Y                          -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18856__6131/Y                    -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18726__1666/Y                    -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18624__1617/Y                    -       A->Y  R     NAND2X1        1  4.2    31    23   20485    (-,-) 
  g18552__2398/Y                    -       C->Y  R     OR4X1          1  4.2    26    30   20515    (-,-) 
  g18530__2802/Y                    -       D->Y  R     OR4X1          1  4.2    26    27   20542    (-,-) 
  g18490__1617/Y                    -       A->Y  R     OR2X1          1  4.5    27    29   20571    (-,-) 
  ram_0_g89__7410/Y                 -       A->Y  R     TBUFX2         5 21.3    61    53   20624    (-,-) 
  g18421/Y                          -       A->Y  F     INVX1          3  8.7    58    42   20665    (-,-) 
  g18017__2883/Y                    -       B->Y  F     OR2X1          1  5.3    31    41   20706    (-,-) 
  drc_bufs20756/Y                   -       A->Y  R     INVX3         12 28.3    58    37   20743    (-,-) 
  drc_bufs20754/Y                   -       A->Y  F     INVX1          2  8.5    56    41   20783    (-,-) 
  g17901/Y                          -       A->Y  R     INVX3         11 25.9    58    38   20821    (-,-) 
  drc_buf_sp22865/Y                 -       A->Y  R     BUFX2          8 19.4    57    50   20871    (-,-) 
  ram_0_ram1_ram_array_reg[11][2]/D -       -     R     SDFFQX1        8    -     -     0   20871    (-,-) 
#----------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 47: MET (34311 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     843                  
             Slack:=   34311                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19101/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19035/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22162/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22161/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g19015/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18856__6131/Y                   -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18726__1666/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18624__1617/Y                   -       A->Y  R     NAND2X1        1  4.2    31    23   20485    (-,-) 
  g18552__2398/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20515    (-,-) 
  g18530__2802/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20542    (-,-) 
  g18490__1617/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20571    (-,-) 
  ram_0_g89__7410/Y                -       A->Y  R     TBUFX2         5 21.3    61    53   20624    (-,-) 
  g18421/Y                         -       A->Y  F     INVX1          3  8.7    58    42   20665    (-,-) 
  g18017__2883/Y                   -       B->Y  F     OR2X1          1  5.3    31    41   20706    (-,-) 
  drc_bufs20756/Y                  -       A->Y  R     INVX3         12 28.3    58    37   20743    (-,-) 
  drc_bufs20754/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20783    (-,-) 
  g17901/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20821    (-,-) 
  drc_buf_sp22864/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20871    (-,-) 
  ram_0_ram3_ram_array_reg[2][2]/D -       -     R     SDFFQX1        8    -     -     0   20871    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 48: MET (34311 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     843                  
             Slack:=   34311                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19101/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19035/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22162/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22161/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g19015/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18856__6131/Y                   -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18726__1666/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18624__1617/Y                   -       A->Y  R     NAND2X1        1  4.2    31    23   20485    (-,-) 
  g18552__2398/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20515    (-,-) 
  g18530__2802/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20542    (-,-) 
  g18490__1617/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20571    (-,-) 
  ram_0_g89__7410/Y                -       A->Y  R     TBUFX2         5 21.3    61    53   20624    (-,-) 
  g18421/Y                         -       A->Y  F     INVX1          3  8.7    58    42   20665    (-,-) 
  g18017__2883/Y                   -       B->Y  F     OR2X1          1  5.3    31    41   20706    (-,-) 
  drc_bufs20756/Y                  -       A->Y  R     INVX3         12 28.3    58    37   20743    (-,-) 
  drc_bufs20754/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20783    (-,-) 
  g17901/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20821    (-,-) 
  drc_buf_sp22864/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20871    (-,-) 
  ram_0_ram1_ram_array_reg[0][2]/D -       -     R     SDFFQX1        8    -     -     0   20871    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 49: MET (34311 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     843                  
             Slack:=   34311                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19101/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19035/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22162/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22161/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g19015/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18856__6131/Y                   -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18726__1666/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18624__1617/Y                   -       A->Y  R     NAND2X1        1  4.2    31    23   20485    (-,-) 
  g18552__2398/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20515    (-,-) 
  g18530__2802/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20542    (-,-) 
  g18490__1617/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20571    (-,-) 
  ram_0_g89__7410/Y                -       A->Y  R     TBUFX2         5 21.3    61    53   20624    (-,-) 
  g18421/Y                         -       A->Y  F     INVX1          3  8.7    58    42   20665    (-,-) 
  g18017__2883/Y                   -       B->Y  F     OR2X1          1  5.3    31    41   20706    (-,-) 
  drc_bufs20756/Y                  -       A->Y  R     INVX3         12 28.3    58    37   20743    (-,-) 
  drc_bufs20754/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20783    (-,-) 
  g17901/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20821    (-,-) 
  drc_buf_sp22864/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20871    (-,-) 
  ram_0_ram1_ram_array_reg[2][2]/D -       -     R     SDFFQX1        8    -     -     0   20871    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 50: MET (34311 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[6][2]/CK->D
           View: view_mcs4_fast
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[6][2]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           28     
       Src Latency:+    5000         5000     
       Net Latency:+    5000 (I)     5000 (I) 
           Arrival:=   60000        10028     
                                              
             Setup:-    -182                  
       Uncertainty:-    5000                  
     Required Time:=   55182                  
      Launch Clock:-   10028                  
       Input Delay:-   10000                  
         Data Path:-     843                  
             Slack:=   34311                  

Exceptions/Constraints:
  input_delay            10000            I_DELAY_25_1 

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  poc_pad                          -       -     R     (arrival)      5 18.1    53     0   20028    (-,-) 
  g19214/Y                         (a)     A->Y  F     INVX4         14 32.7    57    38   20065    (-,-) 
  g19139/Y                         -       S0->Y R     CLKMX2X2       7 19.8    61    64   20130    (-,-) 
  drc_bufs20336/Y                  -       A->Y  F     INVX3          8 22.1    53    36   20166    (-,-) 
  g19127/Y                         -       B->Y  F     OR2X2          6 17.9    56    61   20227    (-,-) 
  g19101/Y                         -       A->Y  F     OR2X1          4 10.7    59    57   20283    (-,-) 
  g19035/Y                         -       B->Y  F     OR2X1          3  9.3    52    52   20336    (-,-) 
  drc_bufs22162/Y                  -       A->Y  R     CLKINVX2       1  5.4    25    20   20355    (-,-) 
  drc_bufs22161/Y                  -       A->Y  F     CLKINVX3       2  6.5    17    14   20370    (-,-) 
  g19015/Y                         -       B->Y  R     NOR2BX1        1  4.4    51    34   20403    (-,-) 
  g18856__6131/Y                   -       B0->Y F     AOI21X1        1  4.2    52    27   20430    (-,-) 
  g18726__1666/Y                   -       B->Y  F     AND2X1         1  4.4    26    31   20462    (-,-) 
  g18624__1617/Y                   -       A->Y  R     NAND2X1        1  4.2    31    23   20485    (-,-) 
  g18552__2398/Y                   -       C->Y  R     OR4X1          1  4.2    26    30   20515    (-,-) 
  g18530__2802/Y                   -       D->Y  R     OR4X1          1  4.2    26    27   20542    (-,-) 
  g18490__1617/Y                   -       A->Y  R     OR2X1          1  4.5    27    29   20571    (-,-) 
  ram_0_g89__7410/Y                -       A->Y  R     TBUFX2         5 21.3    61    53   20624    (-,-) 
  g18421/Y                         -       A->Y  F     INVX1          3  8.7    58    42   20665    (-,-) 
  g18017__2883/Y                   -       B->Y  F     OR2X1          1  5.3    31    41   20706    (-,-) 
  drc_bufs20756/Y                  -       A->Y  R     INVX3         12 28.3    58    37   20743    (-,-) 
  drc_bufs20754/Y                  -       A->Y  F     INVX1          2  8.5    56    41   20783    (-,-) 
  g17901/Y                         -       A->Y  R     INVX3         11 25.9    58    38   20821    (-,-) 
  drc_buf_sp22864/Y                -       A->Y  R     BUFX2          8 19.4    57    50   20871    (-,-) 
  ram_0_ram3_ram_array_reg[6][2]/D -       -     R     SDFFQX1        8    -     -     0   20871    (-,-) 
#---------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.


