library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Sensor_RAM_tb is
end entity;

architecture behave of Sensor_RAM_tb is 

	-- Component Declaration for the Unit Under Test (UUT).
	component HCSR04 is
		generic(segment : integer:= 7; num_cm : integer:= 9);
		port(
			clk : in std_logic;
			reset : in std_logic;
			echo : in std_logic;
			done : out std_logic;
			trigger : out std_logic;
			display_cm : out std_logic_vector(num_cm-1 downto 0);
			display_one : out std_logic_vector(segment-1 downto 0);
			display_ten : out std_logic_vector(segment-1 downto 0);
			display_hundred : out std_logic_vector(segment-1 downto 0)
		);
	end component;

	-- Inputs:
	signal clk : std_logic := '0';
	signal echo : std_logic := '0';
	signal reset : std_logic := '0';

 	-- Outputs:
	signal done : std_logic;
	signal trigger : std_logic;
	signal display_cm : std_logic_vector(8 downto 0);
	signal display_one : std_logic_vector(6 downto 0);
	signal display_ten : std_logic_vector(6 downto 0);
	signal display_hundred : std_logic_vector(6 downto 0);

	-- Clock period definitions.
	constant clk_period : time := 20 ns;
	
begin

	-- Instantiate the Unit Under Test (UUT).
	uut : HCSR04 port map (
		clk => clk,
		reset => reset,
		echo => echo,
		done => done,
		trigger => trigger,
		display_cm => display_cm,
		display_one => display_one,
		display_ten => display_ten,
		display_hundred => display_hundred
   );

   -- Clock process definitions.
   clk_process : process
   begin
	
		clk <= '1';
		wait for clk_period/2;
		clk <= '0';
		wait for clk_period/2;
		
   end process;

   echo_process : process
   begin
	
		echo <= '0';
		wait for 15000 ns;
		echo <= '1';
		wait for 2900000 ns;
		echo <= '0';
		wait for 57085000 ns;
		
	end process;

end architecture;