#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020c989aeeb0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000020c989edaa0_0 .net "PC", 31 0, v0000020c989e7900_0;  1 drivers
v0000020c989ebca0_0 .var "clk", 0 0;
v0000020c989ece20_0 .net "clkout", 0 0, L_0000020c989edcb0;  1 drivers
v0000020c989ebfc0_0 .net "cycles_consumed", 31 0, v0000020c989e9eb0_0;  1 drivers
v0000020c989ebde0_0 .var "rst", 0 0;
S_0000020c989af1d0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000020c989aeeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000020c989c5d80 .param/l "RType" 0 4 2, C4<000000>;
P_0000020c989c5db8 .param/l "add" 0 4 5, C4<100000>;
P_0000020c989c5df0 .param/l "addi" 0 4 8, C4<001000>;
P_0000020c989c5e28 .param/l "addu" 0 4 5, C4<100001>;
P_0000020c989c5e60 .param/l "and_" 0 4 5, C4<100100>;
P_0000020c989c5e98 .param/l "andi" 0 4 8, C4<001100>;
P_0000020c989c5ed0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020c989c5f08 .param/l "bne" 0 4 10, C4<000101>;
P_0000020c989c5f40 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000020c989c5f78 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020c989c5fb0 .param/l "j" 0 4 12, C4<000010>;
P_0000020c989c5fe8 .param/l "jal" 0 4 12, C4<000011>;
P_0000020c989c6020 .param/l "jr" 0 4 6, C4<001000>;
P_0000020c989c6058 .param/l "lw" 0 4 8, C4<100011>;
P_0000020c989c6090 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020c989c60c8 .param/l "or_" 0 4 5, C4<100101>;
P_0000020c989c6100 .param/l "ori" 0 4 8, C4<001101>;
P_0000020c989c6138 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020c989c6170 .param/l "sll" 0 4 6, C4<000000>;
P_0000020c989c61a8 .param/l "slt" 0 4 5, C4<101010>;
P_0000020c989c61e0 .param/l "slti" 0 4 8, C4<101010>;
P_0000020c989c6218 .param/l "srl" 0 4 6, C4<000010>;
P_0000020c989c6250 .param/l "sub" 0 4 5, C4<100010>;
P_0000020c989c6288 .param/l "subu" 0 4 5, C4<100011>;
P_0000020c989c62c0 .param/l "sw" 0 4 8, C4<101011>;
P_0000020c989c62f8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020c989c6330 .param/l "xori" 0 4 8, C4<001110>;
L_0000020c98994200 .functor NOT 1, v0000020c989ebde0_0, C4<0>, C4<0>, C4<0>;
L_0000020c989ede00 .functor NOT 1, v0000020c989ebde0_0, C4<0>, C4<0>, C4<0>;
L_0000020c989ee2d0 .functor NOT 1, v0000020c989ebde0_0, C4<0>, C4<0>, C4<0>;
L_0000020c989ee490 .functor NOT 1, v0000020c989ebde0_0, C4<0>, C4<0>, C4<0>;
L_0000020c989edee0 .functor NOT 1, v0000020c989ebde0_0, C4<0>, C4<0>, C4<0>;
L_0000020c989ee7a0 .functor NOT 1, v0000020c989ebde0_0, C4<0>, C4<0>, C4<0>;
L_0000020c989edfc0 .functor NOT 1, v0000020c989ebde0_0, C4<0>, C4<0>, C4<0>;
L_0000020c989ee730 .functor NOT 1, v0000020c989ebde0_0, C4<0>, C4<0>, C4<0>;
L_0000020c989edcb0 .functor OR 1, v0000020c989ebca0_0, v0000020c989b2bf0_0, C4<0>, C4<0>;
L_0000020c989ee9d0 .functor OR 1, L_0000020c989ec2e0, L_0000020c989ec380, C4<0>, C4<0>;
L_0000020c989ee0a0 .functor AND 1, L_0000020c989ec600, L_0000020c989ed140, C4<1>, C4<1>;
L_0000020c989ee810 .functor NOT 1, v0000020c989ebde0_0, C4<0>, C4<0>, C4<0>;
L_0000020c989ee260 .functor OR 1, L_0000020c98a877f0, L_0000020c98a87c50, C4<0>, C4<0>;
L_0000020c989ee180 .functor OR 1, L_0000020c989ee260, L_0000020c98a88010, C4<0>, C4<0>;
L_0000020c989ee6c0 .functor OR 1, L_0000020c98a87e30, L_0000020c98a88330, C4<0>, C4<0>;
L_0000020c989ee500 .functor AND 1, L_0000020c98a87930, L_0000020c989ee6c0, C4<1>, C4<1>;
L_0000020c989edd20 .functor OR 1, L_0000020c98a87b10, L_0000020c98a87cf0, C4<0>, C4<0>;
L_0000020c989edd90 .functor AND 1, L_0000020c98a88970, L_0000020c989edd20, C4<1>, C4<1>;
L_0000020c989eeb20 .functor NOT 1, L_0000020c989edcb0, C4<0>, C4<0>, C4<0>;
v0000020c989e6f00_0 .net "ALUOp", 3 0, v0000020c989b2470_0;  1 drivers
v0000020c989e7e00_0 .net "ALUResult", 31 0, v0000020c989e4810_0;  1 drivers
v0000020c989e7860_0 .net "ALUSrc", 0 0, v0000020c989b3190_0;  1 drivers
v0000020c989e6640_0 .net "ALUin2", 31 0, L_0000020c98a87a70;  1 drivers
v0000020c989e6fa0_0 .net "MemReadEn", 0 0, v0000020c989b2e70_0;  1 drivers
v0000020c989e6dc0_0 .net "MemWriteEn", 0 0, v0000020c989b25b0_0;  1 drivers
v0000020c989e7cc0_0 .net "MemtoReg", 0 0, v0000020c989b32d0_0;  1 drivers
v0000020c989e7f40_0 .net "PC", 31 0, v0000020c989e7900_0;  alias, 1 drivers
v0000020c989e7ae0_0 .net "PCPlus1", 31 0, L_0000020c989ec240;  1 drivers
v0000020c989e7180_0 .net "PCsrc", 1 0, v0000020c989e5210_0;  1 drivers
v0000020c989e79a0_0 .net "RegDst", 0 0, v0000020c989b2650_0;  1 drivers
v0000020c989e7a40_0 .net "RegWriteEn", 0 0, v0000020c989b26f0_0;  1 drivers
v0000020c989e6960_0 .net "WriteRegister", 4 0, L_0000020c98a88b50;  1 drivers
v0000020c989e68c0_0 .net *"_ivl_0", 0 0, L_0000020c98994200;  1 drivers
L_0000020c98a2ac80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020c989e7040_0 .net/2u *"_ivl_10", 4 0, L_0000020c98a2ac80;  1 drivers
L_0000020c98a2b070 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c989e70e0_0 .net *"_ivl_101", 15 0, L_0000020c98a2b070;  1 drivers
v0000020c989e7720_0 .net *"_ivl_102", 31 0, L_0000020c989ec4c0;  1 drivers
L_0000020c98a2b0b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c989e8260_0 .net *"_ivl_105", 25 0, L_0000020c98a2b0b8;  1 drivers
L_0000020c98a2b100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c989e7540_0 .net/2u *"_ivl_106", 31 0, L_0000020c98a2b100;  1 drivers
v0000020c989e7fe0_0 .net *"_ivl_108", 0 0, L_0000020c989ec600;  1 drivers
L_0000020c98a2b148 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000020c989e66e0_0 .net/2u *"_ivl_110", 5 0, L_0000020c98a2b148;  1 drivers
v0000020c989e7220_0 .net *"_ivl_112", 0 0, L_0000020c989ed140;  1 drivers
v0000020c989e6780_0 .net *"_ivl_115", 0 0, L_0000020c989ee0a0;  1 drivers
v0000020c989e6820_0 .net *"_ivl_116", 47 0, L_0000020c989ed1e0;  1 drivers
L_0000020c98a2b190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c989e7360_0 .net *"_ivl_119", 15 0, L_0000020c98a2b190;  1 drivers
L_0000020c98a2acc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c989e7ea0_0 .net/2u *"_ivl_12", 5 0, L_0000020c98a2acc8;  1 drivers
v0000020c989e7b80_0 .net *"_ivl_120", 47 0, L_0000020c989ec560;  1 drivers
L_0000020c98a2b1d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c989e6a00_0 .net *"_ivl_123", 15 0, L_0000020c98a2b1d8;  1 drivers
v0000020c989e6b40_0 .net *"_ivl_125", 0 0, L_0000020c989eca60;  1 drivers
v0000020c989e7400_0 .net *"_ivl_126", 31 0, L_0000020c989ed280;  1 drivers
v0000020c989e8080_0 .net *"_ivl_128", 47 0, L_0000020c989ec7e0;  1 drivers
v0000020c989e7c20_0 .net *"_ivl_130", 47 0, L_0000020c989ec880;  1 drivers
v0000020c989e74a0_0 .net *"_ivl_132", 47 0, L_0000020c989ed320;  1 drivers
v0000020c989e7d60_0 .net *"_ivl_134", 47 0, L_0000020c989ed460;  1 drivers
L_0000020c98a2b220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c989e8120_0 .net/2u *"_ivl_138", 1 0, L_0000020c98a2b220;  1 drivers
v0000020c989e77c0_0 .net *"_ivl_14", 0 0, L_0000020c989ebf20;  1 drivers
v0000020c989e8300_0 .net *"_ivl_140", 0 0, L_0000020c989ed500;  1 drivers
L_0000020c98a2b268 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020c989e6aa0_0 .net/2u *"_ivl_142", 1 0, L_0000020c98a2b268;  1 drivers
v0000020c989e75e0_0 .net *"_ivl_144", 0 0, L_0000020c989ed5a0;  1 drivers
L_0000020c98a2b2b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020c989e6460_0 .net/2u *"_ivl_146", 1 0, L_0000020c98a2b2b0;  1 drivers
v0000020c989e6500_0 .net *"_ivl_148", 0 0, L_0000020c98a88470;  1 drivers
L_0000020c98a2b2f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000020c989e6be0_0 .net/2u *"_ivl_150", 31 0, L_0000020c98a2b2f8;  1 drivers
L_0000020c98a2b340 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000020c989e6c80_0 .net/2u *"_ivl_152", 31 0, L_0000020c98a2b340;  1 drivers
v0000020c989e7680_0 .net *"_ivl_154", 31 0, L_0000020c98a88650;  1 drivers
v0000020c989e6d20_0 .net *"_ivl_156", 31 0, L_0000020c98a87390;  1 drivers
L_0000020c98a2ad10 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000020c98a2a750_0 .net/2u *"_ivl_16", 4 0, L_0000020c98a2ad10;  1 drivers
v0000020c98a28ef0_0 .net *"_ivl_160", 0 0, L_0000020c989ee810;  1 drivers
L_0000020c98a2b3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c98a2a4d0_0 .net/2u *"_ivl_162", 31 0, L_0000020c98a2b3d0;  1 drivers
L_0000020c98a2b4a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000020c98a29df0_0 .net/2u *"_ivl_166", 5 0, L_0000020c98a2b4a8;  1 drivers
v0000020c98a2a570_0 .net *"_ivl_168", 0 0, L_0000020c98a877f0;  1 drivers
L_0000020c98a2b4f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000020c98a2a610_0 .net/2u *"_ivl_170", 5 0, L_0000020c98a2b4f0;  1 drivers
v0000020c98a2a6b0_0 .net *"_ivl_172", 0 0, L_0000020c98a87c50;  1 drivers
v0000020c98a28db0_0 .net *"_ivl_175", 0 0, L_0000020c989ee260;  1 drivers
L_0000020c98a2b538 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000020c98a29ad0_0 .net/2u *"_ivl_176", 5 0, L_0000020c98a2b538;  1 drivers
v0000020c98a29490_0 .net *"_ivl_178", 0 0, L_0000020c98a88010;  1 drivers
v0000020c98a2a250_0 .net *"_ivl_181", 0 0, L_0000020c989ee180;  1 drivers
L_0000020c98a2b580 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c98a2a390_0 .net/2u *"_ivl_182", 15 0, L_0000020c98a2b580;  1 drivers
v0000020c98a29fd0_0 .net *"_ivl_184", 31 0, L_0000020c98a88830;  1 drivers
v0000020c98a295d0_0 .net *"_ivl_187", 0 0, L_0000020c98a886f0;  1 drivers
v0000020c98a2a7f0_0 .net *"_ivl_188", 15 0, L_0000020c98a86e90;  1 drivers
v0000020c98a2a890_0 .net *"_ivl_19", 4 0, L_0000020c989ecc40;  1 drivers
v0000020c98a29210_0 .net *"_ivl_190", 31 0, L_0000020c98a881f0;  1 drivers
v0000020c98a29670_0 .net *"_ivl_194", 31 0, L_0000020c98a87610;  1 drivers
L_0000020c98a2b5c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c98a2a930_0 .net *"_ivl_197", 25 0, L_0000020c98a2b5c8;  1 drivers
L_0000020c98a2b610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c98a2a430_0 .net/2u *"_ivl_198", 31 0, L_0000020c98a2b610;  1 drivers
L_0000020c98a2ac38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c98a2a070_0 .net/2u *"_ivl_2", 5 0, L_0000020c98a2ac38;  1 drivers
v0000020c98a28e50_0 .net *"_ivl_20", 4 0, L_0000020c989ecce0;  1 drivers
v0000020c98a29710_0 .net *"_ivl_200", 0 0, L_0000020c98a87930;  1 drivers
L_0000020c98a2b658 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c98a2a1b0_0 .net/2u *"_ivl_202", 5 0, L_0000020c98a2b658;  1 drivers
v0000020c98a2a110_0 .net *"_ivl_204", 0 0, L_0000020c98a87e30;  1 drivers
L_0000020c98a2b6a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020c98a293f0_0 .net/2u *"_ivl_206", 5 0, L_0000020c98a2b6a0;  1 drivers
v0000020c98a29cb0_0 .net *"_ivl_208", 0 0, L_0000020c98a88330;  1 drivers
v0000020c98a28c70_0 .net *"_ivl_211", 0 0, L_0000020c989ee6c0;  1 drivers
v0000020c98a29c10_0 .net *"_ivl_213", 0 0, L_0000020c989ee500;  1 drivers
L_0000020c98a2b6e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c98a29e90_0 .net/2u *"_ivl_214", 5 0, L_0000020c98a2b6e8;  1 drivers
v0000020c98a29d50_0 .net *"_ivl_216", 0 0, L_0000020c98a87250;  1 drivers
L_0000020c98a2b730 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020c98a28f90_0 .net/2u *"_ivl_218", 31 0, L_0000020c98a2b730;  1 drivers
v0000020c98a29f30_0 .net *"_ivl_220", 31 0, L_0000020c98a876b0;  1 drivers
v0000020c98a2a9d0_0 .net *"_ivl_224", 31 0, L_0000020c98a88790;  1 drivers
L_0000020c98a2b778 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c98a298f0_0 .net *"_ivl_227", 25 0, L_0000020c98a2b778;  1 drivers
L_0000020c98a2b7c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c98a2a2f0_0 .net/2u *"_ivl_228", 31 0, L_0000020c98a2b7c0;  1 drivers
v0000020c98a2aa70_0 .net *"_ivl_230", 0 0, L_0000020c98a88970;  1 drivers
L_0000020c98a2b808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c98a2ab10_0 .net/2u *"_ivl_232", 5 0, L_0000020c98a2b808;  1 drivers
v0000020c98a28d10_0 .net *"_ivl_234", 0 0, L_0000020c98a87b10;  1 drivers
L_0000020c98a2b850 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020c98a29850_0 .net/2u *"_ivl_236", 5 0, L_0000020c98a2b850;  1 drivers
v0000020c98a29030_0 .net *"_ivl_238", 0 0, L_0000020c98a87cf0;  1 drivers
v0000020c98a290d0_0 .net *"_ivl_24", 0 0, L_0000020c989ee2d0;  1 drivers
v0000020c98a292b0_0 .net *"_ivl_241", 0 0, L_0000020c989edd20;  1 drivers
v0000020c98a29170_0 .net *"_ivl_243", 0 0, L_0000020c989edd90;  1 drivers
L_0000020c98a2b898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c98a29990_0 .net/2u *"_ivl_244", 5 0, L_0000020c98a2b898;  1 drivers
v0000020c98a29350_0 .net *"_ivl_246", 0 0, L_0000020c98a88290;  1 drivers
v0000020c98a29530_0 .net *"_ivl_248", 31 0, L_0000020c98a88a10;  1 drivers
L_0000020c98a2ad58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020c98a297b0_0 .net/2u *"_ivl_26", 4 0, L_0000020c98a2ad58;  1 drivers
v0000020c98a29a30_0 .net *"_ivl_29", 4 0, L_0000020c989ec9c0;  1 drivers
v0000020c98a29b70_0 .net *"_ivl_32", 0 0, L_0000020c989ee490;  1 drivers
L_0000020c98a2ada0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020c989e9b90_0 .net/2u *"_ivl_34", 4 0, L_0000020c98a2ada0;  1 drivers
v0000020c989e9cd0_0 .net *"_ivl_37", 4 0, L_0000020c989ec060;  1 drivers
v0000020c989e9c30_0 .net *"_ivl_40", 0 0, L_0000020c989edee0;  1 drivers
L_0000020c98a2ade8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c989e8830_0 .net/2u *"_ivl_42", 15 0, L_0000020c98a2ade8;  1 drivers
v0000020c989e9f50_0 .net *"_ivl_45", 15 0, L_0000020c989ed3c0;  1 drivers
v0000020c989e9ff0_0 .net *"_ivl_48", 0 0, L_0000020c989ee7a0;  1 drivers
v0000020c989e9550_0 .net *"_ivl_5", 5 0, L_0000020c989ed640;  1 drivers
L_0000020c98a2ae30 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c989e9190_0 .net/2u *"_ivl_50", 36 0, L_0000020c98a2ae30;  1 drivers
L_0000020c98a2ae78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c989ea270_0 .net/2u *"_ivl_52", 31 0, L_0000020c98a2ae78;  1 drivers
v0000020c989e92d0_0 .net *"_ivl_55", 4 0, L_0000020c989edb40;  1 drivers
v0000020c989ea090_0 .net *"_ivl_56", 36 0, L_0000020c989ed960;  1 drivers
v0000020c989e9690_0 .net *"_ivl_58", 36 0, L_0000020c989ecec0;  1 drivers
v0000020c989e97d0_0 .net *"_ivl_62", 0 0, L_0000020c989edfc0;  1 drivers
L_0000020c98a2aec0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020c989e95f0_0 .net/2u *"_ivl_64", 5 0, L_0000020c98a2aec0;  1 drivers
v0000020c989e8bf0_0 .net *"_ivl_67", 5 0, L_0000020c989ebe80;  1 drivers
v0000020c989e8b50_0 .net *"_ivl_70", 0 0, L_0000020c989ee730;  1 drivers
L_0000020c98a2af08 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c989e88d0_0 .net/2u *"_ivl_72", 57 0, L_0000020c98a2af08;  1 drivers
L_0000020c98a2af50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c989e9730_0 .net/2u *"_ivl_74", 31 0, L_0000020c98a2af50;  1 drivers
v0000020c989e8d30_0 .net *"_ivl_77", 25 0, L_0000020c989ec100;  1 drivers
v0000020c989e8c90_0 .net *"_ivl_78", 57 0, L_0000020c989ed780;  1 drivers
v0000020c989e8dd0_0 .net *"_ivl_8", 0 0, L_0000020c989ede00;  1 drivers
v0000020c989e8ab0_0 .net *"_ivl_80", 57 0, L_0000020c989ed000;  1 drivers
L_0000020c98a2af98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020c989e8e70_0 .net/2u *"_ivl_84", 31 0, L_0000020c98a2af98;  1 drivers
L_0000020c98a2afe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020c989e85b0_0 .net/2u *"_ivl_88", 5 0, L_0000020c98a2afe0;  1 drivers
v0000020c989e9af0_0 .net *"_ivl_90", 0 0, L_0000020c989ec2e0;  1 drivers
L_0000020c98a2b028 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020c989ea310_0 .net/2u *"_ivl_92", 5 0, L_0000020c98a2b028;  1 drivers
v0000020c989e9370_0 .net *"_ivl_94", 0 0, L_0000020c989ec380;  1 drivers
v0000020c989e8f10_0 .net *"_ivl_97", 0 0, L_0000020c989ee9d0;  1 drivers
v0000020c989ea130_0 .net *"_ivl_98", 47 0, L_0000020c989ec420;  1 drivers
v0000020c989e9d70_0 .net "adderResult", 31 0, L_0000020c989ecb00;  1 drivers
v0000020c989e9870_0 .net "address", 31 0, L_0000020c989ec1a0;  1 drivers
v0000020c989e9910_0 .net "clk", 0 0, L_0000020c989edcb0;  alias, 1 drivers
v0000020c989e9eb0_0 .var "cycles_consumed", 31 0;
o0000020c989f1048 .functor BUFZ 1, C4<z>; HiZ drive
v0000020c989e99b0_0 .net "excep_flag", 0 0, o0000020c989f1048;  0 drivers
v0000020c989e9a50_0 .net "extImm", 31 0, L_0000020c98a87890;  1 drivers
v0000020c989e9e10_0 .net "funct", 5 0, L_0000020c989ec6a0;  1 drivers
v0000020c989ea1d0_0 .net "hlt", 0 0, v0000020c989b2bf0_0;  1 drivers
v0000020c989e8470_0 .net "imm", 15 0, L_0000020c989ec740;  1 drivers
v0000020c989e8970_0 .net "immediate", 31 0, L_0000020c98a879d0;  1 drivers
v0000020c989e8fb0_0 .net "input_clk", 0 0, v0000020c989ebca0_0;  1 drivers
v0000020c989e9410_0 .net "instruction", 31 0, L_0000020c98a87570;  1 drivers
v0000020c989e8a10_0 .net "memoryReadData", 31 0, v0000020c989e5e90_0;  1 drivers
v0000020c989e9050_0 .net "nextPC", 31 0, L_0000020c98a87bb0;  1 drivers
v0000020c989e90f0_0 .net "opcode", 5 0, L_0000020c989ed820;  1 drivers
v0000020c989e9230_0 .net "rd", 4 0, L_0000020c989ed0a0;  1 drivers
v0000020c989e8510_0 .net "readData1", 31 0, L_0000020c989ee570;  1 drivers
v0000020c989e8650_0 .net "readData1_w", 31 0, L_0000020c98a874d0;  1 drivers
v0000020c989e86f0_0 .net "readData2", 31 0, L_0000020c989ee1f0;  1 drivers
v0000020c989e8790_0 .net "rs", 4 0, L_0000020c989ed8c0;  1 drivers
v0000020c989e94b0_0 .net "rst", 0 0, v0000020c989ebde0_0;  1 drivers
v0000020c989ebd40_0 .net "rt", 4 0, L_0000020c989ecd80;  1 drivers
v0000020c989ed6e0_0 .net "shamt", 31 0, L_0000020c989eda00;  1 drivers
v0000020c989ecba0_0 .net "wire_instruction", 31 0, L_0000020c989ee880;  1 drivers
v0000020c989ec920_0 .net "writeData", 31 0, L_0000020c98a86d50;  1 drivers
v0000020c989ecf60_0 .net "zero", 0 0, L_0000020c98a888d0;  1 drivers
L_0000020c989ed640 .part L_0000020c98a87570, 26, 6;
L_0000020c989ed820 .functor MUXZ 6, L_0000020c989ed640, L_0000020c98a2ac38, L_0000020c98994200, C4<>;
L_0000020c989ebf20 .cmp/eq 6, L_0000020c989ed820, L_0000020c98a2acc8;
L_0000020c989ecc40 .part L_0000020c98a87570, 11, 5;
L_0000020c989ecce0 .functor MUXZ 5, L_0000020c989ecc40, L_0000020c98a2ad10, L_0000020c989ebf20, C4<>;
L_0000020c989ed0a0 .functor MUXZ 5, L_0000020c989ecce0, L_0000020c98a2ac80, L_0000020c989ede00, C4<>;
L_0000020c989ec9c0 .part L_0000020c98a87570, 21, 5;
L_0000020c989ed8c0 .functor MUXZ 5, L_0000020c989ec9c0, L_0000020c98a2ad58, L_0000020c989ee2d0, C4<>;
L_0000020c989ec060 .part L_0000020c98a87570, 16, 5;
L_0000020c989ecd80 .functor MUXZ 5, L_0000020c989ec060, L_0000020c98a2ada0, L_0000020c989ee490, C4<>;
L_0000020c989ed3c0 .part L_0000020c98a87570, 0, 16;
L_0000020c989ec740 .functor MUXZ 16, L_0000020c989ed3c0, L_0000020c98a2ade8, L_0000020c989edee0, C4<>;
L_0000020c989edb40 .part L_0000020c98a87570, 6, 5;
L_0000020c989ed960 .concat [ 5 32 0 0], L_0000020c989edb40, L_0000020c98a2ae78;
L_0000020c989ecec0 .functor MUXZ 37, L_0000020c989ed960, L_0000020c98a2ae30, L_0000020c989ee7a0, C4<>;
L_0000020c989eda00 .part L_0000020c989ecec0, 0, 32;
L_0000020c989ebe80 .part L_0000020c98a87570, 0, 6;
L_0000020c989ec6a0 .functor MUXZ 6, L_0000020c989ebe80, L_0000020c98a2aec0, L_0000020c989edfc0, C4<>;
L_0000020c989ec100 .part L_0000020c98a87570, 0, 26;
L_0000020c989ed780 .concat [ 26 32 0 0], L_0000020c989ec100, L_0000020c98a2af50;
L_0000020c989ed000 .functor MUXZ 58, L_0000020c989ed780, L_0000020c98a2af08, L_0000020c989ee730, C4<>;
L_0000020c989ec1a0 .part L_0000020c989ed000, 0, 32;
L_0000020c989ec240 .arith/sum 32, v0000020c989e7900_0, L_0000020c98a2af98;
L_0000020c989ec2e0 .cmp/eq 6, L_0000020c989ed820, L_0000020c98a2afe0;
L_0000020c989ec380 .cmp/eq 6, L_0000020c989ed820, L_0000020c98a2b028;
L_0000020c989ec420 .concat [ 32 16 0 0], L_0000020c989ec1a0, L_0000020c98a2b070;
L_0000020c989ec4c0 .concat [ 6 26 0 0], L_0000020c989ed820, L_0000020c98a2b0b8;
L_0000020c989ec600 .cmp/eq 32, L_0000020c989ec4c0, L_0000020c98a2b100;
L_0000020c989ed140 .cmp/eq 6, L_0000020c989ec6a0, L_0000020c98a2b148;
L_0000020c989ed1e0 .concat [ 32 16 0 0], L_0000020c989ee570, L_0000020c98a2b190;
L_0000020c989ec560 .concat [ 32 16 0 0], v0000020c989e7900_0, L_0000020c98a2b1d8;
L_0000020c989eca60 .part L_0000020c989ec740, 15, 1;
LS_0000020c989ed280_0_0 .concat [ 1 1 1 1], L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60;
LS_0000020c989ed280_0_4 .concat [ 1 1 1 1], L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60;
LS_0000020c989ed280_0_8 .concat [ 1 1 1 1], L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60;
LS_0000020c989ed280_0_12 .concat [ 1 1 1 1], L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60;
LS_0000020c989ed280_0_16 .concat [ 1 1 1 1], L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60;
LS_0000020c989ed280_0_20 .concat [ 1 1 1 1], L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60;
LS_0000020c989ed280_0_24 .concat [ 1 1 1 1], L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60;
LS_0000020c989ed280_0_28 .concat [ 1 1 1 1], L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60, L_0000020c989eca60;
LS_0000020c989ed280_1_0 .concat [ 4 4 4 4], LS_0000020c989ed280_0_0, LS_0000020c989ed280_0_4, LS_0000020c989ed280_0_8, LS_0000020c989ed280_0_12;
LS_0000020c989ed280_1_4 .concat [ 4 4 4 4], LS_0000020c989ed280_0_16, LS_0000020c989ed280_0_20, LS_0000020c989ed280_0_24, LS_0000020c989ed280_0_28;
L_0000020c989ed280 .concat [ 16 16 0 0], LS_0000020c989ed280_1_0, LS_0000020c989ed280_1_4;
L_0000020c989ec7e0 .concat [ 16 32 0 0], L_0000020c989ec740, L_0000020c989ed280;
L_0000020c989ec880 .arith/sum 48, L_0000020c989ec560, L_0000020c989ec7e0;
L_0000020c989ed320 .functor MUXZ 48, L_0000020c989ec880, L_0000020c989ed1e0, L_0000020c989ee0a0, C4<>;
L_0000020c989ed460 .functor MUXZ 48, L_0000020c989ed320, L_0000020c989ec420, L_0000020c989ee9d0, C4<>;
L_0000020c989ecb00 .part L_0000020c989ed460, 0, 32;
L_0000020c989ed500 .cmp/eq 2, v0000020c989e5210_0, L_0000020c98a2b220;
L_0000020c989ed5a0 .cmp/eq 2, v0000020c989e5210_0, L_0000020c98a2b268;
L_0000020c98a88470 .cmp/eq 2, v0000020c989e5210_0, L_0000020c98a2b2b0;
L_0000020c98a88650 .functor MUXZ 32, L_0000020c98a2b340, L_0000020c98a2b2f8, L_0000020c98a88470, C4<>;
L_0000020c98a87390 .functor MUXZ 32, L_0000020c98a88650, L_0000020c989ecb00, L_0000020c989ed5a0, C4<>;
L_0000020c98a87bb0 .functor MUXZ 32, L_0000020c98a87390, L_0000020c989ec240, L_0000020c989ed500, C4<>;
L_0000020c98a87570 .functor MUXZ 32, L_0000020c989ee880, L_0000020c98a2b3d0, L_0000020c989ee810, C4<>;
L_0000020c98a877f0 .cmp/eq 6, L_0000020c989ed820, L_0000020c98a2b4a8;
L_0000020c98a87c50 .cmp/eq 6, L_0000020c989ed820, L_0000020c98a2b4f0;
L_0000020c98a88010 .cmp/eq 6, L_0000020c989ed820, L_0000020c98a2b538;
L_0000020c98a88830 .concat [ 16 16 0 0], L_0000020c989ec740, L_0000020c98a2b580;
L_0000020c98a886f0 .part L_0000020c989ec740, 15, 1;
LS_0000020c98a86e90_0_0 .concat [ 1 1 1 1], L_0000020c98a886f0, L_0000020c98a886f0, L_0000020c98a886f0, L_0000020c98a886f0;
LS_0000020c98a86e90_0_4 .concat [ 1 1 1 1], L_0000020c98a886f0, L_0000020c98a886f0, L_0000020c98a886f0, L_0000020c98a886f0;
LS_0000020c98a86e90_0_8 .concat [ 1 1 1 1], L_0000020c98a886f0, L_0000020c98a886f0, L_0000020c98a886f0, L_0000020c98a886f0;
LS_0000020c98a86e90_0_12 .concat [ 1 1 1 1], L_0000020c98a886f0, L_0000020c98a886f0, L_0000020c98a886f0, L_0000020c98a886f0;
L_0000020c98a86e90 .concat [ 4 4 4 4], LS_0000020c98a86e90_0_0, LS_0000020c98a86e90_0_4, LS_0000020c98a86e90_0_8, LS_0000020c98a86e90_0_12;
L_0000020c98a881f0 .concat [ 16 16 0 0], L_0000020c989ec740, L_0000020c98a86e90;
L_0000020c98a87890 .functor MUXZ 32, L_0000020c98a881f0, L_0000020c98a88830, L_0000020c989ee180, C4<>;
L_0000020c98a87610 .concat [ 6 26 0 0], L_0000020c989ed820, L_0000020c98a2b5c8;
L_0000020c98a87930 .cmp/eq 32, L_0000020c98a87610, L_0000020c98a2b610;
L_0000020c98a87e30 .cmp/eq 6, L_0000020c989ec6a0, L_0000020c98a2b658;
L_0000020c98a88330 .cmp/eq 6, L_0000020c989ec6a0, L_0000020c98a2b6a0;
L_0000020c98a87250 .cmp/eq 6, L_0000020c989ed820, L_0000020c98a2b6e8;
L_0000020c98a876b0 .functor MUXZ 32, L_0000020c98a87890, L_0000020c98a2b730, L_0000020c98a87250, C4<>;
L_0000020c98a879d0 .functor MUXZ 32, L_0000020c98a876b0, L_0000020c989eda00, L_0000020c989ee500, C4<>;
L_0000020c98a88790 .concat [ 6 26 0 0], L_0000020c989ed820, L_0000020c98a2b778;
L_0000020c98a88970 .cmp/eq 32, L_0000020c98a88790, L_0000020c98a2b7c0;
L_0000020c98a87b10 .cmp/eq 6, L_0000020c989ec6a0, L_0000020c98a2b808;
L_0000020c98a87cf0 .cmp/eq 6, L_0000020c989ec6a0, L_0000020c98a2b850;
L_0000020c98a88290 .cmp/eq 6, L_0000020c989ed820, L_0000020c98a2b898;
L_0000020c98a88a10 .functor MUXZ 32, L_0000020c989ee570, v0000020c989e7900_0, L_0000020c98a88290, C4<>;
L_0000020c98a874d0 .functor MUXZ 32, L_0000020c98a88a10, L_0000020c989ee1f0, L_0000020c989edd90, C4<>;
S_0000020c989af360 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000020c989af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020c989ae0f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020c989ee8f0 .functor NOT 1, v0000020c989b3190_0, C4<0>, C4<0>, C4<0>;
v0000020c989b3910_0 .net *"_ivl_0", 0 0, L_0000020c989ee8f0;  1 drivers
v0000020c989b1c50_0 .net "in1", 31 0, L_0000020c989ee1f0;  alias, 1 drivers
v0000020c989b3550_0 .net "in2", 31 0, L_0000020c98a879d0;  alias, 1 drivers
v0000020c989b2290_0 .net "out", 31 0, L_0000020c98a87a70;  alias, 1 drivers
v0000020c989b2330_0 .net "s", 0 0, v0000020c989b3190_0;  alias, 1 drivers
L_0000020c98a87a70 .functor MUXZ 32, L_0000020c98a879d0, L_0000020c989ee1f0, L_0000020c989ee8f0, C4<>;
S_0000020c989520e0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000020c989af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000020c98a20090 .param/l "RType" 0 4 2, C4<000000>;
P_0000020c98a200c8 .param/l "add" 0 4 5, C4<100000>;
P_0000020c98a20100 .param/l "addi" 0 4 8, C4<001000>;
P_0000020c98a20138 .param/l "addu" 0 4 5, C4<100001>;
P_0000020c98a20170 .param/l "and_" 0 4 5, C4<100100>;
P_0000020c98a201a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020c98a201e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020c98a20218 .param/l "bne" 0 4 10, C4<000101>;
P_0000020c98a20250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020c98a20288 .param/l "j" 0 4 12, C4<000010>;
P_0000020c98a202c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000020c98a202f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020c98a20330 .param/l "lw" 0 4 8, C4<100011>;
P_0000020c98a20368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020c98a203a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000020c98a203d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000020c98a20410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020c98a20448 .param/l "sll" 0 4 6, C4<000000>;
P_0000020c98a20480 .param/l "slt" 0 4 5, C4<101010>;
P_0000020c98a204b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000020c98a204f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020c98a20528 .param/l "sub" 0 4 5, C4<100010>;
P_0000020c98a20560 .param/l "subu" 0 4 5, C4<100011>;
P_0000020c98a20598 .param/l "sw" 0 4 8, C4<101011>;
P_0000020c98a205d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020c98a20608 .param/l "xori" 0 4 8, C4<001110>;
v0000020c989b2470_0 .var "ALUOp", 3 0;
v0000020c989b3190_0 .var "ALUSrc", 0 0;
v0000020c989b2e70_0 .var "MemReadEn", 0 0;
v0000020c989b25b0_0 .var "MemWriteEn", 0 0;
v0000020c989b32d0_0 .var "MemtoReg", 0 0;
v0000020c989b2650_0 .var "RegDst", 0 0;
v0000020c989b26f0_0 .var "RegWriteEn", 0 0;
v0000020c989b2790_0 .net "funct", 5 0, L_0000020c989ec6a0;  alias, 1 drivers
v0000020c989b2bf0_0 .var "hlt", 0 0;
v0000020c989b2dd0_0 .net "opcode", 5 0, L_0000020c989ed820;  alias, 1 drivers
v0000020c989b2d30_0 .net "rst", 0 0, v0000020c989ebde0_0;  alias, 1 drivers
E_0000020c989adbb0 .event anyedge, v0000020c989b2d30_0, v0000020c989b2dd0_0, v0000020c989b2790_0;
S_0000020c98952330 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000020c989af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000020c989ada70 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000020c989ee880 .functor BUFZ 32, L_0000020c98a87430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020c989b2f10_0 .net "Data_Out", 31 0, L_0000020c989ee880;  alias, 1 drivers
v0000020c989b2fb0 .array "InstMem", 0 1023, 31 0;
v0000020c989b3370_0 .net *"_ivl_0", 31 0, L_0000020c98a87430;  1 drivers
v0000020c989b35f0_0 .net *"_ivl_3", 9 0, L_0000020c98a88510;  1 drivers
v0000020c989b3410_0 .net *"_ivl_4", 11 0, L_0000020c98a86cb0;  1 drivers
L_0000020c98a2b388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c98993130_0 .net *"_ivl_7", 1 0, L_0000020c98a2b388;  1 drivers
v0000020c98993630_0 .net "addr", 31 0, v0000020c989e7900_0;  alias, 1 drivers
v0000020c989e49f0_0 .var/i "i", 31 0;
L_0000020c98a87430 .array/port v0000020c989b2fb0, L_0000020c98a86cb0;
L_0000020c98a88510 .part v0000020c989e7900_0, 0, 10;
L_0000020c98a86cb0 .concat [ 10 2 0 0], L_0000020c98a88510, L_0000020c98a2b388;
S_0000020c989029c0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000020c989af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000020c989ee570 .functor BUFZ 32, L_0000020c98a87750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020c989ee1f0 .functor BUFZ 32, L_0000020c98a885b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020c989e4ef0_0 .net *"_ivl_0", 31 0, L_0000020c98a87750;  1 drivers
v0000020c989e4bd0_0 .net *"_ivl_10", 6 0, L_0000020c98a883d0;  1 drivers
L_0000020c98a2b460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c989e4770_0 .net *"_ivl_13", 1 0, L_0000020c98a2b460;  1 drivers
v0000020c989e4450_0 .net *"_ivl_2", 6 0, L_0000020c98a87f70;  1 drivers
L_0000020c98a2b418 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c989e4630_0 .net *"_ivl_5", 1 0, L_0000020c98a2b418;  1 drivers
v0000020c989e53f0_0 .net *"_ivl_8", 31 0, L_0000020c98a885b0;  1 drivers
v0000020c989e5850_0 .net "clk", 0 0, L_0000020c989edcb0;  alias, 1 drivers
v0000020c989e5710_0 .var/i "i", 31 0;
v0000020c989e5df0_0 .net "readData1", 31 0, L_0000020c989ee570;  alias, 1 drivers
v0000020c989e5a30_0 .net "readData2", 31 0, L_0000020c989ee1f0;  alias, 1 drivers
v0000020c989e4db0_0 .net "readRegister1", 4 0, L_0000020c989ed8c0;  alias, 1 drivers
v0000020c989e5030_0 .net "readRegister2", 4 0, L_0000020c989ecd80;  alias, 1 drivers
v0000020c989e4c70 .array "registers", 31 0, 31 0;
v0000020c989e62f0_0 .net "rst", 0 0, v0000020c989ebde0_0;  alias, 1 drivers
v0000020c989e46d0_0 .net "we", 0 0, v0000020c989b26f0_0;  alias, 1 drivers
v0000020c989e57b0_0 .net "writeData", 31 0, L_0000020c98a86d50;  alias, 1 drivers
v0000020c989e61b0_0 .net "writeRegister", 4 0, L_0000020c98a88b50;  alias, 1 drivers
E_0000020c989add30/0 .event negedge, v0000020c989b2d30_0;
E_0000020c989add30/1 .event posedge, v0000020c989e5850_0;
E_0000020c989add30 .event/or E_0000020c989add30/0, E_0000020c989add30/1;
L_0000020c98a87750 .array/port v0000020c989e4c70, L_0000020c98a87f70;
L_0000020c98a87f70 .concat [ 5 2 0 0], L_0000020c989ed8c0, L_0000020c98a2b418;
L_0000020c98a885b0 .array/port v0000020c989e4c70, L_0000020c98a883d0;
L_0000020c98a883d0 .concat [ 5 2 0 0], L_0000020c989ecd80, L_0000020c98a2b460;
S_0000020c98902b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000020c989029c0;
 .timescale 0 0;
v0000020c989e5530_0 .var/i "i", 31 0;
S_0000020c989517a0 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000020c989af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000020c989adf70 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000020c989edf50 .functor NOT 1, v0000020c989b2650_0, C4<0>, C4<0>, C4<0>;
v0000020c989e4d10_0 .net *"_ivl_0", 0 0, L_0000020c989edf50;  1 drivers
v0000020c989e4e50_0 .net "in1", 4 0, L_0000020c989ecd80;  alias, 1 drivers
v0000020c989e5c10_0 .net "in2", 4 0, L_0000020c989ed0a0;  alias, 1 drivers
v0000020c989e4f90_0 .net "out", 4 0, L_0000020c98a88b50;  alias, 1 drivers
v0000020c989e4b30_0 .net "s", 0 0, v0000020c989b2650_0;  alias, 1 drivers
L_0000020c98a88b50 .functor MUXZ 5, L_0000020c989ed0a0, L_0000020c989ecd80, L_0000020c989edf50, C4<>;
S_0000020c98951930 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000020c989af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020c989ae230 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020c989ee030 .functor NOT 1, v0000020c989b32d0_0, C4<0>, C4<0>, C4<0>;
v0000020c989e52b0_0 .net *"_ivl_0", 0 0, L_0000020c989ee030;  1 drivers
v0000020c989e44f0_0 .net "in1", 31 0, v0000020c989e4810_0;  alias, 1 drivers
v0000020c989e58f0_0 .net "in2", 31 0, v0000020c989e5e90_0;  alias, 1 drivers
v0000020c989e5670_0 .net "out", 31 0, L_0000020c98a86d50;  alias, 1 drivers
v0000020c989e4590_0 .net "s", 0 0, v0000020c989b32d0_0;  alias, 1 drivers
L_0000020c98a86d50 .functor MUXZ 32, v0000020c989e5e90_0, v0000020c989e4810_0, L_0000020c989ee030, C4<>;
S_0000020c9893b7e0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000020c989af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020c9893b970 .param/l "ADD" 0 9 12, C4<0000>;
P_0000020c9893b9a8 .param/l "AND" 0 9 12, C4<0010>;
P_0000020c9893b9e0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000020c9893ba18 .param/l "OR" 0 9 12, C4<0011>;
P_0000020c9893ba50 .param/l "SGT" 0 9 12, C4<0111>;
P_0000020c9893ba88 .param/l "SLL" 0 9 12, C4<1000>;
P_0000020c9893bac0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000020c9893baf8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000020c9893bb30 .param/l "SUB" 0 9 12, C4<0001>;
P_0000020c9893bb68 .param/l "XOR" 0 9 12, C4<0100>;
P_0000020c9893bba0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000020c9893bbd8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000020c98a2b8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c989e6250_0 .net/2u *"_ivl_0", 31 0, L_0000020c98a2b8e0;  1 drivers
v0000020c989e48b0_0 .net "opSel", 3 0, v0000020c989b2470_0;  alias, 1 drivers
v0000020c989e4a90_0 .net "operand1", 31 0, L_0000020c98a874d0;  alias, 1 drivers
v0000020c989e50d0_0 .net "operand2", 31 0, L_0000020c98a87a70;  alias, 1 drivers
v0000020c989e4810_0 .var "result", 31 0;
v0000020c989e5170_0 .net "zero", 0 0, L_0000020c98a888d0;  alias, 1 drivers
E_0000020c989ae270 .event anyedge, v0000020c989b2470_0, v0000020c989e4a90_0, v0000020c989b2290_0;
L_0000020c98a888d0 .cmp/eq 32, v0000020c989e4810_0, L_0000020c98a2b8e0;
S_0000020c9897dde0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000020c989af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000020c98a20650 .param/l "RType" 0 4 2, C4<000000>;
P_0000020c98a20688 .param/l "add" 0 4 5, C4<100000>;
P_0000020c98a206c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000020c98a206f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000020c98a20730 .param/l "and_" 0 4 5, C4<100100>;
P_0000020c98a20768 .param/l "andi" 0 4 8, C4<001100>;
P_0000020c98a207a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020c98a207d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000020c98a20810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020c98a20848 .param/l "j" 0 4 12, C4<000010>;
P_0000020c98a20880 .param/l "jal" 0 4 12, C4<000011>;
P_0000020c98a208b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000020c98a208f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000020c98a20928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020c98a20960 .param/l "or_" 0 4 5, C4<100101>;
P_0000020c98a20998 .param/l "ori" 0 4 8, C4<001101>;
P_0000020c98a209d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020c98a20a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000020c98a20a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000020c98a20a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000020c98a20ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000020c98a20ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000020c98a20b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000020c98a20b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000020c98a20b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020c98a20bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000020c989e5210_0 .var "PCsrc", 1 0;
v0000020c989e5350_0 .net "excep_flag", 0 0, o0000020c989f1048;  alias, 0 drivers
v0000020c989e5b70_0 .net "funct", 5 0, L_0000020c989ec6a0;  alias, 1 drivers
v0000020c989e5f30_0 .net "opcode", 5 0, L_0000020c989ed820;  alias, 1 drivers
v0000020c989e4950_0 .net "operand1", 31 0, L_0000020c989ee570;  alias, 1 drivers
v0000020c989e5490_0 .net "operand2", 31 0, L_0000020c98a87a70;  alias, 1 drivers
v0000020c989e55d0_0 .net "rst", 0 0, v0000020c989ebde0_0;  alias, 1 drivers
E_0000020c989ab3b0/0 .event anyedge, v0000020c989b2d30_0, v0000020c989e5350_0, v0000020c989b2dd0_0, v0000020c989e5df0_0;
E_0000020c989ab3b0/1 .event anyedge, v0000020c989b2290_0, v0000020c989b2790_0;
E_0000020c989ab3b0 .event/or E_0000020c989ab3b0/0, E_0000020c989ab3b0/1;
S_0000020c9897df70 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000020c989af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000020c989e5990 .array "DataMem", 0 1023, 31 0;
v0000020c989e5ad0_0 .net "address", 31 0, v0000020c989e4810_0;  alias, 1 drivers
v0000020c989e5cb0_0 .net "clock", 0 0, L_0000020c989eeb20;  1 drivers
v0000020c989e5fd0_0 .net "data", 31 0, L_0000020c989ee1f0;  alias, 1 drivers
v0000020c989e5d50_0 .var/i "i", 31 0;
v0000020c989e5e90_0 .var "q", 31 0;
v0000020c989e6110_0 .net "rden", 0 0, v0000020c989b2e70_0;  alias, 1 drivers
v0000020c989e72c0_0 .net "wren", 0 0, v0000020c989b25b0_0;  alias, 1 drivers
E_0000020c989ab4f0 .event posedge, v0000020c989e5cb0_0;
S_0000020c98969bf0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000020c989af1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000020c989ab370 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000020c989e81c0_0 .net "PCin", 31 0, L_0000020c98a87bb0;  alias, 1 drivers
v0000020c989e7900_0 .var "PCout", 31 0;
v0000020c989e65a0_0 .net "clk", 0 0, L_0000020c989edcb0;  alias, 1 drivers
v0000020c989e6e60_0 .net "rst", 0 0, v0000020c989ebde0_0;  alias, 1 drivers
    .scope S_0000020c9897dde0;
T_0 ;
    %wait E_0000020c989ab3b0;
    %load/vec4 v0000020c989e55d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020c989e5210_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020c989e5350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020c989e5210_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000020c989e5f30_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000020c989e4950_0;
    %load/vec4 v0000020c989e5490_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000020c989e5f30_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000020c989e4950_0;
    %load/vec4 v0000020c989e5490_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000020c989e5f30_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000020c989e5f30_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000020c989e5f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000020c989e5b70_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020c989e5210_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020c989e5210_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000020c98969bf0;
T_1 ;
    %wait E_0000020c989add30;
    %load/vec4 v0000020c989e6e60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020c989e7900_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020c989e81c0_0;
    %assign/vec4 v0000020c989e7900_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020c98952330;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c989e49f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000020c989e49f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020c989e49f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %load/vec4 v0000020c989e49f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c989e49f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989b2fb0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000020c989520e0;
T_3 ;
    %wait E_0000020c989adbb0;
    %load/vec4 v0000020c989b2d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000020c989b2bf0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c989b3190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c989b26f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c989b25b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c989b32d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020c989b2e70_0, 0;
    %assign/vec4 v0000020c989b2650_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000020c989b2bf0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000020c989b2470_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000020c989b3190_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c989b26f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c989b25b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c989b32d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000020c989b2e70_0, 0, 1;
    %store/vec4 v0000020c989b2650_0, 0, 1;
    %load/vec4 v0000020c989b2dd0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b2bf0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b2650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b26f0_0, 0;
    %load/vec4 v0000020c989b2790_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b3190_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b3190_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b26f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b2650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b3190_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b26f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c989b2650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b3190_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b26f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b3190_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b26f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b3190_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b26f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b3190_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b26f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b3190_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b2e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b26f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b3190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b32d0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b25b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c989b3190_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000020c989b2470_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020c989029c0;
T_4 ;
    %wait E_0000020c989add30;
    %fork t_1, S_0000020c98902b50;
    %jmp t_0;
    .scope S_0000020c98902b50;
t_1 ;
    %load/vec4 v0000020c989e62f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c989e5530_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020c989e5530_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020c989e5530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989e4c70, 0, 4;
    %load/vec4 v0000020c989e5530_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c989e5530_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020c989e46d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020c989e57b0_0;
    %load/vec4 v0000020c989e61b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989e4c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989e4c70, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000020c989029c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020c989029c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c989e5710_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000020c989e5710_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000020c989e5710_0;
    %ix/getv/s 4, v0000020c989e5710_0;
    %load/vec4a v0000020c989e4c70, 4;
    %ix/getv/s 4, v0000020c989e5710_0;
    %load/vec4a v0000020c989e4c70, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020c989e5710_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c989e5710_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000020c9893b7e0;
T_6 ;
    %wait E_0000020c989ae270;
    %load/vec4 v0000020c989e48b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020c989e4810_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000020c989e4a90_0;
    %load/vec4 v0000020c989e50d0_0;
    %add;
    %assign/vec4 v0000020c989e4810_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000020c989e4a90_0;
    %load/vec4 v0000020c989e50d0_0;
    %sub;
    %assign/vec4 v0000020c989e4810_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000020c989e4a90_0;
    %load/vec4 v0000020c989e50d0_0;
    %and;
    %assign/vec4 v0000020c989e4810_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000020c989e4a90_0;
    %load/vec4 v0000020c989e50d0_0;
    %or;
    %assign/vec4 v0000020c989e4810_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000020c989e4a90_0;
    %load/vec4 v0000020c989e50d0_0;
    %xor;
    %assign/vec4 v0000020c989e4810_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000020c989e4a90_0;
    %load/vec4 v0000020c989e50d0_0;
    %or;
    %inv;
    %assign/vec4 v0000020c989e4810_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000020c989e4a90_0;
    %load/vec4 v0000020c989e50d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000020c989e4810_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000020c989e50d0_0;
    %load/vec4 v0000020c989e4a90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000020c989e4810_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000020c989e4a90_0;
    %ix/getv 4, v0000020c989e50d0_0;
    %shiftl 4;
    %assign/vec4 v0000020c989e4810_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000020c989e4a90_0;
    %ix/getv 4, v0000020c989e50d0_0;
    %shiftr 4;
    %assign/vec4 v0000020c989e4810_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000020c9897df70;
T_7 ;
    %wait E_0000020c989ab4f0;
    %load/vec4 v0000020c989e6110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020c989e5ad0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020c989e5990, 4;
    %assign/vec4 v0000020c989e5e90_0, 0;
T_7.0 ;
    %load/vec4 v0000020c989e72c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000020c989e5fd0_0;
    %ix/getv 3, v0000020c989e5ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c989e5990, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000020c9897df70;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000020c9897df70;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c989e5d50_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000020c989e5d50_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000020c989e5d50_0;
    %load/vec4a v0000020c989e5990, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000020c989e5d50_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020c989e5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c989e5d50_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000020c989af1d0;
T_10 ;
    %wait E_0000020c989add30;
    %load/vec4 v0000020c989e94b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020c989e9eb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000020c989e9eb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000020c989e9eb0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020c989aeeb0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c989ebca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c989ebde0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000020c989aeeb0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000020c989ebca0_0;
    %inv;
    %assign/vec4 v0000020c989ebca0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020c989aeeb0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c989ebde0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020c989ebde0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000020c989ebfc0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
