# Loading project CA2
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful with warnings.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 12:53:37 on Dec 12,2020
# Loading work.mips_tb
# Loading work.mips_single_cycle
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
run -all
# The content of mem[2000] = 4294967255
# The content of mem[2004] =         12
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
run -all
add wave sim:/mips_tb/*
# Break key hit
# Simulation stop requested.
restart -f
vsim work.mips_tb
# End time: 12:54:30 on Dec 12,2020, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
# vsim work.mips_tb 
# Start time: 12:54:30 on Dec 12,2020
# Loading work.mips_tb
# Loading work.mips_single_cycle
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
add wave sim:/mips_tb/*
run -all
# The content of mem[2000] = 4294967255
# The content of mem[2004] =         12
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
