

================================================================
== Vitis HLS Report for 'conv3_Pipeline_RELU'
================================================================
* Date:           Sat Nov  4 17:40:23 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bw = alloca i32 1"   --->   Operation 11 'alloca' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val"   --->   Operation 14 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bh_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %bh"   --->   Operation 15 'read' 'bh_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.0.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bw_2 = load i8 %bw" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 18 'load' 'bw_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%icmp_ln139 = icmp_eq  i8 %bw_2, i8 255" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 19 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%add_ln139 = add i8 %bw_2, i8 1" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 20 'add' 'add_ln139' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %for.body8.0.i.split, void %for.end.0.i.exitStub" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 21 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i8 %bw_2" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 22 'trunc' 'trunc_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %bh_read, i7 %trunc_ln139" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i10 %tmp_s" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 24 'zext' 'zext_ln142' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_6 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %zext_ln142" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 25 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_7 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %zext_ln142" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 26 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_7' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %bw_2, i32 7" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 27 'bitselect' 'tmp_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_8 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_6" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 28 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_8' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_9 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_7" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 29 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_9' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %tmp_3, void %arrayidx12412.0.i.case.0, void %arrayidx12412.0.i.case.1" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 30 'br' 'br_ln142' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln139 = store i8 %add_ln139, i8 %bw" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 31 'store' 'store_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln139 = br void %for.body8.0.i" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 32 'br' 'br_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 33 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_8 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_6" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 33 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_8' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_o_9 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_7" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 34 'load' 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_9' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_8, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_9, i1 %tmp_3" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 35 'mux' 'tmp' <Predicate = (!icmp_ln139)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (1.53ns)   --->   Input mux for Operation 36 '%add15_0_i = fadd i32 %tmp, i32 %conv3_biases_0_0_val_read'
ST_3 : Operation 36 [4/4] (4.90ns)   --->   "%add15_0_i = fadd i32 %tmp, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 36 'fadd' 'add15_0_i' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 37 [3/4] (6.43ns)   --->   "%add15_0_i = fadd i32 %tmp, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 37 'fadd' 'add15_0_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 38 [2/4] (6.43ns)   --->   "%add15_0_i = fadd i32 %tmp, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 38 'fadd' 'add15_0_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln140 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_40" [src/conv3.cpp:140->src/conv3.cpp:65]   --->   Operation 39 'specpipeline' 'specpipeline_ln140' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:139->src/conv3.cpp:65]   --->   Operation 41 'specloopname' 'specloopname_ln139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/4] (6.43ns)   --->   "%add15_0_i = fadd i32 %tmp, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 42 'fadd' 'add15_0_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln142 = store i32 %add15_0_i, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_6" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 43 'store' 'store_ln142' <Predicate = (!tmp_3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln142 = br void %arrayidx12412.0.i.exit" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 44 'br' 'br_ln142' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (1.23ns)   --->   "%store_ln142 = store i32 %add15_0_i, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_7" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 45 'store' 'store_ln142' <Predicate = (tmp_3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln142 = br void %arrayidx12412.0.i.exit" [src/conv3.cpp:142->src/conv3.cpp:65]   --->   Operation 46 'br' 'br_ln142' <Predicate = (tmp_3)> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln144 = bitcast i32 %add15_0_i" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 47 'bitcast' 'bitcast_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln144, i32 23, i32 30" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 48 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %bitcast_ln144" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 49 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.76ns)   --->   "%icmp_ln144 = icmp_ne  i8 %tmp_4, i8 255" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 50 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.92ns)   --->   "%icmp_ln144_1 = icmp_eq  i23 %trunc_ln144, i23 0" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 51 'icmp' 'icmp_ln144_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.62ns)   --->   Input mux for Operation 52 '%tmp_5 = fcmp_olt  i32 %add15_0_i, i32 0'
ST_7 : Operation 52 [2/2] (2.15ns)   --->   "%tmp_5 = fcmp_olt  i32 %add15_0_i, i32 0" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 52 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.15> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln144 = or i1 %icmp_ln144_1, i1 %icmp_ln144" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 53 'or' 'or_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_olt  i32 %add15_0_i, i32 0" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 54 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %or_ln144, i1 %tmp_5" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 55 'and' 'and_ln144' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %and_ln144, void %for.inc.0.i, void %if.then.0.i" [src/conv3.cpp:144->src/conv3.cpp:65]   --->   Operation 56 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %tmp_3, void %arrayidx12412.0.i.case.088, void %arrayidx12412.0.i.case.189" [src/conv3.cpp:145->src/conv3.cpp:65]   --->   Operation 57 'br' 'br_ln145' <Predicate = (and_ln144)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln145 = store i32 0, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_6" [src/conv3.cpp:145->src/conv3.cpp:65]   --->   Operation 58 'store' 'store_ln145' <Predicate = (!tmp_3 & and_ln144)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx12412.0.i.exit87" [src/conv3.cpp:145->src/conv3.cpp:65]   --->   Operation 59 'br' 'br_ln145' <Predicate = (!tmp_3 & and_ln144)> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln145 = store i32 0, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_7" [src/conv3.cpp:145->src/conv3.cpp:65]   --->   Operation 60 'store' 'store_ln145' <Predicate = (tmp_3 & and_ln144)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln145 = br void %arrayidx12412.0.i.exit87" [src/conv3.cpp:145->src/conv3.cpp:65]   --->   Operation 61 'br' 'br_ln145' <Predicate = (tmp_3 & and_ln144)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.inc.0.i" [src/conv3.cpp:146->src/conv3.cpp:65]   --->   Operation 62 'br' 'br_ln146' <Predicate = (and_ln144)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.237ns
The critical path consists of the following:
	'alloca' operation ('bw') [5]  (0.000 ns)
	'load' operation ('bw', src/conv3.cpp:139->src/conv3.cpp:65) on local variable 'bw' [13]  (0.000 ns)
	'getelementptr' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_o_6', src/conv3.cpp:142->src/conv3.cpp:65) [24]  (0.000 ns)
	'load' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_o_8', src/conv3.cpp:142->src/conv3.cpp:65) on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_1' [27]  (1.237 ns)

 <State 2>: 1.664ns
The critical path consists of the following:
	'load' operation ('conv3_float_255_255_float_32_5_5_float_float_255_255_o_8', src/conv3.cpp:142->src/conv3.cpp:65) on array 'conv3_float_255_255_float_32_5_5_float_float_255_255_o_1' [27]  (1.237 ns)
	'mux' operation ('tmp', src/conv3.cpp:142->src/conv3.cpp:65) [29]  (0.427 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.535 ns)
'fadd' operation ('add15_0_i', src/conv3.cpp:142->src/conv3.cpp:65) [30]  (4.902 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_0_i', src/conv3.cpp:142->src/conv3.cpp:65) [30]  (6.437 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_0_i', src/conv3.cpp:142->src/conv3.cpp:65) [30]  (6.437 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add15_0_i', src/conv3.cpp:142->src/conv3.cpp:65) [30]  (6.437 ns)

 <State 7>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.623 ns)
'fcmp' operation ('tmp_5', src/conv3.cpp:144->src/conv3.cpp:65) [45]  (2.159 ns)

 <State 8>: 4.306ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', src/conv3.cpp:144->src/conv3.cpp:65) [45]  (2.782 ns)
	'and' operation ('and_ln144', src/conv3.cpp:144->src/conv3.cpp:65) [46]  (0.287 ns)
	blocking operation 1.237 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
