// Seed: 2657224120
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output wire id_2
);
  initial
  fork : SymbolIdentifier
  join : SymbolIdentifier
  assign module_2.SymbolIdentifier.SymbolIdentifier.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd55
) (
    output uwire id_0,
    input uwire _id_1,
    input tri id_2,
    output supply1 id_3
);
  assign id_0 = -1;
  logic [id_1 : id_1] id_5;
  ;
  always @(posedge !id_5 or posedge id_1) begin : LABEL_0
    id_5 <= -1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 #(
    parameter id_0 = 32'd92
) (
    input tri0 _id_0,
    output uwire id_1,
    output wand id_2,
    input tri1 id_3
    , id_6,
    output supply0 id_4
);
  wire id_7;
  ;
  assign id_6[-1==id_0] = id_0;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_1
  );
endmodule
