<stg><name>quad_frame_remapper_Pipeline_3</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index5"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:1 %sext_ln123_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln123

]]></Node>
<StgValue><ssdm name="sext_ln123_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="60">
<![CDATA[
newFuncRoot:2 %sext_ln123_cast = sext i60 %sext_ln123_read

]]></Node>
<StgValue><ssdm name="sext_ln123_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 388800, void @empty_1, void @empty_2, void @empty_0, i32 4, i32 16, i32 256, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i9 0, i9 %loop_index5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %load-store-loop4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
load-store-loop4:0 %loop_index5_load = load i9 %loop_index5

]]></Node>
<StgValue><ssdm name="loop_index5_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
load-store-loop4:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop4:2 %exitcond9 = icmp_eq  i9 %loop_index5_load, i9 360

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop4:3 %empty = add i9 %loop_index5_load, i9 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop4:4 %br_ln0 = br i1 %exitcond9, void %load-store-loop4.split, void %memset.loop.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop4.split:7 %store_ln0 = store i9 %empty, i9 %loop_index5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
load-store-loop4.split:0 %gmem0_addr = getelementptr i128 %gmem0, i64 %sext_ln123_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
load-store-loop4.split:4 %gmem0_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
memset.loop.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="9">
<![CDATA[
load-store-loop4.split:1 %loop_index5_cast = zext i9 %loop_index5_load

]]></Node>
<StgValue><ssdm name="loop_index5_cast"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop4.split:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop4.split:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop4.split:5 %line_buf_in_addr = getelementptr i128 %line_buf_in, i64 0, i64 %loop_index5_cast

]]></Node>
<StgValue><ssdm name="line_buf_in_addr"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="128" op_1_bw="9">
<![CDATA[
load-store-loop4.split:6 %store_ln123 = store i128 %gmem0_addr_read, i9 %line_buf_in_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop4.split:8 %br_ln0 = br void %load-store-loop4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="sext_ln123" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln123"/></StgValue>
</port>
<port id="40" name="line_buf_in" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="line_buf_in"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="42" from="StgValue_41" to="loop_index5" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="_ssdm_op_Read.ap_auto.i60" to="sext_ln123_read" fromId="43" toId="7">
</dataflow>
<dataflow id="45" from="sext_ln123" to="sext_ln123_read" fromId="39" toId="7">
</dataflow>
<dataflow id="46" from="sext_ln123_read" to="sext_ln123_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="47" toId="9">
</dataflow>
<dataflow id="49" from="gmem0" to="specinterface_ln0" fromId="38" toId="9">
</dataflow>
<dataflow id="51" from="empty" to="specinterface_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="54" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="56" from="empty_0" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="61" from="empty_1" to="specinterface_ln0" fromId="60" toId="9">
</dataflow>
<dataflow id="63" from="empty_2" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specinterface_ln0" fromId="65" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_78" to="store_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="loop_index5" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="81" from="loop_index5" to="loop_index5_load" fromId="6" toId="12">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="84" from="gmem0" to="specbitsmap_ln0" fromId="38" toId="13">
</dataflow>
<dataflow id="85" from="loop_index5_load" to="exitcond9" fromId="12" toId="14">
</dataflow>
<dataflow id="87" from="StgValue_86" to="exitcond9" fromId="86" toId="14">
</dataflow>
<dataflow id="88" from="loop_index5_load" to="empty" fromId="12" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_89" to="empty" fromId="89" toId="15">
</dataflow>
<dataflow id="91" from="exitcond9" to="br_ln0" fromId="14" toId="16">
</dataflow>
<dataflow id="92" from="empty" to="store_ln0" fromId="15" toId="17">
</dataflow>
<dataflow id="93" from="loop_index5" to="store_ln0" fromId="6" toId="17">
</dataflow>
<dataflow id="94" from="gmem0" to="gmem0_addr" fromId="38" toId="18">
</dataflow>
<dataflow id="95" from="sext_ln123_cast" to="gmem0_addr" fromId="8" toId="18">
</dataflow>
<dataflow id="97" from="_ssdm_op_Read.m_axi.p1i128" to="gmem0_addr_read" fromId="96" toId="19">
</dataflow>
<dataflow id="98" from="gmem0_addr" to="gmem0_addr_read" fromId="18" toId="19">
</dataflow>
<dataflow id="99" from="loop_index5_load" to="loop_index5_cast" fromId="12" toId="20">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="100" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_74" to="specpipeline_ln0" fromId="74" toId="21">
</dataflow>
<dataflow id="103" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="21">
</dataflow>
<dataflow id="104" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="21">
</dataflow>
<dataflow id="106" from="empty_0" to="specpipeline_ln0" fromId="55" toId="21">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="107" toId="22">
</dataflow>
<dataflow id="110" from="StgValue_109" to="speclooptripcount_ln0" fromId="109" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_109" to="speclooptripcount_ln0" fromId="109" toId="22">
</dataflow>
<dataflow id="112" from="StgValue_109" to="speclooptripcount_ln0" fromId="109" toId="22">
</dataflow>
<dataflow id="113" from="line_buf_in" to="line_buf_in_addr" fromId="40" toId="23">
</dataflow>
<dataflow id="115" from="StgValue_114" to="line_buf_in_addr" fromId="114" toId="23">
</dataflow>
<dataflow id="116" from="loop_index5_cast" to="line_buf_in_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="117" from="gmem0_addr_read" to="store_ln123" fromId="19" toId="24">
</dataflow>
<dataflow id="118" from="line_buf_in_addr" to="store_ln123" fromId="23" toId="24">
</dataflow>
<dataflow id="119" from="exitcond9" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="120" from="exitcond9" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
