# 0 compiles, 7 failed with no errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
vsim -gui work.minicputb
# vsim -gui work.minicputb 
# Start time: 18:31:53 on Apr 12,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
add wave -position insertpoint  \
sim:/minicputb/i_Memory/REG \
sim:/minicputb/i_Memory/RAM
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: akama  Hostname: LAPTOP-JO8QKALK  ProcessID: 15620
#           Attempting to use alternate WLF file "./wlft22km11".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft22km11
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
add wave -position insertpoint  \
sim:/minicputb/i_CU/TinyClock \
sim:/minicputb/i_CU/HugeClock \
sim:/minicputb/i_CU/ClockCycle \
sim:/minicputb/i_CU/DataBusProgram \
sim:/minicputb/i_CU/AddrBusProgram \
sim:/minicputb/i_CU/AddrBusReg \
sim:/minicputb/i_CU/AddrBusMemInput \
sim:/minicputb/i_CU/AddrBusMemOutput \
sim:/minicputb/i_CU/EnRamInput \
sim:/minicputb/i_CU/EnRamOutput \
sim:/minicputb/i_CU/ConBusALU \
sim:/minicputb/i_CU/IR \
sim:/minicputb/i_CU/PC \
sim:/minicputb/i_CU/OPCODE
restart
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 8600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
add wave -position insertpoint  \
sim:/minicputb/i_Memory/REG \
sim:/minicputb/i_Memory/RAM
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 5750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 6950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 7850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 8950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 9400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 9450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 9750 ms  Iteration: 1  Instance: /minicputb/i_CU
# End time: 02:27:02 on Apr 13,2020, Elapsed time: 7:55:09
# Errors: 0, Warnings: 18
