{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 14:57:08 2018 " "Info: Processing started: Tue May 22 14:57:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPPC -c CPPC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPPC -c CPPC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B1 CPPC 12.492 ns Longest " "Info: Longest tpd from source pin \"B1\" to destination pin \"CPPC\" is 12.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns B1 1 PIN PIN_200 2 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_200; Fanout = 2; PIN Node = 'B1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPPC/CPPC.bdf" { { 192 24 192 208 "B1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.078 ns) + CELL(0.178 ns) 7.179 ns inst8~463 2 COMB LCCOMB_X1_Y4_N0 1 " "Info: 2: + IC(6.078 ns) + CELL(0.178 ns) = 7.179 ns; Loc. = LCCOMB_X1_Y4_N0; Fanout = 1; COMB Node = 'inst8~463'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.256 ns" { B1 inst8~463 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPPC/CPPC.bdf" { { 168 560 624 248 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.545 ns) 8.259 ns inst8~466 3 COMB LCCOMB_X1_Y4_N6 1 " "Info: 3: + IC(0.535 ns) + CELL(0.545 ns) = 8.259 ns; Loc. = LCCOMB_X1_Y4_N6; Fanout = 1; COMB Node = 'inst8~466'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { inst8~463 inst8~466 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPPC/CPPC.bdf" { { 168 560 624 248 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 8.724 ns inst8~467 4 COMB LCCOMB_X1_Y4_N24 1 " "Info: 4: + IC(0.287 ns) + CELL(0.178 ns) = 8.724 ns; Loc. = LCCOMB_X1_Y4_N24; Fanout = 1; COMB Node = 'inst8~467'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { inst8~466 inst8~467 } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPPC/CPPC.bdf" { { 168 560 624 248 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(2.900 ns) 12.492 ns CPPC 5 PIN PIN_46 0 " "Info: 5: + IC(0.868 ns) + CELL(2.900 ns) = 12.492 ns; Loc. = PIN_46; Fanout = 0; PIN Node = 'CPPC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.768 ns" { inst8~467 CPPC } "NODE_NAME" } } { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPPC/CPPC.bdf" { { 200 648 824 216 "CPPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.724 ns ( 37.82 % ) " "Info: Total cell delay = 4.724 ns ( 37.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.768 ns ( 62.18 % ) " "Info: Total interconnect delay = 7.768 ns ( 62.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.492 ns" { B1 inst8~463 inst8~466 inst8~467 CPPC } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.492 ns" { B1 {} B1~combout {} inst8~463 {} inst8~466 {} inst8~467 {} CPPC {} } { 0.000ns 0.000ns 6.078ns 0.535ns 0.287ns 0.868ns } { 0.000ns 0.923ns 0.178ns 0.545ns 0.178ns 2.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 14:57:08 2018 " "Info: Processing ended: Tue May 22 14:57:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
