

================================================================
== Vitis HLS Report for 'radix'
================================================================
* Date:           Fri Nov 25 09:13:46 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.233 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_radix_Pipeline_VITIS_LOOP_67_1_fu_129  |radix_Pipeline_VITIS_LOOP_67_1  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_radix_Pipeline_VITIS_LOOP_9_1_fu_138   |radix_Pipeline_VITIS_LOOP_9_1   |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
        |grp_radix_Pipeline_VITIS_LOOP_20_1_fu_145  |radix_Pipeline_VITIS_LOOP_20_1  |       79|       79|   0.790 us|   0.790 us|   79|   79|       no|
        |grp_radix_Pipeline_VITIS_LOOP_26_2_fu_153  |radix_Pipeline_VITIS_LOOP_26_2  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_radix_Pipeline_VITIS_LOOP_30_3_fu_159  |radix_Pipeline_VITIS_LOOP_30_3  |       81|       81|   0.810 us|   0.810 us|   81|   81|       no|
        |grp_radix_Pipeline_VITIS_LOOP_34_4_fu_166  |radix_Pipeline_VITIS_LOOP_34_4  |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_radix_Pipeline_VITIS_LOOP_38_5_fu_172  |radix_Pipeline_VITIS_LOOP_38_5  |       81|       81|   0.810 us|   0.810 us|   81|   81|       no|
        |grp_radix_Pipeline_VITIS_LOOP_43_6_fu_180  |radix_Pipeline_VITIS_LOOP_43_6  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 127
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%place_1 = alloca i32 1"   --->   Operation 128 'alloca' 'place_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%max_5_loc = alloca i64 1"   --->   Operation 129 'alloca' 'max_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%max_2_loc = alloca i64 1"   --->   Operation 130 'alloca' 'max_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.73ns)   --->   "%count = alloca i64 1" [../../Code/radix/radix.c:24]   --->   Operation 131 'alloca' 'count' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 132 [1/1] (0.73ns)   --->   "%output = alloca i64 1" [../../Code/radix/radix.c:17]   --->   Operation 132 'alloca' 'output' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 133 [1/1] (0.73ns)   --->   "%vla13 = alloca i64 1" [../../Code/radix/radix.c:65]   --->   Operation 133 'alloca' 'vla13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 134 [1/1] (1.00ns)   --->   "%input_r_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %input_r" [../../Code/radix/radix.c:68]   --->   Operation 134 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 135 [1/1] (0.70ns)   --->   "%icmp_ln70 = icmp_eq  i8 %input_r_read, i8 44" [../../Code/radix/radix.c:70]   --->   Operation 135 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [2/2] (0.00ns)   --->   "%call_ln70 = call void @radix_Pipeline_VITIS_LOOP_67_1, i1 %icmp_ln70, i32 %vla13, i8 %input_r_read" [../../Code/radix/radix.c:70]   --->   Operation 136 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 137 [1/1] (0.46ns)   --->   "%store_ln53 = store i32 1, i32 %place_1" [../../Code/radix/radix.c:53]   --->   Operation 137 'store' 'store_ln53' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln70 = call void @radix_Pipeline_VITIS_LOOP_67_1, i1 %icmp_ln70, i32 %vla13, i8 %input_r_read" [../../Code/radix/radix.c:70]   --->   Operation 138 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%array = getelementptr i32 %vla13, i64 0, i64 0" [../../Code/radix/radix.c:65]   --->   Operation 139 'getelementptr' 'array' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [2/2] (0.73ns)   --->   "%max = load i3 %array" [../../Code/radix/radix.c:8]   --->   Operation 140 'load' 'max' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 141 [1/2] (0.73ns)   --->   "%max = load i3 %array" [../../Code/radix/radix.c:8]   --->   Operation 141 'load' 'max' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 0.46>
ST_5 : Operation 142 [2/2] (0.46ns)   --->   "%call_ln8 = call void @radix_Pipeline_VITIS_LOOP_9_1, i32 %max, i32 %vla13, i32 %max_2_loc" [../../Code/radix/radix.c:8]   --->   Operation 142 'call' 'call_ln8' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.18>
ST_6 : Operation 143 [1/2] (1.18ns)   --->   "%call_ln8 = call void @radix_Pipeline_VITIS_LOOP_9_1, i32 %max, i32 %vla13, i32 %max_2_loc" [../../Code/radix/radix.c:8]   --->   Operation 143 'call' 'call_ln8' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%spectopmodule_ln57 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [../../Code/radix/radix.c:57]   --->   Operation 144 'spectopmodule' 'spectopmodule_ln57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%max_2_loc_load = load i32 %max_2_loc"   --->   Operation 151 'load' 'max_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%count_addr = getelementptr i32 %count, i64 0, i64 0"   --->   Operation 152 'getelementptr' 'count_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.cond.i" [../../Code/radix/radix.c:53]   --->   Operation 153 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.43>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%place_2 = load i32 %place_1" [../../Code/radix/radix.c:53]   --->   Operation 154 'load' 'place_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [36/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 155 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.43>
ST_9 : Operation 156 [35/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 156 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.43>
ST_10 : Operation 157 [34/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 157 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.43>
ST_11 : Operation 158 [33/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 158 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.43>
ST_12 : Operation 159 [32/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 159 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.43>
ST_13 : Operation 160 [31/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 160 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.43>
ST_14 : Operation 161 [30/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 161 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.43>
ST_15 : Operation 162 [29/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 162 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.43>
ST_16 : Operation 163 [28/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 163 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.43>
ST_17 : Operation 164 [27/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 164 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.43>
ST_18 : Operation 165 [26/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 165 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.43>
ST_19 : Operation 166 [25/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 166 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.43>
ST_20 : Operation 167 [24/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 167 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.43>
ST_21 : Operation 168 [23/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 168 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.43>
ST_22 : Operation 169 [22/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 169 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.43>
ST_23 : Operation 170 [21/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 170 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.43>
ST_24 : Operation 171 [20/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 171 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.43>
ST_25 : Operation 172 [19/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 172 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.43>
ST_26 : Operation 173 [18/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 173 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.43>
ST_27 : Operation 174 [17/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 174 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.43>
ST_28 : Operation 175 [16/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 175 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.43>
ST_29 : Operation 176 [15/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 176 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.43>
ST_30 : Operation 177 [14/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 177 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.43>
ST_31 : Operation 178 [13/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 178 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.43>
ST_32 : Operation 179 [12/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 179 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.43>
ST_33 : Operation 180 [11/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 180 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.43>
ST_34 : Operation 181 [10/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 181 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.43>
ST_35 : Operation 182 [9/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 182 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.43>
ST_36 : Operation 183 [8/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 183 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.43>
ST_37 : Operation 184 [7/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 184 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.43>
ST_38 : Operation 185 [6/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 185 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.43>
ST_39 : Operation 186 [5/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 186 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.43>
ST_40 : Operation 187 [4/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 187 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.43>
ST_41 : Operation 188 [3/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 188 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.43>
ST_42 : Operation 189 [2/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 189 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.23>
ST_43 : Operation 190 [1/36] (1.43ns)   --->   "%sdiv_ln53 = sdiv i32 %max_2_loc_load, i32 %place_2" [../../Code/radix/radix.c:53]   --->   Operation 190 'sdiv' 'sdiv_ln53' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 191 [1/1] (0.80ns)   --->   "%icmp_ln53 = icmp_sgt  i32 %sdiv_ln53, i32 0" [../../Code/radix/radix.c:53]   --->   Operation 191 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %radixsort.exit, void %for.inc.i" [../../Code/radix/radix.c:53]   --->   Operation 192 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 193 [2/2] (0.73ns)   --->   "%vla13_load = load i3 %array" [../../Code/radix/radix.c:18]   --->   Operation 193 'load' 'vla13_load' <Predicate = (icmp_ln53)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_43 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node place)   --->   "%shl_ln53 = shl i32 %place_2, i32 3" [../../Code/radix/radix.c:53]   --->   Operation 194 'shl' 'shl_ln53' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_43 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node place)   --->   "%shl_ln53_1 = shl i32 %place_2, i32 1" [../../Code/radix/radix.c:53]   --->   Operation 195 'shl' 'shl_ln53_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_43 : Operation 196 [1/1] (1.14ns) (out node of the LUT)   --->   "%place = add i32 %shl_ln53, i32 %shl_ln53_1" [../../Code/radix/radix.c:53]   --->   Operation 196 'add' 'place' <Predicate = (icmp_ln53)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 197 [1/1] (0.46ns)   --->   "%store_ln53 = store i32 %place, i32 %place_1" [../../Code/radix/radix.c:53]   --->   Operation 197 'store' 'store_ln53' <Predicate = (icmp_ln53)> <Delay = 0.46>
ST_43 : Operation 198 [1/1] (1.00ns)   --->   "%write_ln88 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %output_r, i32 60" [../../Code/radix/radix.c:88]   --->   Operation 198 'write' 'write_ln88' <Predicate = (!icmp_ln53)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_43 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln89 = ret" [../../Code/radix/radix.c:89]   --->   Operation 199 'ret' 'ret_ln89' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 2.16>
ST_44 : Operation 200 [1/2] (0.73ns)   --->   "%vla13_load = load i3 %array" [../../Code/radix/radix.c:18]   --->   Operation 200 'load' 'vla13_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_44 : Operation 201 [36/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 201 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.43>
ST_45 : Operation 202 [35/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 202 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.43>
ST_46 : Operation 203 [34/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 203 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.43>
ST_47 : Operation 204 [33/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 204 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.43>
ST_48 : Operation 205 [32/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 205 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.43>
ST_49 : Operation 206 [31/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 206 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.43>
ST_50 : Operation 207 [30/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 207 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.43>
ST_51 : Operation 208 [29/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 208 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.43>
ST_52 : Operation 209 [28/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 209 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.43>
ST_53 : Operation 210 [27/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 210 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.43>
ST_54 : Operation 211 [26/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 211 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.43>
ST_55 : Operation 212 [25/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 212 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.43>
ST_56 : Operation 213 [24/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 213 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.43>
ST_57 : Operation 214 [23/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 214 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.43>
ST_58 : Operation 215 [22/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 215 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.43>
ST_59 : Operation 216 [21/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 216 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.43>
ST_60 : Operation 217 [20/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 217 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 1.43>
ST_61 : Operation 218 [19/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 218 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 1.43>
ST_62 : Operation 219 [18/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 219 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 1.43>
ST_63 : Operation 220 [17/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 220 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 1.43>
ST_64 : Operation 221 [16/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 221 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 1.43>
ST_65 : Operation 222 [15/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 222 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 1.43>
ST_66 : Operation 223 [14/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 223 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 1.43>
ST_67 : Operation 224 [13/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 224 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 1.43>
ST_68 : Operation 225 [12/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 225 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 1.43>
ST_69 : Operation 226 [11/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 226 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 1.43>
ST_70 : Operation 227 [10/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 227 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 1.43>
ST_71 : Operation 228 [9/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 228 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 1.43>
ST_72 : Operation 229 [8/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 229 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 1.43>
ST_73 : Operation 230 [7/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 230 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 1.43>
ST_74 : Operation 231 [6/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 231 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 1.43>
ST_75 : Operation 232 [5/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 232 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 1.43>
ST_76 : Operation 233 [4/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 233 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 1.43>
ST_77 : Operation 234 [3/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 234 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 1.43>
ST_78 : Operation 235 [2/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 235 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.86>
ST_79 : Operation 236 [1/36] (1.43ns)   --->   "%sdiv_ln18 = sdiv i32 %vla13_load, i32 %place_2" [../../Code/radix/radix.c:18]   --->   Operation 236 'sdiv' 'sdiv_ln18' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 237 [36/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 237 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 1.43>
ST_80 : Operation 238 [35/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 238 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 1.43>
ST_81 : Operation 239 [34/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 239 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 1.43>
ST_82 : Operation 240 [33/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 240 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 1.43>
ST_83 : Operation 241 [32/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 241 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 1.43>
ST_84 : Operation 242 [31/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 242 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 1.43>
ST_85 : Operation 243 [30/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 243 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 1.43>
ST_86 : Operation 244 [29/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 244 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 1.43>
ST_87 : Operation 245 [28/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 245 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 1.43>
ST_88 : Operation 246 [27/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 246 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 1.43>
ST_89 : Operation 247 [26/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 247 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 1.43>
ST_90 : Operation 248 [25/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 248 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 1.43>
ST_91 : Operation 249 [24/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 249 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 1.43>
ST_92 : Operation 250 [23/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 250 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 1.43>
ST_93 : Operation 251 [22/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 251 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 1.43>
ST_94 : Operation 252 [21/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 252 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 1.43>
ST_95 : Operation 253 [20/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 253 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 1.43>
ST_96 : Operation 254 [19/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 254 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 1.43>
ST_97 : Operation 255 [18/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 255 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 1.43>
ST_98 : Operation 256 [17/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 256 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 1.43>
ST_99 : Operation 257 [16/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 257 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 1.43>
ST_100 : Operation 258 [15/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 258 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 1.43>
ST_101 : Operation 259 [14/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 259 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 1.43>
ST_102 : Operation 260 [13/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 260 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 1.43>
ST_103 : Operation 261 [12/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 261 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 1.43>
ST_104 : Operation 262 [11/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 262 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 1.43>
ST_105 : Operation 263 [10/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 263 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 1.43>
ST_106 : Operation 264 [9/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 264 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 1.43>
ST_107 : Operation 265 [8/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 265 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 1.43>
ST_108 : Operation 266 [7/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 266 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 1.43>
ST_109 : Operation 267 [6/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 267 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 1.43>
ST_110 : Operation 268 [5/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 268 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 1.43>
ST_111 : Operation 269 [4/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 269 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 1.43>
ST_112 : Operation 270 [3/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 270 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 1.43>
ST_113 : Operation 271 [2/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 271 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 1.89>
ST_114 : Operation 272 [1/36] (1.43ns)   --->   "%max_4 = srem i32 %sdiv_ln18, i32 10" [../../Code/radix/radix.c:18]   --->   Operation 272 'srem' 'max_4' <Predicate = true> <Delay = 1.43> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 5> <Delay = 1.43> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i5 %max_4" [../../Code/radix/radix.c:18]   --->   Operation 273 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 274 [2/2] (0.46ns)   --->   "%call_ln18 = call void @radix_Pipeline_VITIS_LOOP_20_1, i5 %trunc_ln18, i32 %vla13, i32 %place_2, i32 %max_5_loc" [../../Code/radix/radix.c:18]   --->   Operation 274 'call' 'call_ln18' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 115 <SV = 114> <Delay = 0.00>
ST_115 : Operation 275 [1/2] (0.00ns)   --->   "%call_ln18 = call void @radix_Pipeline_VITIS_LOOP_20_1, i5 %trunc_ln18, i32 %vla13, i32 %place_2, i32 %max_5_loc" [../../Code/radix/radix.c:18]   --->   Operation 275 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 116 <SV = 115> <Delay = 1.53>
ST_116 : Operation 276 [1/1] (0.00ns)   --->   "%max_5_loc_load = load i32 %max_5_loc"   --->   Operation 276 'load' 'max_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 277 [2/2] (1.53ns)   --->   "%call_ln0 = call void @radix_Pipeline_VITIS_LOOP_26_2, i32 %max_5_loc_load, i32 %count"   --->   Operation 277 'call' 'call_ln0' <Predicate = true> <Delay = 1.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 117 <SV = 116> <Delay = 0.00>
ST_117 : Operation 278 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_Pipeline_VITIS_LOOP_26_2, i32 %max_5_loc_load, i32 %count"   --->   Operation 278 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 118 <SV = 117> <Delay = 0.00>
ST_118 : Operation 279 [2/2] (0.00ns)   --->   "%call_ln65 = call void @radix_Pipeline_VITIS_LOOP_30_3, i32 %vla13, i32 %place_2, i32 %count" [../../Code/radix/radix.c:65]   --->   Operation 279 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 119 <SV = 118> <Delay = 0.00>
ST_119 : Operation 280 [1/2] (0.00ns)   --->   "%call_ln65 = call void @radix_Pipeline_VITIS_LOOP_30_3, i32 %vla13, i32 %place_2, i32 %count" [../../Code/radix/radix.c:65]   --->   Operation 280 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 120 <SV = 119> <Delay = 0.73>
ST_120 : Operation 281 [2/2] (0.73ns)   --->   "%count_load = load i3 %count_addr"   --->   Operation 281 'load' 'count_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 121 <SV = 120> <Delay = 0.73>
ST_121 : Operation 282 [1/2] (0.73ns)   --->   "%count_load = load i3 %count_addr"   --->   Operation 282 'load' 'count_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 122 <SV = 121> <Delay = 0.46>
ST_122 : Operation 283 [2/2] (0.46ns)   --->   "%call_ln0 = call void @radix_Pipeline_VITIS_LOOP_34_4, i32 %count_load, i32 %count"   --->   Operation 283 'call' 'call_ln0' <Predicate = true> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 123 <SV = 122> <Delay = 0.00>
ST_123 : Operation 284 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_Pipeline_VITIS_LOOP_34_4, i32 %count_load, i32 %count"   --->   Operation 284 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 124 <SV = 123> <Delay = 0.00>
ST_124 : Operation 285 [2/2] (0.00ns)   --->   "%call_ln65 = call void @radix_Pipeline_VITIS_LOOP_38_5, i32 %vla13, i32 %place_2, i32 %count, i32 %output" [../../Code/radix/radix.c:65]   --->   Operation 285 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 125 <SV = 124> <Delay = 0.00>
ST_125 : Operation 286 [1/2] (0.00ns)   --->   "%call_ln65 = call void @radix_Pipeline_VITIS_LOOP_38_5, i32 %vla13, i32 %place_2, i32 %count, i32 %output" [../../Code/radix/radix.c:65]   --->   Operation 286 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 126 <SV = 125> <Delay = 0.00>
ST_126 : Operation 287 [2/2] (0.00ns)   --->   "%call_ln17 = call void @radix_Pipeline_VITIS_LOOP_43_6, i32 %output, i32 %vla13" [../../Code/radix/radix.c:17]   --->   Operation 287 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 127 <SV = 126> <Delay = 0.00>
ST_127 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../../Code/radix/radix.c:16]   --->   Operation 288 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 289 [1/2] (0.00ns)   --->   "%call_ln17 = call void @radix_Pipeline_VITIS_LOOP_43_6, i32 %output, i32 %vla13" [../../Code/radix/radix.c:17]   --->   Operation 289 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_127 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.cond.i" [../../Code/radix/radix.c:53]   --->   Operation 290 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
place_1            (alloca       ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
max_5_loc          (alloca       ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
max_2_loc          (alloca       ) [ 00111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
count              (alloca       ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
output             (alloca       ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
vla13              (alloca       ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
input_r_read       (read         ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln70          (icmp         ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53         (store        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln70          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
array              (getelementptr) [ 00001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
max                (load         ) [ 00000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln8           (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln57 (spectopmodule) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
max_2_loc_load     (load         ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
count_addr         (getelementptr) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln53            (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
place_2            (load         ) [ 00000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100]
sdiv_ln53          (sdiv         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln53          (icmp         ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln53            (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln53           (shl          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln53_1         (shl          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
place              (add          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln53         (store        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln88         (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln89           (ret          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
vla13_load         (load         ) [ 00000000000000000000000000000000000000000000011111111111111111111111111111111111000000000000000000000000000000000000000000000000]
sdiv_ln18          (sdiv         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111110000000000000]
max_4              (srem         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln18         (trunc        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
call_ln18          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
max_5_loc_load     (load         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
call_ln0           (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln65          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
count_load         (load         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000]
call_ln0           (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln65          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln16  (specloopname ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln17          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln53            (br           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_67_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_9_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_20_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_26_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_30_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_34_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_38_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_Pipeline_VITIS_LOOP_43_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="place_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="place_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="max_5_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="113"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_5_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="max_2_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_2_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="count_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="output_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="vla13_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla13/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_r_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln88_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln88/43 "/>
</bind>
</comp>

<comp id="104" class="1004" name="array_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max/3 vla13_load/43 "/>
</bind>
</comp>

<comp id="117" class="1004" name="count_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="1" slack="0"/>
<pin id="121" dir="1" index="3" bw="3" slack="113"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_addr/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="113"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/120 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_67_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="0" index="3" bw="8" slack="0"/>
<pin id="134" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln70/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_9_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="3" bw="32" slack="4"/>
<pin id="143" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln8/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_20_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="3" bw="32" slack="106"/>
<pin id="150" dir="0" index="4" bw="32" slack="113"/>
<pin id="151" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/114 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_26_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/116 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_30_3_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="32" slack="110"/>
<pin id="163" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/118 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_34_4_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/122 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_38_5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="32" slack="116"/>
<pin id="176" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="178" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/124 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_radix_Pipeline_VITIS_LOOP_43_6_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/126 "/>
</bind>
</comp>

<comp id="186" class="1005" name="reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max vla13_load "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln70_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln53_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="max_2_loc_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="6"/>
<pin id="205" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_2_loc_load/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="place_2_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="7"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="place_2/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln53/8 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln53_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/43 "/>
</bind>
</comp>

<comp id="220" class="1004" name="shl_ln53_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln53/43 "/>
</bind>
</comp>

<comp id="225" class="1004" name="shl_ln53_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln53_1/43 "/>
</bind>
</comp>

<comp id="230" class="1004" name="place_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="place/43 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln53_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="42"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/43 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="36"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln18/44 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="max_4/79 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln18_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/114 "/>
</bind>
</comp>

<comp id="257" class="1004" name="max_5_loc_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="115"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_5_loc_load/116 "/>
</bind>
</comp>

<comp id="261" class="1005" name="place_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="place_1 "/>
</bind>
</comp>

<comp id="268" class="1005" name="max_5_loc_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="113"/>
<pin id="270" dir="1" index="1" bw="32" slack="113"/>
</pin_list>
<bind>
<opset="max_5_loc "/>
</bind>
</comp>

<comp id="274" class="1005" name="max_2_loc_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="4"/>
<pin id="276" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="max_2_loc "/>
</bind>
</comp>

<comp id="280" class="1005" name="input_r_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="1"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="285" class="1005" name="icmp_ln70_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="290" class="1005" name="array_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="1"/>
<pin id="292" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="array "/>
</bind>
</comp>

<comp id="298" class="1005" name="count_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="113"/>
<pin id="300" dir="1" index="1" bw="3" slack="113"/>
</pin_list>
<bind>
<opset="count_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="place_2_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="36"/>
<pin id="305" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="place_2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="sdiv_ln18_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sdiv_ln18 "/>
</bind>
</comp>

<comp id="319" class="1005" name="trunc_ln18_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="1"/>
<pin id="321" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="327" class="1005" name="count_load_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="86" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="137"><net_src comp="90" pin="2"/><net_sink comp="129" pin=3"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="158"><net_src comp="52" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="171"><net_src comp="56" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="185"><net_src comp="60" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="111" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="195"><net_src comp="90" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="220" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="111" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="264"><net_src comp="66" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="271"><net_src comp="70" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="277"><net_src comp="74" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="283"><net_src comp="90" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="129" pin=3"/></net>

<net id="288"><net_src comp="191" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="293"><net_src comp="104" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="301"><net_src comp="117" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="306"><net_src comp="206" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="145" pin=3"/></net>

<net id="309"><net_src comp="303" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="310"><net_src comp="303" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="317"><net_src comp="241" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="322"><net_src comp="252" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="330"><net_src comp="124" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="166" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {43 }
 - Input state : 
	Port: radix : input_r | {1 }
  - Chain level:
	State 1
		call_ln70 : 1
		store_ln53 : 1
	State 2
	State 3
		max : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		sdiv_ln53 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		icmp_ln53 : 1
		br_ln53 : 2
		store_ln53 : 1
	State 44
		sdiv_ln18 : 1
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
		max_4 : 1
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
		trunc_ln18 : 1
		call_ln18 : 2
	State 115
	State 116
		call_ln0 : 1
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|          | grp_radix_Pipeline_VITIS_LOOP_67_1_fu_129 |    0    |    69   |    60   |
|          |  grp_radix_Pipeline_VITIS_LOOP_9_1_fu_138 |   0.46  |    39   |    82   |
|          | grp_radix_Pipeline_VITIS_LOOP_20_1_fu_145 |   1.38  |   4702  |   3576  |
|   call   | grp_radix_Pipeline_VITIS_LOOP_26_2_fu_153 |    0    |    3    |    30   |
|          | grp_radix_Pipeline_VITIS_LOOP_30_3_fu_159 |   1.84  |   4770  |   3633  |
|          | grp_radix_Pipeline_VITIS_LOOP_34_4_fu_166 |   0.46  |    39   |    69   |
|          | grp_radix_Pipeline_VITIS_LOOP_38_5_fu_172 |   1.84  |   4770  |   3624  |
|          | grp_radix_Pipeline_VITIS_LOOP_43_6_fu_180 |   0.46  |    72   |    30   |
|----------|-------------------------------------------|---------|---------|---------|
|   sdiv   |                 grp_fu_209                |    0    |   394   |   238   |
|          |                 grp_fu_241                |    0    |   394   |   238   |
|----------|-------------------------------------------|---------|---------|---------|
|   srem   |                 grp_fu_246                |    0    |   394   |   238   |
|----------|-------------------------------------------|---------|---------|---------|
|    add   |                place_fu_230               |    0    |    0    |    39   |
|----------|-------------------------------------------|---------|---------|---------|
|   icmp   |              icmp_ln70_fu_191             |    0    |    0    |    11   |
|          |              icmp_ln53_fu_214             |    0    |    0    |    20   |
|----------|-------------------------------------------|---------|---------|---------|
|   read   |          input_r_read_read_fu_90          |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   write  |           write_ln88_write_fu_96          |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|    shl   |              shl_ln53_fu_220              |    0    |    0    |    0    |
|          |             shl_ln53_1_fu_225             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   trunc  |             trunc_ln18_fu_252             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |   6.44  |  15646  |  11888  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
| count|    0   |   64   |    3   |    0   |
|output|    0   |   32   |    5   |    0   |
| vla13|    0   |   32   |    4   |    0   |
+------+--------+--------+--------+--------+
| Total|    0   |   128  |   12   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    array_reg_290   |    3   |
| count_addr_reg_298 |    3   |
| count_load_reg_327 |   32   |
|  icmp_ln70_reg_285 |    1   |
|input_r_read_reg_280|    8   |
|  max_2_loc_reg_274 |   32   |
|  max_5_loc_reg_268 |   32   |
|   place_1_reg_261  |   32   |
|   place_2_reg_303  |   32   |
|       reg_186      |   32   |
|  sdiv_ln18_reg_314 |   32   |
| trunc_ln18_reg_319 |    5   |
+--------------------+--------+
|        Total       |   244  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|             grp_access_fu_111             |  p0  |   2  |   3  |    6   ||    9    |
| grp_radix_Pipeline_VITIS_LOOP_67_1_fu_129 |  p1  |   2  |   1  |    2   ||    9    |
| grp_radix_Pipeline_VITIS_LOOP_67_1_fu_129 |  p3  |   2  |   8  |   16   ||    9    |
| grp_radix_Pipeline_VITIS_LOOP_20_1_fu_145 |  p1  |   2  |   5  |   10   ||    9    |
|                 grp_fu_246                |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   98   ||   2.3   ||    45   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |  15646 |  11888 |    -   |
|   Memory  |    0   |    -   |   128  |   12   |    0   |
|Multiplexer|    -   |    2   |    -   |   45   |    -   |
|  Register |    -   |    -   |   244  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    8   |  16018 |  11945 |    0   |
+-----------+--------+--------+--------+--------+--------+
