--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf -ucf
mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 125665797 paths analyzed, 1407 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  53.530ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/DATA_RAM/Mram_data1 (RAMB18_X3Y17.WEA0), 687865 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/DATA_RAM/Mram_data1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.777ns (Levels of Logic = 4)
  Clock Path Skew:      -0.361ns (4.069 - 4.430)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/DATA_RAM/Mram_data1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X146Y11.CMUX     Tshcko                0.285   BTN_SCAN/btn_x<2>
                                                         BTN_SCAN/result_16
    SLICE_X120Y51.A2       net (fanout=5)        1.609   BTN_SCAN/result<16>
    SLICE_X120Y51.A        Tilo                  0.043   MIPS/MIPS_CORE/cpu_en
                                                         MIPS/MIPS_CORE/CONTROLLER/Mmux_cpu_en11
    SLICE_X108Y41.B1       net (fanout=19)       0.893   MIPS/MIPS_CORE/cpu_en
    SLICE_X108Y41.B        Tilo                  0.043   MIPS/mem_wen
                                                         MIPS/MIPS_CORE/DATAPATH/mem_wen1
    SLICE_X108Y45.B2       net (fanout=2)        0.550   MIPS/mem_wen
    SLICE_X108Y45.B        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out<0>
                                                         MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>6_SW0
    SLICE_X103Y44.C5       net (fanout=1)        0.405   N45
    SLICE_X103Y44.C        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/pc_src_ctrl[2]_inst_addr[31]_select_13_OUT<18>2
                                                         MIPS/DATA_RAM/we_GND_18_o_AND_69_o1
    RAMB18_X3Y17.WEA0      net (fanout=8)        0.459   MIPS/DATA_RAM/we_GND_18_o_AND_69_o
    RAMB18_X3Y17.CLKARDCLK Trcck_WEA             0.404   MIPS/DATA_RAM/Mram_data1
                                                         MIPS/DATA_RAM/Mram_data1
    ---------------------------------------------------  ---------------------------
    Total                                        4.777ns (0.861ns logic, 3.916ns route)
                                                         (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_9 (FF)
  Destination:          MIPS/DATA_RAM/Mram_data1 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      7.896ns (Levels of Logic = 15)
  Clock Path Skew:      0.009ns (0.136 - 0.127)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_9 to MIPS/DATA_RAM/Mram_data1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X104Y36.CMUX     Tshcko                0.317   MIPS/MIPS_CORE/DATAPATH/inst_addr<7>
                                                         MIPS/MIPS_CORE/DATAPATH/inst_addr_9
    SLICE_X101Y46.C1       net (fanout=5)        0.867   MIPS/MIPS_CORE/DATAPATH/inst_addr<9>
    SLICE_X101Y46.C        Tilo                  0.043   MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o22
                                                         MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o2_2
    SLICE_X111Y34.A2       net (fanout=8)        1.070   MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o22
    SLICE_X111Y34.A        Tilo                  0.043   MIPS/INST_ROM/_n0008<31>
                                                         MIPS/INST_ROM/Mmux_dout81_1
    SLICE_X110Y35.A1       net (fanout=3)        0.574   MIPS/INST_ROM/Mmux_dout81
    SLICE_X110Y35.AMUX     Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_b[4]_read_port_7_OUT<5>
                                                         MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile11_RAMA
    SLICE_X108Y35.D2       net (fanout=3)        0.452   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_b[4]_read_port_7_OUT<0>
    SLICE_X108Y35.D        Tilo                  0.043   N87
                                                         MIPS/MIPS_CORE/DATAPATH/Mmux_opb110_SW0
    SLICE_X108Y35.C5       net (fanout=1)        0.164   N87
    SLICE_X108Y35.C        Tilo                  0.043   N87
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_lut<0>
    SLICE_X104Y38.A4       net (fanout=1)        0.480   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_lut<0>
    SLICE_X104Y38.COUT     Topcya                0.289   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<3>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_lut<0>_rt
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<3>
    SLICE_X104Y39.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<3>
    SLICE_X104Y39.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<7>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<7>
    SLICE_X104Y40.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<7>
    SLICE_X104Y40.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
    SLICE_X104Y41.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
    SLICE_X104Y41.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
    SLICE_X104Y42.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
    SLICE_X104Y42.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
    SLICE_X104Y43.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
    SLICE_X104Y43.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
    SLICE_X104Y44.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
    SLICE_X104Y44.BMUX     Tcinb                 0.247   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<27>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<27>
    SLICE_X102Y47.B1       net (fanout=1)        0.637   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_split<7>
    SLICE_X102Y47.B        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/regw_data<25>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result191
    SLICE_X105Y47.C4       net (fanout=4)        0.599   MIPS/mem_addr<25>
    SLICE_X105Y47.C        Tilo                  0.043   MIPS/mem_addr<26>
                                                         MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>1
    SLICE_X103Y44.C2       net (fanout=2)        0.628   MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>
    SLICE_X103Y44.C        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/pc_src_ctrl[2]_inst_addr[31]_select_13_OUT<18>2
                                                         MIPS/DATA_RAM/we_GND_18_o_AND_69_o1
    RAMB18_X3Y17.WEA0      net (fanout=8)        0.459   MIPS/DATA_RAM/we_GND_18_o_AND_69_o
    RAMB18_X3Y17.CLKARDCLK Trcck_WEA             0.404   MIPS/DATA_RAM/Mram_data1
                                                         MIPS/DATA_RAM/Mram_data1
    ---------------------------------------------------  ---------------------------
    Total                                        7.896ns (1.966ns logic, 5.930ns route)
                                                         (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_9 (FF)
  Destination:          MIPS/DATA_RAM/Mram_data1 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      7.851ns (Levels of Logic = 12)
  Clock Path Skew:      0.009ns (0.136 - 0.127)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_9 to MIPS/DATA_RAM/Mram_data1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X104Y36.CMUX     Tshcko                0.317   MIPS/MIPS_CORE/DATAPATH/inst_addr<7>
                                                         MIPS/MIPS_CORE/DATAPATH/inst_addr_9
    SLICE_X103Y46.B1       net (fanout=5)        0.868   MIPS/MIPS_CORE/DATAPATH/inst_addr<9>
    SLICE_X103Y46.B        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb<28>
                                                         MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o2_1
    SLICE_X108Y40.A2       net (fanout=2)        0.826   MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o21
    SLICE_X108Y40.A        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/GND_15_o_GND_15_o_equal_4_o
                                                         MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o5_1
    SLICE_X108Y39.B4       net (fanout=7)        0.349   MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o5
    SLICE_X108Y39.B        Tilo                  0.043   MIPS/INST_ROM/Mmux_dout181
                                                         MIPS/MIPS_CORE/CONTROLLER/exe_b_src<2>1
    SLICE_X102Y36.A1       net (fanout=73)       1.043   MIPS/MIPS_CORE/exe_b_src_ctrl<0>
    SLICE_X102Y36.A        Tilo                  0.043   debug_data<3>
                                                         MIPS/MIPS_CORE/DATAPATH/Mmux_opb311_SW1
    SLICE_X104Y40.A1       net (fanout=1)        0.722   N103
    SLICE_X104Y40.COUT     Topcya                0.289   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_lut<8>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
    SLICE_X104Y41.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
    SLICE_X104Y41.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
    SLICE_X104Y42.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
    SLICE_X104Y42.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
    SLICE_X104Y43.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
    SLICE_X104Y43.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
    SLICE_X104Y44.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
    SLICE_X104Y44.BMUX     Tcinb                 0.247   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<27>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<27>
    SLICE_X102Y47.B1       net (fanout=1)        0.637   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_split<7>
    SLICE_X102Y47.B        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/regw_data<25>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result191
    SLICE_X105Y47.C4       net (fanout=4)        0.599   MIPS/mem_addr<25>
    SLICE_X105Y47.C        Tilo                  0.043   MIPS/mem_addr<26>
                                                         MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>1
    SLICE_X103Y44.C2       net (fanout=2)        0.628   MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>
    SLICE_X103Y44.C        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/pc_src_ctrl[2]_inst_addr[31]_select_13_OUT<18>2
                                                         MIPS/DATA_RAM/we_GND_18_o_AND_69_o1
    RAMB18_X3Y17.WEA0      net (fanout=8)        0.459   MIPS/DATA_RAM/we_GND_18_o_AND_69_o
    RAMB18_X3Y17.CLKARDCLK Trcck_WEA             0.404   MIPS/DATA_RAM/Mram_data1
                                                         MIPS/DATA_RAM/Mram_data1
    ---------------------------------------------------  ---------------------------
    Total                                        7.851ns (1.720ns logic, 6.131ns route)
                                                         (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/DATA_RAM/Mram_data1 (RAMB18_X3Y17.WEA1), 687865 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/DATA_RAM/Mram_data1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.777ns (Levels of Logic = 4)
  Clock Path Skew:      -0.361ns (4.069 - 4.430)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/DATA_RAM/Mram_data1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X146Y11.CMUX     Tshcko                0.285   BTN_SCAN/btn_x<2>
                                                         BTN_SCAN/result_16
    SLICE_X120Y51.A2       net (fanout=5)        1.609   BTN_SCAN/result<16>
    SLICE_X120Y51.A        Tilo                  0.043   MIPS/MIPS_CORE/cpu_en
                                                         MIPS/MIPS_CORE/CONTROLLER/Mmux_cpu_en11
    SLICE_X108Y41.B1       net (fanout=19)       0.893   MIPS/MIPS_CORE/cpu_en
    SLICE_X108Y41.B        Tilo                  0.043   MIPS/mem_wen
                                                         MIPS/MIPS_CORE/DATAPATH/mem_wen1
    SLICE_X108Y45.B2       net (fanout=2)        0.550   MIPS/mem_wen
    SLICE_X108Y45.B        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out<0>
                                                         MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>6_SW0
    SLICE_X103Y44.C5       net (fanout=1)        0.405   N45
    SLICE_X103Y44.C        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/pc_src_ctrl[2]_inst_addr[31]_select_13_OUT<18>2
                                                         MIPS/DATA_RAM/we_GND_18_o_AND_69_o1
    RAMB18_X3Y17.WEA1      net (fanout=8)        0.459   MIPS/DATA_RAM/we_GND_18_o_AND_69_o
    RAMB18_X3Y17.CLKARDCLK Trcck_WEA             0.404   MIPS/DATA_RAM/Mram_data1
                                                         MIPS/DATA_RAM/Mram_data1
    ---------------------------------------------------  ---------------------------
    Total                                        4.777ns (0.861ns logic, 3.916ns route)
                                                         (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_9 (FF)
  Destination:          MIPS/DATA_RAM/Mram_data1 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      7.896ns (Levels of Logic = 15)
  Clock Path Skew:      0.009ns (0.136 - 0.127)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_9 to MIPS/DATA_RAM/Mram_data1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X104Y36.CMUX     Tshcko                0.317   MIPS/MIPS_CORE/DATAPATH/inst_addr<7>
                                                         MIPS/MIPS_CORE/DATAPATH/inst_addr_9
    SLICE_X101Y46.C1       net (fanout=5)        0.867   MIPS/MIPS_CORE/DATAPATH/inst_addr<9>
    SLICE_X101Y46.C        Tilo                  0.043   MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o22
                                                         MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o2_2
    SLICE_X111Y34.A2       net (fanout=8)        1.070   MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o22
    SLICE_X111Y34.A        Tilo                  0.043   MIPS/INST_ROM/_n0008<31>
                                                         MIPS/INST_ROM/Mmux_dout81_1
    SLICE_X110Y35.A1       net (fanout=3)        0.574   MIPS/INST_ROM/Mmux_dout81
    SLICE_X110Y35.AMUX     Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_b[4]_read_port_7_OUT<5>
                                                         MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile11_RAMA
    SLICE_X108Y35.D2       net (fanout=3)        0.452   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_b[4]_read_port_7_OUT<0>
    SLICE_X108Y35.D        Tilo                  0.043   N87
                                                         MIPS/MIPS_CORE/DATAPATH/Mmux_opb110_SW0
    SLICE_X108Y35.C5       net (fanout=1)        0.164   N87
    SLICE_X108Y35.C        Tilo                  0.043   N87
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_lut<0>
    SLICE_X104Y38.A4       net (fanout=1)        0.480   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_lut<0>
    SLICE_X104Y38.COUT     Topcya                0.289   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<3>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_lut<0>_rt
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<3>
    SLICE_X104Y39.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<3>
    SLICE_X104Y39.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<7>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<7>
    SLICE_X104Y40.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<7>
    SLICE_X104Y40.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
    SLICE_X104Y41.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
    SLICE_X104Y41.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
    SLICE_X104Y42.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
    SLICE_X104Y42.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
    SLICE_X104Y43.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
    SLICE_X104Y43.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
    SLICE_X104Y44.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
    SLICE_X104Y44.BMUX     Tcinb                 0.247   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<27>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<27>
    SLICE_X102Y47.B1       net (fanout=1)        0.637   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_split<7>
    SLICE_X102Y47.B        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/regw_data<25>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result191
    SLICE_X105Y47.C4       net (fanout=4)        0.599   MIPS/mem_addr<25>
    SLICE_X105Y47.C        Tilo                  0.043   MIPS/mem_addr<26>
                                                         MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>1
    SLICE_X103Y44.C2       net (fanout=2)        0.628   MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>
    SLICE_X103Y44.C        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/pc_src_ctrl[2]_inst_addr[31]_select_13_OUT<18>2
                                                         MIPS/DATA_RAM/we_GND_18_o_AND_69_o1
    RAMB18_X3Y17.WEA1      net (fanout=8)        0.459   MIPS/DATA_RAM/we_GND_18_o_AND_69_o
    RAMB18_X3Y17.CLKARDCLK Trcck_WEA             0.404   MIPS/DATA_RAM/Mram_data1
                                                         MIPS/DATA_RAM/Mram_data1
    ---------------------------------------------------  ---------------------------
    Total                                        7.896ns (1.966ns logic, 5.930ns route)
                                                         (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_9 (FF)
  Destination:          MIPS/DATA_RAM/Mram_data1 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      7.851ns (Levels of Logic = 12)
  Clock Path Skew:      0.009ns (0.136 - 0.127)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_9 to MIPS/DATA_RAM/Mram_data1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X104Y36.CMUX     Tshcko                0.317   MIPS/MIPS_CORE/DATAPATH/inst_addr<7>
                                                         MIPS/MIPS_CORE/DATAPATH/inst_addr_9
    SLICE_X103Y46.B1       net (fanout=5)        0.868   MIPS/MIPS_CORE/DATAPATH/inst_addr<9>
    SLICE_X103Y46.B        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb<28>
                                                         MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o2_1
    SLICE_X108Y40.A2       net (fanout=2)        0.826   MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o21
    SLICE_X108Y40.A        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/GND_15_o_GND_15_o_equal_4_o
                                                         MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o5_1
    SLICE_X108Y39.B4       net (fanout=7)        0.349   MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o5
    SLICE_X108Y39.B        Tilo                  0.043   MIPS/INST_ROM/Mmux_dout181
                                                         MIPS/MIPS_CORE/CONTROLLER/exe_b_src<2>1
    SLICE_X102Y36.A1       net (fanout=73)       1.043   MIPS/MIPS_CORE/exe_b_src_ctrl<0>
    SLICE_X102Y36.A        Tilo                  0.043   debug_data<3>
                                                         MIPS/MIPS_CORE/DATAPATH/Mmux_opb311_SW1
    SLICE_X104Y40.A1       net (fanout=1)        0.722   N103
    SLICE_X104Y40.COUT     Topcya                0.289   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_lut<8>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
    SLICE_X104Y41.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
    SLICE_X104Y41.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
    SLICE_X104Y42.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
    SLICE_X104Y42.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
    SLICE_X104Y43.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
    SLICE_X104Y43.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
    SLICE_X104Y44.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
    SLICE_X104Y44.BMUX     Tcinb                 0.247   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<27>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<27>
    SLICE_X102Y47.B1       net (fanout=1)        0.637   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_split<7>
    SLICE_X102Y47.B        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/regw_data<25>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result191
    SLICE_X105Y47.C4       net (fanout=4)        0.599   MIPS/mem_addr<25>
    SLICE_X105Y47.C        Tilo                  0.043   MIPS/mem_addr<26>
                                                         MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>1
    SLICE_X103Y44.C2       net (fanout=2)        0.628   MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>
    SLICE_X103Y44.C        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/pc_src_ctrl[2]_inst_addr[31]_select_13_OUT<18>2
                                                         MIPS/DATA_RAM/we_GND_18_o_AND_69_o1
    RAMB18_X3Y17.WEA1      net (fanout=8)        0.459   MIPS/DATA_RAM/we_GND_18_o_AND_69_o
    RAMB18_X3Y17.CLKARDCLK Trcck_WEA             0.404   MIPS/DATA_RAM/Mram_data1
                                                         MIPS/DATA_RAM/Mram_data1
    ---------------------------------------------------  ---------------------------
    Total                                        7.851ns (1.720ns logic, 6.131ns route)
                                                         (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/DATA_RAM/Mram_data1 (RAMB18_X3Y17.WEA2), 687865 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_SCAN/result_16 (FF)
  Destination:          MIPS/DATA_RAM/Mram_data1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      4.777ns (Levels of Logic = 4)
  Clock Path Skew:      -0.361ns (4.069 - 4.430)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: BTN_SCAN/result_16 to MIPS/DATA_RAM/Mram_data1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X146Y11.CMUX     Tshcko                0.285   BTN_SCAN/btn_x<2>
                                                         BTN_SCAN/result_16
    SLICE_X120Y51.A2       net (fanout=5)        1.609   BTN_SCAN/result<16>
    SLICE_X120Y51.A        Tilo                  0.043   MIPS/MIPS_CORE/cpu_en
                                                         MIPS/MIPS_CORE/CONTROLLER/Mmux_cpu_en11
    SLICE_X108Y41.B1       net (fanout=19)       0.893   MIPS/MIPS_CORE/cpu_en
    SLICE_X108Y41.B        Tilo                  0.043   MIPS/mem_wen
                                                         MIPS/MIPS_CORE/DATAPATH/mem_wen1
    SLICE_X108Y45.B2       net (fanout=2)        0.550   MIPS/mem_wen
    SLICE_X108Y45.B        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out<0>
                                                         MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>6_SW0
    SLICE_X103Y44.C5       net (fanout=1)        0.405   N45
    SLICE_X103Y44.C        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/pc_src_ctrl[2]_inst_addr[31]_select_13_OUT<18>2
                                                         MIPS/DATA_RAM/we_GND_18_o_AND_69_o1
    RAMB18_X3Y17.WEA2      net (fanout=8)        0.459   MIPS/DATA_RAM/we_GND_18_o_AND_69_o
    RAMB18_X3Y17.CLKARDCLK Trcck_WEA             0.404   MIPS/DATA_RAM/Mram_data1
                                                         MIPS/DATA_RAM/Mram_data1
    ---------------------------------------------------  ---------------------------
    Total                                        4.777ns (0.861ns logic, 3.916ns route)
                                                         (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_9 (FF)
  Destination:          MIPS/DATA_RAM/Mram_data1 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      7.896ns (Levels of Logic = 15)
  Clock Path Skew:      0.009ns (0.136 - 0.127)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_9 to MIPS/DATA_RAM/Mram_data1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X104Y36.CMUX     Tshcko                0.317   MIPS/MIPS_CORE/DATAPATH/inst_addr<7>
                                                         MIPS/MIPS_CORE/DATAPATH/inst_addr_9
    SLICE_X101Y46.C1       net (fanout=5)        0.867   MIPS/MIPS_CORE/DATAPATH/inst_addr<9>
    SLICE_X101Y46.C        Tilo                  0.043   MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o22
                                                         MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o2_2
    SLICE_X111Y34.A2       net (fanout=8)        1.070   MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o22
    SLICE_X111Y34.A        Tilo                  0.043   MIPS/INST_ROM/_n0008<31>
                                                         MIPS/INST_ROM/Mmux_dout81_1
    SLICE_X110Y35.A1       net (fanout=3)        0.574   MIPS/INST_ROM/Mmux_dout81
    SLICE_X110Y35.AMUX     Tilo                  0.138   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_b[4]_read_port_7_OUT<5>
                                                         MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile11_RAMA
    SLICE_X108Y35.D2       net (fanout=3)        0.452   MIPS/MIPS_CORE/DATAPATH/REGFILE/addr_b[4]_read_port_7_OUT<0>
    SLICE_X108Y35.D        Tilo                  0.043   N87
                                                         MIPS/MIPS_CORE/DATAPATH/Mmux_opb110_SW0
    SLICE_X108Y35.C5       net (fanout=1)        0.164   N87
    SLICE_X108Y35.C        Tilo                  0.043   N87
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_lut<0>
    SLICE_X104Y38.A4       net (fanout=1)        0.480   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_lut<0>
    SLICE_X104Y38.COUT     Topcya                0.289   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<3>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_lut<0>_rt
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<3>
    SLICE_X104Y39.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<3>
    SLICE_X104Y39.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<7>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<7>
    SLICE_X104Y40.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<7>
    SLICE_X104Y40.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
    SLICE_X104Y41.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
    SLICE_X104Y41.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
    SLICE_X104Y42.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
    SLICE_X104Y42.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
    SLICE_X104Y43.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
    SLICE_X104Y43.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
    SLICE_X104Y44.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
    SLICE_X104Y44.BMUX     Tcinb                 0.247   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<27>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<27>
    SLICE_X102Y47.B1       net (fanout=1)        0.637   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_split<7>
    SLICE_X102Y47.B        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/regw_data<25>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result191
    SLICE_X105Y47.C4       net (fanout=4)        0.599   MIPS/mem_addr<25>
    SLICE_X105Y47.C        Tilo                  0.043   MIPS/mem_addr<26>
                                                         MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>1
    SLICE_X103Y44.C2       net (fanout=2)        0.628   MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>
    SLICE_X103Y44.C        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/pc_src_ctrl[2]_inst_addr[31]_select_13_OUT<18>2
                                                         MIPS/DATA_RAM/we_GND_18_o_AND_69_o1
    RAMB18_X3Y17.WEA2      net (fanout=8)        0.459   MIPS/DATA_RAM/we_GND_18_o_AND_69_o
    RAMB18_X3Y17.CLKARDCLK Trcck_WEA             0.404   MIPS/DATA_RAM/Mram_data1
                                                         MIPS/DATA_RAM/Mram_data1
    ---------------------------------------------------  ---------------------------
    Total                                        7.896ns (1.966ns logic, 5.930ns route)
                                                         (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     42.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_9 (FF)
  Destination:          MIPS/DATA_RAM/Mram_data1 (RAM)
  Requirement:          50.000ns
  Data Path Delay:      7.851ns (Levels of Logic = 12)
  Clock Path Skew:      0.009ns (0.136 - 0.127)
  Source Clock:         clk_cpu rising at 0.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/inst_addr_9 to MIPS/DATA_RAM/Mram_data1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X104Y36.CMUX     Tshcko                0.317   MIPS/MIPS_CORE/DATAPATH/inst_addr<7>
                                                         MIPS/MIPS_CORE/DATAPATH/inst_addr_9
    SLICE_X103Y46.B1       net (fanout=5)        0.868   MIPS/MIPS_CORE/DATAPATH/inst_addr<9>
    SLICE_X103Y46.B        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/opb<28>
                                                         MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o2_1
    SLICE_X108Y40.A2       net (fanout=2)        0.826   MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o21
    SLICE_X108Y40.A        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/REGFILE/GND_15_o_GND_15_o_equal_4_o
                                                         MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o5_1
    SLICE_X108Y39.B4       net (fanout=7)        0.349   MIPS/INST_ROM/GND_17_o_GND_17_o_not_equal_0_o5
    SLICE_X108Y39.B        Tilo                  0.043   MIPS/INST_ROM/Mmux_dout181
                                                         MIPS/MIPS_CORE/CONTROLLER/exe_b_src<2>1
    SLICE_X102Y36.A1       net (fanout=73)       1.043   MIPS/MIPS_CORE/exe_b_src_ctrl<0>
    SLICE_X102Y36.A        Tilo                  0.043   debug_data<3>
                                                         MIPS/MIPS_CORE/DATAPATH/Mmux_opb311_SW1
    SLICE_X104Y40.A1       net (fanout=1)        0.722   N103
    SLICE_X104Y40.COUT     Topcya                0.289   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_lut<8>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
    SLICE_X104Y41.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<11>
    SLICE_X104Y41.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
    SLICE_X104Y42.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<15>
    SLICE_X104Y42.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
    SLICE_X104Y43.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<19>
    SLICE_X104Y43.COUT     Tbyp                  0.054   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
    SLICE_X104Y44.CIN      net (fanout=1)        0.000   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<23>
    SLICE_X104Y44.BMUX     Tcinb                 0.247   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<27>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_rs_cy<27>
    SLICE_X102Y47.B1       net (fanout=1)        0.637   MIPS/MIPS_CORE/DATAPATH/ALU/Mmux__n00371_split<7>
    SLICE_X102Y47.B        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/regw_data<25>
                                                         MIPS/MIPS_CORE/DATAPATH/ALU/Mmux_result191
    SLICE_X105Y47.C4       net (fanout=4)        0.599   MIPS/mem_addr<25>
    SLICE_X105Y47.C        Tilo                  0.043   MIPS/mem_addr<26>
                                                         MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>1
    SLICE_X103Y44.C2       net (fanout=2)        0.628   MIPS/DATA_RAM/GND_18_o_GND_18_o_equal_2_o<31>
    SLICE_X103Y44.C        Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/pc_src_ctrl[2]_inst_addr[31]_select_13_OUT<18>2
                                                         MIPS/DATA_RAM/we_GND_18_o_AND_69_o1
    RAMB18_X3Y17.WEA2      net (fanout=8)        0.459   MIPS/DATA_RAM/we_GND_18_o_AND_69_o
    RAMB18_X3Y17.CLKARDCLK Trcck_WEA             0.404   MIPS/DATA_RAM/Mram_data1
                                                         MIPS/DATA_RAM/Mram_data1
    ---------------------------------------------------  ---------------------------
    Total                                        7.851ns (1.720ns logic, 6.131ns route)
                                                         (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point rst_count_4 (SLICE_X134Y19.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_count_3 (FF)
  Destination:          rst_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_count_3 to rst_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y19.DQ     Tcko                  0.100   rst_count<3>
                                                       rst_count_3
    SLICE_X134Y19.AX     net (fanout=2)        0.105   rst_count<3>
    SLICE_X134Y19.CLK    Tckdi       (-Th)     0.037   rst_count<7>
                                                       rst_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (0.063ns logic, 0.105ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point rst_count_1 (SLICE_X135Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_count_0 (FF)
  Destination:          rst_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_count_0 to rst_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y19.AQ     Tcko                  0.100   rst_count<3>
                                                       rst_count_0
    SLICE_X135Y19.BX     net (fanout=2)        0.117   rst_count<0>
    SLICE_X135Y19.CLK    Tckdi       (-Th)     0.038   rst_count<3>
                                                       rst_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.062ns logic, 0.117ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point rst_count_10 (SLICE_X130Y25.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_count_9 (FF)
  Destination:          rst_count_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_count_9 to rst_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y25.BQ     Tcko                  0.118   rst_count<11>
                                                       rst_count_9
    SLICE_X130Y25.CX     net (fanout=2)        0.152   rst_count<9>
    SLICE_X130Y25.CLK    Tckdi       (-Th)     0.040   rst_count<11>
                                                       rst_count_10
    -------------------------------------------------  ---------------------------
    Total                                      0.230ns (0.078ns logic, 0.152ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X3Y17.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X3Y17.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<17>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile23_RAMA/CLK
  Location pin: SLICE_X94Y42.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 49665 paths analyzed, 1302 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.426ns.
--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_39 (SLICE_X84Y66.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          DISPLAY/P2S_SEG/buff_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.491ns (Levels of Logic = 1)
  Clock Path Skew:      -0.507ns (3.852 - 4.359)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_all to DISPLAY/P2S_SEG/buff_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y28.DMUX   Tshcko                0.321   rst_all
                                                       rst_all
    SLICE_X76Y64.A1      net (fanout=29)       2.390   rst_all
    SLICE_X76Y64.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X84Y66.CE      net (fanout=10)       0.536   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X84Y66.CLK     Tceck                 0.201   DISPLAY/P2S_SEG/buff<44>
                                                       DISPLAY/P2S_SEG/buff_39
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (0.565ns logic, 2.926ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/P2S_SEG/s_clk (FF)
  Destination:          DISPLAY/P2S_SEG/buff_39 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.012ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.549 - 0.610)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DISPLAY/P2S_SEG/s_clk to DISPLAY/P2S_SEG/buff_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y62.DQ     Tcko                  0.259   DISPLAY/P2S_SEG/s_clk
                                                       DISPLAY/P2S_SEG/s_clk
    SLICE_X76Y64.A4      net (fanout=41)       0.973   DISPLAY/P2S_SEG/s_clk
    SLICE_X76Y64.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X84Y66.CE      net (fanout=10)       0.536   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X84Y66.CLK     Tceck                 0.201   DISPLAY/P2S_SEG/buff<44>
                                                       DISPLAY/P2S_SEG/buff_39
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (0.503ns logic, 1.509ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/P2S_SEG/data_count_0 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_39 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 2)
  Clock Path Skew:      -0.106ns (0.988 - 1.094)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DISPLAY/P2S_SEG/data_count_0 to DISPLAY/P2S_SEG/buff_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y64.AQ      Tcko                  0.223   DISPLAY/P2S_SEG/data_count<3>
                                                       DISPLAY/P2S_SEG/data_count_0
    SLICE_X76Y64.C2      net (fanout=4)        0.542   DISPLAY/P2S_SEG/data_count<0>
    SLICE_X76Y64.CMUX    Tilo                  0.139   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1_SW0
    SLICE_X76Y64.A5      net (fanout=1)        0.155   N13
    SLICE_X76Y64.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X84Y66.CE      net (fanout=10)       0.536   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X84Y66.CLK     Tceck                 0.201   DISPLAY/P2S_SEG/buff<44>
                                                       DISPLAY/P2S_SEG/buff_39
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (0.606ns logic, 1.233ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_37 (SLICE_X84Y66.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          DISPLAY/P2S_SEG/buff_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.491ns (Levels of Logic = 1)
  Clock Path Skew:      -0.507ns (3.852 - 4.359)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_all to DISPLAY/P2S_SEG/buff_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y28.DMUX   Tshcko                0.321   rst_all
                                                       rst_all
    SLICE_X76Y64.A1      net (fanout=29)       2.390   rst_all
    SLICE_X76Y64.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X84Y66.CE      net (fanout=10)       0.536   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X84Y66.CLK     Tceck                 0.201   DISPLAY/P2S_SEG/buff<44>
                                                       DISPLAY/P2S_SEG/buff_37
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (0.565ns logic, 2.926ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/P2S_SEG/s_clk (FF)
  Destination:          DISPLAY/P2S_SEG/buff_37 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.012ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.549 - 0.610)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DISPLAY/P2S_SEG/s_clk to DISPLAY/P2S_SEG/buff_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y62.DQ     Tcko                  0.259   DISPLAY/P2S_SEG/s_clk
                                                       DISPLAY/P2S_SEG/s_clk
    SLICE_X76Y64.A4      net (fanout=41)       0.973   DISPLAY/P2S_SEG/s_clk
    SLICE_X76Y64.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X84Y66.CE      net (fanout=10)       0.536   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X84Y66.CLK     Tceck                 0.201   DISPLAY/P2S_SEG/buff<44>
                                                       DISPLAY/P2S_SEG/buff_37
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (0.503ns logic, 1.509ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/P2S_SEG/data_count_0 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_37 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 2)
  Clock Path Skew:      -0.106ns (0.988 - 1.094)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DISPLAY/P2S_SEG/data_count_0 to DISPLAY/P2S_SEG/buff_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y64.AQ      Tcko                  0.223   DISPLAY/P2S_SEG/data_count<3>
                                                       DISPLAY/P2S_SEG/data_count_0
    SLICE_X76Y64.C2      net (fanout=4)        0.542   DISPLAY/P2S_SEG/data_count<0>
    SLICE_X76Y64.CMUX    Tilo                  0.139   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1_SW0
    SLICE_X76Y64.A5      net (fanout=1)        0.155   N13
    SLICE_X76Y64.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X84Y66.CE      net (fanout=10)       0.536   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X84Y66.CLK     Tceck                 0.201   DISPLAY/P2S_SEG/buff<44>
                                                       DISPLAY/P2S_SEG/buff_37
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (0.606ns logic, 1.233ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_40 (SLICE_X84Y66.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_all (FF)
  Destination:          DISPLAY/P2S_SEG/buff_40 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.491ns (Levels of Logic = 1)
  Clock Path Skew:      -0.507ns (3.852 - 4.359)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_all to DISPLAY/P2S_SEG/buff_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y28.DMUX   Tshcko                0.321   rst_all
                                                       rst_all
    SLICE_X76Y64.A1      net (fanout=29)       2.390   rst_all
    SLICE_X76Y64.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X84Y66.CE      net (fanout=10)       0.536   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X84Y66.CLK     Tceck                 0.201   DISPLAY/P2S_SEG/buff<44>
                                                       DISPLAY/P2S_SEG/buff_40
    -------------------------------------------------  ---------------------------
    Total                                      3.491ns (0.565ns logic, 2.926ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/P2S_SEG/s_clk (FF)
  Destination:          DISPLAY/P2S_SEG/buff_40 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.012ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (0.549 - 0.610)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DISPLAY/P2S_SEG/s_clk to DISPLAY/P2S_SEG/buff_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y62.DQ     Tcko                  0.259   DISPLAY/P2S_SEG/s_clk
                                                       DISPLAY/P2S_SEG/s_clk
    SLICE_X76Y64.A4      net (fanout=41)       0.973   DISPLAY/P2S_SEG/s_clk
    SLICE_X76Y64.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X84Y66.CE      net (fanout=10)       0.536   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X84Y66.CLK     Tceck                 0.201   DISPLAY/P2S_SEG/buff<44>
                                                       DISPLAY/P2S_SEG/buff_40
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (0.503ns logic, 1.509ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/P2S_SEG/data_count_0 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_40 (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.839ns (Levels of Logic = 2)
  Clock Path Skew:      -0.106ns (0.988 - 1.094)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.081ns

  Clock Uncertainty:          0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.146ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DISPLAY/P2S_SEG/data_count_0 to DISPLAY/P2S_SEG/buff_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y64.AQ      Tcko                  0.223   DISPLAY/P2S_SEG/data_count<3>
                                                       DISPLAY/P2S_SEG/data_count_0
    SLICE_X76Y64.C2      net (fanout=4)        0.542   DISPLAY/P2S_SEG/data_count<0>
    SLICE_X76Y64.CMUX    Tilo                  0.139   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1_SW0
    SLICE_X76Y64.A5      net (fanout=1)        0.155   N13
    SLICE_X76Y64.A       Tilo                  0.043   DISPLAY/P2S_SEG/data_count<5>
                                                       DISPLAY/P2S_SEG/_n0129_inv1
    SLICE_X84Y66.CE      net (fanout=10)       0.536   DISPLAY/P2S_SEG/_n0129_inv
    SLICE_X84Y66.CLK     Tceck                 0.201   DISPLAY/P2S_SEG/buff<44>
                                                       DISPLAY/P2S_SEG/buff_40
    -------------------------------------------------  ---------------------------
    Total                                      1.839ns (0.606ns logic, 1.233ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMA (SLICE_X82Y44.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (0.674 - 0.480)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_3 to VGA_DEBUG/Mram_data_buf5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y44.DQ      Tcko                  0.100   VGA/h_count<3>
                                                       VGA/h_count_3
    SLICE_X82Y44.D1      net (fanout=116)      0.397   VGA/h_count<3>
    SLICE_X82Y44.CLK     Tah         (-Th)     0.297   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.200ns (-0.197ns logic, 0.397ns route)
                                                       (-98.5% logic, 198.5% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMA_D1 (SLICE_X82Y44.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (0.674 - 0.480)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_3 to VGA_DEBUG/Mram_data_buf5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y44.DQ      Tcko                  0.100   VGA/h_count<3>
                                                       VGA/h_count_3
    SLICE_X82Y44.D1      net (fanout=116)      0.397   VGA/h_count<3>
    SLICE_X82Y44.CLK     Tah         (-Th)     0.297   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.200ns (-0.197ns logic, 0.397ns route)
                                                       (-98.5% logic, 198.5% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf5_RAMB (SLICE_X82Y44.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA/h_count_3 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf5_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (0.674 - 0.480)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA/h_count_3 to VGA_DEBUG/Mram_data_buf5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y44.DQ      Tcko                  0.100   VGA/h_count<3>
                                                       VGA/h_count_3
    SLICE_X82Y44.D1      net (fanout=116)      0.397   VGA/h_count<3>
    SLICE_X82Y44.CLK     Tah         (-Th)     0.297   VGA_DEBUG/Sh57
                                                       VGA_DEBUG/Mram_data_buf5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.200ns (-0.197ns logic, 0.397ns route)
                                                       (-98.5% logic, 198.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y17.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh57/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf5_RAMA/CLK
  Location pin: SLICE_X82Y44.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh57/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf5_RAMA/CLK
  Location pin: SLICE_X82Y44.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      2.676ns|            0|            0|            0|    125715462|
| TS_CLK_GEN_clkout3            |    100.000ns|     53.530ns|          N/A|            0|            0|    125665797|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|      8.426ns|          N/A|            0|            0|        49665|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    9.654|    4.204|    7.982|         |
CLK_200M_P     |    9.654|    4.204|    7.982|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    9.654|    4.204|    7.982|         |
CLK_200M_P     |    9.654|    4.204|    7.982|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 125715462 paths, 0 nets, and 6023 connections

Design statistics:
   Minimum period:  53.530ns{1}   (Maximum frequency:  18.681MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 22 17:34:03 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5281 MB



