
---------- Begin Simulation Statistics ----------
final_tick                                95055482500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 362991                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691052                       # Number of bytes of host memory used
host_op_rate                                   363704                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   275.49                       # Real time elapsed on the host
host_tick_rate                              345042746                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.095055                       # Number of seconds simulated
sim_ticks                                 95055482500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.708572                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093543                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2099662                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3725339                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              499                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4475039                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65321                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.901110                       # CPI: cycles per instruction
system.cpu.discardedOps                        190508                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42606816                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43399519                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10999352                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        56760758                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.526009                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        190110965                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133350207                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        751413                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          125                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       826894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1042                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1656656                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1050                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  95055482500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             148315                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       233827                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125143                       # Transaction distribution
system.membus.trans_dist::ReadExReq            244128                       # Transaction distribution
system.membus.trans_dist::ReadExResp           244127                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148315                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1143855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1143855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20040608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20040608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            392443                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  392443    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              392443                       # Request fanout histogram
system.membus.respLayer1.occupancy         1327657000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1313747000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  95055482500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            484600                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       916414                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          345                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          270117                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           345149                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          345148                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1168                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       483432                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2483738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2486419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        48416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     48357344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               48405760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          359984                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7482464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1189748                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000996                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031756                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1188571     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1169      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1189748                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1169794000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         828588997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1168000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  95055482500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   71                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               437232                       # number of demand (read+write) hits
system.l2.demand_hits::total                   437303                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  71                       # number of overall hits
system.l2.overall_hits::.cpu.data              437232                       # number of overall hits
system.l2.overall_hits::total                  437303                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1097                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             391349                       # number of demand (read+write) misses
system.l2.demand_misses::total                 392446                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1097                       # number of overall misses
system.l2.overall_misses::.cpu.data            391349                       # number of overall misses
system.l2.overall_misses::total                392446                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     85771000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  32434364500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32520135500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     85771000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  32434364500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32520135500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           828581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               829749                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          828581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              829749                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.939212                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.472312                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.472970                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.939212                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.472312                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.472970                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78186.873291                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82878.363047                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82865.248977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78186.873291                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82878.363047                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82865.248977                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              233827                       # number of writebacks
system.l2.writebacks::total                    233827                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        391346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            392443                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       391346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           392443                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     74801000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  28520583500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28595384500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     74801000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  28520583500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28595384500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.939212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.472309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.472966                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.939212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.472309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.472966                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68186.873291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72878.178134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72865.064481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68186.873291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72878.178134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72865.064481                       # average overall mshr miss latency
system.l2.replacements                         359984                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       682587                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           682587                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       682587                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       682587                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          338                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              338                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          338                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          338                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            101021                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                101021                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          244128                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              244128                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20677555000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20677555000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        345149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            345149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.707312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.707312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84699.645268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84699.645268                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       244128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         244128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18236285000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18236285000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.707312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.707312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74699.686230                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74699.686230                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1097                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     85771000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     85771000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.939212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.939212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78186.873291                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78186.873291                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1097                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     74801000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     74801000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.939212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.939212                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68186.873291                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68186.873291                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        336211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            336211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       147221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          147221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11756809500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11756809500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       483432                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        483432                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.304533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.304533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79858.236936                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79858.236936                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       147218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       147218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  10284298500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10284298500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.304527                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.304527                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69857.615917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69857.615917                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                15                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  95055482500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31916.129160                       # Cycle average of tags in use
system.l2.tags.total_refs                     1656491                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    392767                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.217490                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.893868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       106.778810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31759.456482                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974003                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3025                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23535                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5867                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26897263                       # Number of tag accesses
system.l2.tags.data_accesses                 26897263                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  95055482500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12523040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12558144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7482464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7482464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1097                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          391345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              392442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       233827                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             233827                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            369300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         131744531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             132113832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       369300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           369300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       78716806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78716806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       78716806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           369300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        131744531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            210830638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    192952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    391220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008151218500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11417                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11417                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1030417                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             181728                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      392443                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     233827                       # Number of write requests accepted
system.mem_ctrls.readBursts                    392443                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   233827                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 40875                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12088                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5065472750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1961585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12421416500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12911.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31661.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   262132                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  105998                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                392443                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               233827                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  320281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   71870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       217103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.521098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.121840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.182887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       150537     69.34%     69.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        31769     14.63%     83.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6652      3.06%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2759      1.27%     88.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9907      4.56%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1198      0.55%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1072      0.49%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1580      0.73%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11629      5.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       217103                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.361041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.710128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.192523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         11326     99.20%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           20      0.18%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           64      0.56%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11417                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.897872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.864869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.065847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6513     57.05%     57.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              155      1.36%     58.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4166     36.49%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              569      4.98%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               13      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11417                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25108288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12347072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12558176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7482464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       264.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       129.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    132.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   95055451000                       # Total gap between requests
system.mem_ctrls.avgGap                     151780.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12519040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6173536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 369300.108491901075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 131702450.723975867033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64946658.915754809976                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1097                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       391346                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       233827                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29907750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12391508750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2308680706250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27263.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31663.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9873456.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            780073560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            414611340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1399054440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          503740440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7503525120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29629820370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11549877600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        51780702870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.741887                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29693905000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3174080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  62187497500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            770091840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            409294545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1402088940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          503317620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7503525120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30089483190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11162793120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51840594375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.371956                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  28693674250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3174080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63187728250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     95055482500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  95055482500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13343083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13343083                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13343083                       # number of overall hits
system.cpu.icache.overall_hits::total        13343083                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1168                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1168                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1168                       # number of overall misses
system.cpu.icache.overall_misses::total          1168                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     89459500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89459500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89459500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89459500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13344251                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13344251                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13344251                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13344251                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76592.037671                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76592.037671                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76592.037671                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76592.037671                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          345                       # number of writebacks
system.cpu.icache.writebacks::total               345                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1168                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1168                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88291500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88291500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000088                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000088                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75592.037671                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75592.037671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75592.037671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75592.037671                       # average overall mshr miss latency
system.cpu.icache.replacements                    345                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13343083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13343083                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1168                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1168                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89459500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89459500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13344251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13344251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76592.037671                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76592.037671                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88291500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88291500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75592.037671                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75592.037671                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  95055482500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.631592                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13344251                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1168                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11424.872432                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.631592                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.609015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.609015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          608                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26689670                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26689670                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95055482500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95055482500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  95055482500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51159339                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51159339                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51159755                       # number of overall hits
system.cpu.dcache.overall_hits::total        51159755                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       944833                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         944833                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       952835                       # number of overall misses
system.cpu.dcache.overall_misses::total        952835                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  44316731500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44316731500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  44316731500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44316731500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52104172                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52104172                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52112590                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52112590                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018134                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018134                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018284                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018284                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46904.301078                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46904.301078                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46510.394245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46510.394245                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5557                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                79                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.341772                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       682587                       # number of writebacks
system.cpu.dcache.writebacks::total            682587                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       124240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       124240                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       124240                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       124240                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       820593                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       820593                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       828595                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       828595                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37653629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37653629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38270193499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38270193499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015749                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015749                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015900                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015900                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45885.876433                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45885.876433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46186.850631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46186.850631                       # average overall mshr miss latency
system.cpu.dcache.replacements                 826547                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40674714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40674714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       479340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        479340                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16190387000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16190387000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41154054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41154054                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33776.415488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33776.415488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       475429                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       475429                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15396657000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15396657000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32384.766180                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32384.766180                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10484625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10484625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       465493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       465493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  28126344500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28126344500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042510                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042510                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60422.701308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60422.701308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       120329                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       120329                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       345164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       345164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22256972000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22256972000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031521                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64482.309859                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64482.309859                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8002                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950582                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8002                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    616564499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    616564499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950582                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950582                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77051.299550                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77051.299550                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95055482500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2016.863478                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51988425                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            828595                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.742866                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2016.863478                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105053927                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105053927                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  95055482500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95055482500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
