<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CTICLAIMCLR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CTICLAIMCLR, CTI Claim Tag Clear register</h1><p>The CTICLAIMCLR characteristics are:</p><h2>Purpose</h2>
          <p>Used by software to read the values of the CLAIM bits, and to clear these bits to 0.</p>
        <p>This 
        register
       is part of the Cross-Trigger Interface registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>SLK</th><th>Default</th></tr><tr><td>RO</td><td>RW</td></tr></table><h2>Configuration</h2><p>CTICLAIMCLR is in the Debug power domain.
      </p>
          <p>See the CLAIM field description for the effect of an External debug reset on the value returned by this register. This register is not affected by a Warm reset, and is not affected by a Cold reset.</p>
        <p>Implementation of this register is <span class="arm-defined-word">OPTIONAL</span>.</p><h2>Attributes</h2>
          <p>CTICLAIMCLR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CTICLAIMCLR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#">CLAIM[x], bit [x]
      </a></td></tr></tbody></table><h4 id="">CLAIM[x], bit [x], for  = 0 to 31</h4>
              <p>CLAIM tag clear bit.</p>
            
              <p>For values of x greater than or equal to the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> number of CLAIM tags, this bit is RAZ/SBZ. Software can rely on these bits reading as zero, and must use a Should-Be-Zero policy on writes. Implementations must ignore writes.</p>
            
              <p>For other values of x, reads return the value of CLAIM[x] and the behavior on writes is:</p>
            <table class="valuetable"><tr><th>CLAIM[x]</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No action.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Indirectly clear CLAIM[x] to 0.</p>
                </td></tr></table>
              <p>A single write to CTICLAIMCLR can clear multiple tags to 0.</p>
            
              <p>An External Debug reset clears the CLAIM tag bits to 0.</p>
            <h2>Accessing the CTICLAIMCLR</h2><p>CTICLAIMCLR can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>CTI</td><td>
          <span class="hexnumber">0xFA4</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
