#notemd
# Fresh meeting

10am-10:30 What I do and I dont know Offの日はカレンダーに記載する

## Design Review

  - KO  
    Kickoff
  - SDR  
    Spec Design Review, meeting with customer
  - IDR  
    Intermediate Design Review

<!-- end list -->

1.  お客様にテープアウトを報告：IDR
2.  TSMCなどと話し合い：FDR ファイナルデザインレビュー

ただし、基本的には毎週会議は行う

## Sony CLOVER

  - auto navi system

  - Severity: safety temperature

  - Requirement example Package LFBGA/HSFBGA

  - Pad structure cupper

  - RF wireless :: Radio Frequency

  - TBD :: To Be Determined
    
      - Tj  
        internal temp
      - Ta  
        external temp
    
    Design size ウェハーからの取れ高↓

## Metal Layer

  - Thickness
  - IP律速 e.g. DDR AI?
  - 14K thin - 28K thick RDL alminium

## Spice Model Corner - like worst constraint

[Power Management Leakage
Control](https://www.design-reuse.com/articles/20296/power-management-leakage-control-process-compensation.html)

  - SS/FF/TT Slow Fast
  - Voltage Hold

## Library structure

  - Rail size -\> infl speed & voltage
  - Cell design
  - HVT vs LVT : High Voltage 遷移が早い
    [link](https://gist.github.com/edcote/970f8caa6945b289fbc4243771884e09)
  - Basic Cell vs IO Cell
  - Routing structure : HVH holizontal vertical?

– ML max leakage – LT low temp / RT regular HT high – WC worst – WCL –
TC \#SRAM configuration

  - Many memory \> bad influence to design

\#Pin Assignment \#Power

  - Toggle vs SAIF(精度は落ちる)
  - DFT :: design for testablilty テストが容易に出来るように設計に工夫を加えること
  - PMC process monitor circuit
  - GDCAP
  - DCAP
  - TRNG true random number gen

## 大事なポイント

Reduce misunderstandings as much as possible 時間通りに終わらせることは難しい

# Tech Forum

## Share information of technical things

  - PMC  
    Process Monitoring Circuit
  - WAT  
    Wafer acceptance Test

Sheet Registance

Ring-osc

  - STA  
    Static timing analysis

ずれると歩留まり、利益率が下がる

Isat:初期L値からL値が30％減少する時の電流値？

# Power Management Leakage Control…
