
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ALU2BITS.vhdç
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalc22v10d-15pc -b ALU2BITS.vhdç -u ALU2BITS.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Sat Jan 13 22:11:53 2024

Library 'work' => directory 'lc22v10'
Linking 'c:\tools\bin\std.vhd'.
Linking 'c:\tools\lib\common\cypress.vhd'.
Linking 'c:\tools\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'c:\tools\lib\ieee\work'
Linking 'c:\tools\lib\ieee\work\stdlogic.vif'.
Linking 'c:\tools\lib\ieee\work\syntocyp.vif'.
Linking 'c:\tools\lib\ieee\work\synarith.vif'.
Linking 'c:\tools\lib\ieee\work\synusgnd.vif'.
ALU2BITS.vhdç (line 26, col 50):  Note: Substituting module 'add_vv_v_us' for '+'.
ALU2BITS.vhdç (line 31, col 50):  Note: Substituting module 'sub_vv_v_us' for '-'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Sat Jan 13 22:11:53 2024

Linking 'c:\tools\bin\std.vhd'.
Linking 'c:\tools\lib\common\cypress.vhd'.
Linking 'c:\tools\lib\common\work\cypress.vif'.
Linking 'c:\tools\lib\ieee\work\stdlogic.vif'.
Linking 'c:\tools\lib\ieee\work\syntocyp.vif'.
Linking 'c:\tools\lib\ieee\work\synarith.vif'.
Linking 'c:\tools\lib\ieee\work\synusgnd.vif'.
Linking 'c:\tools\lib\common\stdlogic\lpmpkg.vif'.
Linking 'c:\tools\lib\common\stdlogic\rtlpkg.vif'.
Linking 'c:\tools\lib\common\stdlogic\mod_cnst.vif'.
Linking 'c:\tools\lib\common\stdlogic\syntocyp.vif'.
Linking 'c:\tools\lib\common\stdlogic\madd_sub.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Sat Jan 13 22:11:55 2024

Linking 'c:\tools\bin\std.vhd'.
Linking 'c:\tools\lib\common\cypress.vhd'.
Linking 'c:\tools\lib\common\work\cypress.vif'.
Linking 'c:\tools\lib\ieee\work\stdlogic.vif'.
Linking 'c:\tools\lib\ieee\work\syntocyp.vif'.
Linking 'c:\tools\lib\ieee\work\synarith.vif'.
Linking 'c:\tools\lib\ieee\work\synusgnd.vif'.
Linking 'c:\tools\lib\common\stdlogic\lpmpkg.vif'.
Linking 'c:\tools\lib\common\stdlogic\rtlpkg.vif'.
Linking 'c:\tools\lib\common\stdlogic\mod_cnst.vif'.
Linking 'c:\tools\lib\common\stdlogic\syntocyp.vif'.
Linking 'c:\tools\lib\common\stdlogic\madd_sub.vif'.
Linking 'c:\tools\lib\lc22v10\stdlogic\c22v10.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	temp_result_2
	temp_result_1
	temp_result_0
	\MODULE_1:g1:a0:g0:g2:u0:c_3\
	\MODULE_1:g1:a0:g0:g2:u0:cout\
	\MODULE_1:g1:a0:g0:g2:u0:overflow\
	\MODULE_2:g1:a0:g0:g2:u0:c_3\
	\MODULE_2:g1:a0:g0:g2:u0:cout\
	\MODULE_2:g1:a0:g0:g2:u0:overflow\


Deleted 9 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 21 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 3 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 47 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (22:11:58)

Input File(s): ALU2BITS.pla
Device       : C22V10
Package      : palc22v10d-15pc
ReportFile   : ALU2BITS.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (22:11:58)

Messages:
  Information: Process virtual '\MODULE_2:ss_2\'\MODULE_2:ss_2\ ... expanded.
  Information: Process virtual '\MODULE_1:ss_2\'\MODULE_1:ss_2\ ... expanded.
  Information: Process virtual '\MODULE_2:g1:a0:g0:g2:u0:c_0\'\MODULE_2:g1:a0:g0:g2:u0:c_0\ ... expanded.
  Information: Process virtual '\MODULE_1:g1:a0:g0:g2:u0:c_0\'\MODULE_1:g1:a0:g0:g2:u0:c_0\ ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         \MODULE_1:g1:a0:g0:g2:u0:ga:g1:ua0\
         \MODULE_2:g1:a0:g0:g2:u0:gs:g1:us0\ carry result(0) result(1)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (22:11:58)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (22:11:58)
</CYPRESSTAG>

    \MODULE_1:g1:a0:g0:g2:u0:ga:g1:ua0\ =
          a(0) * b(0) * b(1) 
        + a(0) * a(1) * b(0) 
        + a(1) * b(1) 

    \MODULE_2:g1:a0:g0:g2:u0:gs:g1:us0\ =
          /a(0) * b(0) * b(1) 
        + /a(0) * /a(1) * b(0) 
        + /a(1) * b(1) 

    carry =
          \MODULE_2:g1:a0:g0:g2:u0:gs:g1:us0\ * op 
        + \MODULE_1:g1:a0:g0:g2:u0:ga:g1:ua0\ * /op 

    result(0) =
          /a(0) * b(0) 
        + a(0) * /b(0) 

    result(1) =
          /a(0) * a(1) * b(0) * b(1) * op 
        + /a(0) * /a(1) * b(0) * /b(1) * op 
        + a(0) * a(1) * b(0) * b(1) * /op 
        + a(0) * /a(1) * b(0) * /b(1) * /op 
        + a(0) * /a(1) * b(1) * op 
        + a(0) * a(1) * /b(1) * op 
        + /a(0) * /a(1) * b(1) * /op 
        + /a(0) * a(1) * /b(1) * /op 
        + /a(1) * /b(0) * b(1) 
        + a(1) * /b(0) * /b(1) 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (22:11:58)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (22:11:58)
</CYPRESSTAG>
Messages:
  Information: Checking for duplicate NODE logic.
                 None.


                                 C22V10
                 __________________________________________
             op =| 1|                                  |24|* not used       
           b(1) =| 2|                                  |23|= (\MODULE_1:g.. 
           b(0) =| 3|                                  |22|= result(0)      
           a(1) =| 4|                                  |21|* not used       
           a(0) =| 5|                                  |20|* not used       
       not used *| 6|                                  |19|* not used       
       not used *| 7|                                  |18|* not used       
       not used *| 8|                                  |17|* not used       
       not used *| 9|                                  |16|= carry          
       not used *|10|                                  |15|= result(1)      
       not used *|11|                                  |14|= (\MODULE_2:g.. 
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (22:11:58)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    4  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |    5  |   10  |
                 ______________________________________
                                          10  /   22   = 45  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  \MODULE_2:g1..  |   3  |   8  |
                 | 15  |  result(1)       |  10  |  10  |
                 | 16  |  carry           |   2  |  12  |
                 | 17  |  Unused          |   0  |  14  |
                 | 18  |  Unused          |   0  |  16  |
                 | 19  |  Unused          |   0  |  16  |
                 | 20  |  Unused          |   0  |  14  |
                 | 21  |  Unused          |   0  |  12  |
                 | 22  |  result(0)       |   2  |  10  |
                 | 23  |  \MODULE_1:g1..  |   3  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             20  / 121   = 16  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (22:11:58)

Messages:
  Information: Output file 'ALU2BITS.pin' created.
  Information: Output file 'ALU2BITS.jed' created.

  Usercode:    
  Checksum:    867C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 22:11:58
