# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2649 \
    name x_1_val117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_1_val117 \
    op interface \
    ports { x_1_val117 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2650 \
    name x_2_val176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_2_val176 \
    op interface \
    ports { x_2_val176 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2651 \
    name x_3_val252 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_3_val252 \
    op interface \
    ports { x_3_val252 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2652 \
    name x_4_val286 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_4_val286 \
    op interface \
    ports { x_4_val286 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2653 \
    name x_5_val319 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_5_val319 \
    op interface \
    ports { x_5_val319 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2654 \
    name x_6_val367 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_6_val367 \
    op interface \
    ports { x_6_val367 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2655 \
    name x_7_val423 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_7_val423 \
    op interface \
    ports { x_7_val423 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2656 \
    name x_8_val453 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_8_val453 \
    op interface \
    ports { x_8_val453 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2657 \
    name x_9_val515 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_9_val515 \
    op interface \
    ports { x_9_val515 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2658 \
    name x_10_val578 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_10_val578 \
    op interface \
    ports { x_10_val578 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2659 \
    name x_11_val650 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_11_val650 \
    op interface \
    ports { x_11_val650 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2660 \
    name x_12_val699 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_12_val699 \
    op interface \
    ports { x_12_val699 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2661 \
    name x_13_val752 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_13_val752 \
    op interface \
    ports { x_13_val752 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2662 \
    name x_14_val797 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_14_val797 \
    op interface \
    ports { x_14_val797 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2663 \
    name x_15_val850 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_15_val850 \
    op interface \
    ports { x_15_val850 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2664 \
    name x_16_val898 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_16_val898 \
    op interface \
    ports { x_16_val898 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2665 \
    name x_17_val966 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_17_val966 \
    op interface \
    ports { x_17_val966 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2666 \
    name x_18_val1018 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_18_val1018 \
    op interface \
    ports { x_18_val1018 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2667 \
    name x_19_val1086 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_19_val1086 \
    op interface \
    ports { x_19_val1086 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2668 \
    name x_21_val1129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_21_val1129 \
    op interface \
    ports { x_21_val1129 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2669 \
    name x_22_val1158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_22_val1158 \
    op interface \
    ports { x_22_val1158 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2670 \
    name x_23_val1225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_23_val1225 \
    op interface \
    ports { x_23_val1225 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2671 \
    name x_24_val1267 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_24_val1267 \
    op interface \
    ports { x_24_val1267 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2672 \
    name x_25_val1317 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_25_val1317 \
    op interface \
    ports { x_25_val1317 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2673 \
    name x_26_val1345 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_26_val1345 \
    op interface \
    ports { x_26_val1345 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2674 \
    name x_27_val1383 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_27_val1383 \
    op interface \
    ports { x_27_val1383 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2675 \
    name x_28_val1416 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_28_val1416 \
    op interface \
    ports { x_28_val1416 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2676 \
    name x_29_val1452 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_29_val1452 \
    op interface \
    ports { x_29_val1452 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2677 \
    name x_30_val1474 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_30_val1474 \
    op interface \
    ports { x_30_val1474 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2678 \
    name x_31_val1499 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_31_val1499 \
    op interface \
    ports { x_31_val1499 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2679 \
    name x_32_val1546 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_32_val1546 \
    op interface \
    ports { x_32_val1546 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2680 \
    name x_33_val1595 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_33_val1595 \
    op interface \
    ports { x_33_val1595 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2681 \
    name x_34_val1645 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_34_val1645 \
    op interface \
    ports { x_34_val1645 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2682 \
    name x_35_val1668 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_35_val1668 \
    op interface \
    ports { x_35_val1668 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2683 \
    name x_36_val1711 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_36_val1711 \
    op interface \
    ports { x_36_val1711 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2684 \
    name x_37_val1742 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_37_val1742 \
    op interface \
    ports { x_37_val1742 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2685 \
    name x_38_val1772 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_38_val1772 \
    op interface \
    ports { x_38_val1772 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2686 \
    name x_39_val1832 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_39_val1832 \
    op interface \
    ports { x_39_val1832 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2687 \
    name x_40_val1875 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_40_val1875 \
    op interface \
    ports { x_40_val1875 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2688 \
    name x_42_val1896 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_42_val1896 \
    op interface \
    ports { x_42_val1896 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2689 \
    name x_43_val1923 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_43_val1923 \
    op interface \
    ports { x_43_val1923 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2690 \
    name x_44_val1965 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_44_val1965 \
    op interface \
    ports { x_44_val1965 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2691 \
    name x_45_val2007 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_45_val2007 \
    op interface \
    ports { x_45_val2007 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2692 \
    name x_46_val2042 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_46_val2042 \
    op interface \
    ports { x_46_val2042 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2693 \
    name x_47_val2120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_47_val2120 \
    op interface \
    ports { x_47_val2120 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2694 \
    name x_48_val2170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_48_val2170 \
    op interface \
    ports { x_48_val2170 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2695 \
    name x_49_val2237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_49_val2237 \
    op interface \
    ports { x_49_val2237 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2696 \
    name x_50_val2309 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_50_val2309 \
    op interface \
    ports { x_50_val2309 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2697 \
    name x_51_val2358 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_51_val2358 \
    op interface \
    ports { x_51_val2358 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2698 \
    name x_52_val2444 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_52_val2444 \
    op interface \
    ports { x_52_val2444 { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


