-- SPDX-License-Identifier: GPL-3.0-or-later
/-
  seLe4n  - A Lean Microkernel
  Copyright (C) 2026  Adam Hall
  This program comes with ABSOLUTELY NO WARRANTY.
  This is free software, and you are welcome to redistribute it
  under certain conditions. See: https://github.com/hatter6822/seLe4n/blob/main/LICENSE
-/

-- WS-SM SM6.A: PRODUCTION (LANDED at the live cross-core `.call` completion).
-- `currentCoreId` / `fireCrossCoreSgis` / `emitWakeSgi` entered the production
-- import closure via `SyscallDispatchEntry` (the live `lean_syscall_dispatch_cross_core`
-- seam that fires the diff-recovered cross-core SGIs).  (Former "STATUS: staged"
-- marker replaced with this landing note per the implement-the-improvement rule.)
-- WS-SM SM1.B.5 (closes SMP-M4): typed wrapper for the
-- `ffi_current_core_id` FFI export.
import SeLe4n.Kernel.Concurrency.Types
import SeLe4n.Kernel.Concurrency.Sgi
import SeLe4n.Platform.FFI

/-!
# WS-SM SM1.B.5 — `currentCoreId` typed FFI wrapper

This module wraps `Platform.FFI.ffiCurrentCoreId : BaseIO UInt64`
(produced by `rust/sele4n-hal/src/ffi.rs::ffi_current_core_id`) into a
typed `currentCoreId : BaseIO CoreId` that returns a `Fin numCores`.
The Rust side reads `TPIDR_EL1` on aarch64 — set by
`boot.rs::rust_boot_main` for the boot core and
`boot.S::secondary_entry` for secondaries — and returns the
`core_id` field of the resulting `PerCpuData` slot.

## Range invariant

The Rust side's `check_per_cpu_invariants()` boot gate verifies that
every slot in `PER_CPU_DATA` has `core_id == array_index`.  Since the
array has `MAX_SECONDARY_CORES + 1 = PlatformBinding.coreCount` slots
(pinned by compile-time assertions in `per_cpu.rs`), every plausible
`ffiCurrentCoreId` return value satisfies
`result.toNat < numCores`.  The wrapper here re-checks the bound and
panics on violation — a defensive runtime gate against the rare case
where TPIDR_EL1 is corrupt at the moment of the read (which would
indicate an in-flight memory-safety bug elsewhere).

## Production reachability

`Concurrency.currentCoreId` is reachable in the kernel's production
import closure via `SeLe4n/Platform/Staged.lean` — see that file for
the cross-subsystem build-anchor that forces this module to elaborate
on every CI run.

## Host vs hardware

On a hardware build the FFI symbol resolves to
`rust/sele4n-hal/src/ffi.rs::ffi_current_core_id`, which reads
`TPIDR_EL1` and returns the current core's id.  On a simulation
build (host development, CI smoke/full runs) the FFI symbol is never
invoked — the trace harness and test suites do not exercise per-core
state because the abstract model is single-core (SM5 will introduce
per-core scheduler state).  The wrapper is therefore a pass-through
that becomes meaningful once SM5+ per-core code lands.

## Anti-cycle note

This module imports `SeLe4n.Platform.FFI` (for `ffiCurrentCoreId`)
and `SeLe4n.Kernel.Concurrency.Types` (for `CoreId` / `numCores`).
`Platform.FFI` imports `Platform.Boot`, which transitively imports
`Platform.Contract`, which imports `Concurrency.Types`.  So the
required symbols are all in scope without a cycle:

  Concurrency.Types  ← Platform.Contract  ← Platform.Boot
                                          ← Platform.FFI
                                          ← Concurrency.Runtime (this file)

A future refactor that pulls the FFI declaration *down* into
`Concurrency.Types` would break the layering — `Concurrency.Types`
is a foundational module and must not depend on `Platform.*`.
-/

namespace SeLe4n.Kernel.Concurrency

/-- **WS-SM SM1.B.5** (closes SMP-M4): read the current core's
typed identifier from `TPIDR_EL1` via the Rust FFI.

The raw `UInt64` from `Platform.FFI.ffiCurrentCoreId` is range-checked
against `numCores` to recover a `Fin numCores`; an out-of-range value
panics rather than constructing a malformed `Fin`.  Under the
post-boot invariants (`check_per_cpu_invariants` having succeeded in
`boot.rs::rust_boot_main`) the panic arm is unreachable on hardware.

**Determinism**: under the abstract model the function is constant
`bootCoreId` — there is only one core in the verified model at SM1.B.
The function becomes meaningful at SM5 when per-core scheduler state
lands.

**Performance**: on aarch64 the call cost is one `mrs xN, tpidr_el1`
plus a cache-hot load of `PerCpuData.core_id` plus an `if` branch.
The `if h : ... < numCores` form is the standard Lean idiom for
recovering a `Fin n` from a `Nat` without introducing an unconditional
`unsafeCast`. -/
def currentCoreId : BaseIO CoreId := do
  let raw ← Platform.FFI.ffiCurrentCoreId
  if h : raw.toNat < numCores then
    pure ⟨raw.toNat, h⟩
  else
    -- On hardware this is unreachable under the post-boot invariants
    -- enforced by `check_per_cpu_invariants` in
    -- `rust/sele4n-hal/src/per_cpu.rs`.  On host the FFI stub returns
    -- 0 which trivially satisfies the bound.  The panic arm is a
    -- totality witness against a corrupt `TPIDR_EL1`.
    panic! s!"ffi_current_core_id returned {raw.toNat} ≥ numCores = {numCores}"

/-- **WS-SM SM1.B.5**: the typed core-id is always in range
`[0, numCores)`.  Trivial from the `Fin numCores` representation —
useful as a surface anchor so downstream Tier-3 scans can verify the
wrapper is wired through. -/
theorem currentCoreId_in_range_marker (c : CoreId) : c.val < numCores :=
  c.isLt

-- ============================================================================
-- WS-SM SM1.I.3 — Idle-wait typed wrappers
-- ============================================================================

/-- **WS-SM SM1.I.3**: typed wrapper for `Platform.FFI.ffiIdleWait`.

    Pure pass-through that surfaces the idle-wait primitive under the
    `Kernel.Concurrency` namespace.  At SM1.I.3 the Lean kernel has no
    per-core idle TCB to call this from; SM5 will wire it as the body
    of the verified idle-thread transition.

    **Behaviour**: on hardware parks the calling core on `wfe` until
    an event or interrupt arrives.  On host the stub returns
    immediately. -/
def idleWait : BaseIO Unit :=
  Platform.FFI.ffiIdleWait

/-- **WS-SM SM1.I.3**: typed wrapper for
    `Platform.FFI.ffiIdleWaitBounded`.

    `maxTicks` — counter-tick budget.  Returns elapsed ticks since the
    call began (≥ 0; 0 on host).  The Lean caller compares
    `elapsed >= maxTicks` to detect "did we time out without seeing an
    event". -/
def idleWaitBounded (maxTicks : UInt64) : BaseIO UInt64 :=
  Platform.FFI.ffiIdleWaitBounded maxTicks

-- ============================================================================
-- WS-SM SM1.I.4 — Per-core stats typed wrappers
-- ============================================================================

/-- **WS-SM SM1.I.4**: typed wrapper for
    `Platform.FFI.ffiPerCoreIrqCount`.

    Takes a typed `CoreId` (so the bound check on `core.val < numCores`
    is structural, not a runtime guard).  Returns the Relaxed snapshot
    of the core's `irq_count` counter. -/
def perCoreIrqCount (core : CoreId) : BaseIO UInt64 :=
  Platform.FFI.ffiPerCoreIrqCount (UInt64.ofNat core.val)

/-- **WS-SM SM1.I.4**: typed wrapper for
    `Platform.FFI.ffiPerCoreTimerTickCount`. -/
def perCoreTimerTickCount (core : CoreId) : BaseIO UInt64 :=
  Platform.FFI.ffiPerCoreTimerTickCount (UInt64.ofNat core.val)

/-- **WS-SM SM1.I.4**: typed wrapper for
    `Platform.FFI.ffiPerCoreSgiCount`. -/
def perCoreSgiCount (core : CoreId) : BaseIO UInt64 :=
  Platform.FFI.ffiPerCoreSgiCount (UInt64.ofNat core.val)

/-- **WS-SM SM1.I.4**: typed wrapper for
    `Platform.FFI.ffiPerCoreSyscallCount`. -/
def perCoreSyscallCount (core : CoreId) : BaseIO UInt64 :=
  Platform.FFI.ffiPerCoreSyscallCount (UInt64.ofNat core.val)

/-- **WS-SM SM1.I.4** structural marker: per-core stats accessors
return `BaseIO UInt64`.

A trivial witness used as a surface anchor — the four typed
accessors above must return a `BaseIO UInt64` so downstream Tier-3
scans verify the FFI bridge is wired through to the Rust counter
snapshots. -/
theorem perCoreIrqCount_returns_baseio_uint64_marker (core : CoreId) :
    (perCoreIrqCount core : BaseIO UInt64) =
      Platform.FFI.ffiPerCoreIrqCount (UInt64.ofNat core.val) := by
  rfl

/-- **WS-SM SM1.I.4** structural marker: `perCoreTimerTickCount` is a
direct FFI pass-through.  Audit-pass-1: symmetry with
`perCoreIrqCount_returns_baseio_uint64_marker`. -/
theorem perCoreTimerTickCount_returns_baseio_uint64_marker (core : CoreId) :
    (perCoreTimerTickCount core : BaseIO UInt64) =
      Platform.FFI.ffiPerCoreTimerTickCount (UInt64.ofNat core.val) := by
  rfl

/-- **WS-SM SM1.I.4** structural marker: `perCoreSgiCount` is a
direct FFI pass-through.  Audit-pass-1: symmetry. -/
theorem perCoreSgiCount_returns_baseio_uint64_marker (core : CoreId) :
    (perCoreSgiCount core : BaseIO UInt64) =
      Platform.FFI.ffiPerCoreSgiCount (UInt64.ofNat core.val) := by
  rfl

/-- **WS-SM SM1.I.4** structural marker: `perCoreSyscallCount` is a
direct FFI pass-through.  Audit-pass-1: symmetry. -/
theorem perCoreSyscallCount_returns_baseio_uint64_marker (core : CoreId) :
    (perCoreSyscallCount core : BaseIO UInt64) =
      Platform.FFI.ffiPerCoreSyscallCount (UInt64.ofNat core.val) := by
  rfl

/-- **WS-SM SM1.I.3** structural marker: `idleWait` is a direct FFI
pass-through.  Audit-pass-1: documenting the rfl pass-through that
the smoke test in `SmpFoundationsSuite.lean` exercises informally
deserves a proper theorem for Tier-3 surface scanning. -/
theorem idleWait_returns_baseio_unit_marker :
    (idleWait : BaseIO Unit) = Platform.FFI.ffiIdleWait := by
  rfl

/-- **WS-SM SM1.I.3** structural marker: `idleWaitBounded` is a
direct FFI pass-through. -/
theorem idleWaitBounded_returns_baseio_uint64_marker (maxTicks : UInt64) :
    (idleWaitBounded maxTicks : BaseIO UInt64) =
      Platform.FFI.ffiIdleWaitBounded maxTicks := by
  rfl

-- ============================================================================
-- WS-SM SM5.B.7 — Per-core context-switch typed wrappers
-- ============================================================================

/-- **WS-SM SM5.B.7** (PR #805 review P2-2): the largest `ThreadId.toNat` that
    `switchToThreadHw` will encode over the FFI.  Any `tid.toNat <
    switchToThreadHwTidBound` both (a) fits in a `UInt64` (so `UInt64.ofNat`
    does not silently wrap) **and** (b) is distinct from the HAL's
    `NO_CURRENT_THREAD = u64::MAX` sentinel (`UInt64.size - 1`), so a recorded
    id can never be misread as "no current thread".  Equal to `2^64 - 1`. -/
def switchToThreadHwTidBound : Nat := UInt64.size - 1

/-- **WS-SM SM5.B.7** (PR #805 review P2-2): rejected-status returned by
    `switchToThreadHw` when the `ThreadId` is not FFI-encodable.  Shares the
    HAL's `0 = recorded`, `nonzero = not recorded` status convention (the Rust
    side already returns `1` for an out-of-range `core_id`); the Lean wrapper
    returns the same `1` when it refuses to encode an out-of-range `tid`,
    fail-closed. -/
def switchToThreadHwRejected : UInt64 := 1

/-- **WS-SM SM5.B.7**: typed wrapper for `Platform.FFI.ffiSwitchToThread`.

    Records (on the HAL side) that core `c` is now running thread `tid`, after
    the verified `switchToThreadOnCore` (`Scheduler/Operations/Selection.lean`)
    has computed the new per-core scheduler state.  Takes a typed `ThreadId`
    and `CoreId`.  The `CoreId` side is bound by construction (`c.val <
    numCores`), so the Rust-side `coreId < numCores` check never trips.

    The `ThreadId` side, however, wraps an *unbounded* `Nat` (PR #805 review
    P2-2), so the wrapper is **fail-closed** on it: a `tid` whose `toNat` does
    not fit in a `UInt64`, or that collides with the HAL `NO_CURRENT_THREAD =
    u64::MAX` sentinel (both captured by `tid.toNat ≥ switchToThreadHwTidBound`),
    is **not** encoded — the wrapper returns `switchToThreadHwRejected` (`1`,
    "not recorded") without touching the HAL, rather than silently recording the
    wrong thread id or aliasing "no current thread".  Mirrors the SM1.I.4
    u64-before-cast FFI discipline.  Well-formed kernel `ThreadId`s are far below
    the bound, so the happy path is unchanged.  At SM5.B.7 no Lean caller
    exists; SM5.C wires this into the per-core dispatch loop after a verified
    switch. -/
def switchToThreadHw (tid : SeLe4n.ThreadId) (c : CoreId) : BaseIO UInt64 :=
  if tid.toNat < switchToThreadHwTidBound then
    Platform.FFI.ffiSwitchToThread (UInt64.ofNat tid.toNat) (UInt64.ofNat c.val)
  else
    pure switchToThreadHwRejected

/-- **WS-SM SM5.B.7**: typed wrapper for `Platform.FFI.ffiPerCoreCurrentThread`.

    Reads the per-core current-thread id the HAL recorded for core `c` (the
    value of the most recent `switchToThreadHw` for that core).  Returns the
    HAL sentinel (`u64::MAX`) for a core with no switch recorded yet. -/
def perCoreCurrentThreadHw (c : CoreId) : BaseIO UInt64 :=
  Platform.FFI.ffiPerCoreCurrentThread (UInt64.ofNat c.val)

/-- **WS-SM SM5.B.7** structural marker: on an FFI-encodable `tid`
(`tid.toNat < switchToThreadHwTidBound`), `switchToThreadHw` is a direct FFI
pass-through (Tier-3 surface anchor; symmetry with the SM1.I marker family).
The encodability hypothesis is the PR #805 review P2-2 fail-closed guard;
well-formed kernel `ThreadId`s satisfy it trivially. -/
theorem switchToThreadHw_returns_baseio_uint64_marker
    (tid : SeLe4n.ThreadId) (c : CoreId)
    (h : tid.toNat < switchToThreadHwTidBound) :
    (switchToThreadHw tid c : BaseIO UInt64) =
      Platform.FFI.ffiSwitchToThread (UInt64.ofNat tid.toNat) (UInt64.ofNat c.val) := by
  unfold switchToThreadHw
  rw [if_pos h]

/-- **WS-SM SM5.B.7** (PR #805 review P2-2 fail-closed witness): a `ThreadId`
that is not FFI-encodable (`tid.toNat ≥ switchToThreadHwTidBound` — too large
for `UInt64` or colliding with the `NO_CURRENT_THREAD` sentinel) is
**rejected** — `switchToThreadHw` returns `switchToThreadHwRejected` without
touching the HAL, so a valid Lean `ThreadId` can never be recorded as the wrong
thread or aliased to "no current thread". -/
theorem switchToThreadHw_rejects_unencodable
    (tid : SeLe4n.ThreadId) (c : CoreId)
    (h : ¬ tid.toNat < switchToThreadHwTidBound) :
    (switchToThreadHw tid c : BaseIO UInt64) = pure switchToThreadHwRejected := by
  unfold switchToThreadHw
  rw [if_neg h]

/-- **WS-SM SM5.B.7** structural marker: `perCoreCurrentThreadHw` is a direct
FFI pass-through. -/
theorem perCoreCurrentThreadHw_returns_baseio_uint64_marker (c : CoreId) :
    (perCoreCurrentThreadHw c : BaseIO UInt64) =
      Platform.FFI.ffiPerCoreCurrentThread (UInt64.ofNat c.val) := by
  rfl

-- ============================================================================
-- WS-SM SM5.C.4 — Cross-core wake SGI-emission typed wrappers
-- ============================================================================

/-- **WS-SM SM5.C.4**: encode a `CoreId` as a single-bit GIC-400 CPU target
    mask — bit `c.val` set, every other bit clear.

    GICD_SGIR's `TargetListFilter = 0b00` interprets the 8-bit target list as a
    bitmask of CPU interfaces (bit `i` = CPU `i`), so a cross-core
    `.reschedule` SGI addressed to exactly one core `c` uses the mask `1 << c`.
    For RPi5 (`numCores = 4`) only bits `0..3` are ever set, well inside the
    8-bit field; the GIC-400 SGI target list is 8 bits, so this encoding is
    valid for any platform with `≤ 8` cores. -/
def coreIdTargetMask (c : CoreId) : UInt8 := UInt8.ofNat (1 <<< c.val)

/-- **WS-SM SM5.C.4**: the SGI INTID of an `SgiKind`, as the `UInt8` the
    `ffi_send_sgi` FFI expects.  Structurally `< 16` (`SgiKind.toIntid_in_range`),
    so the Rust-side `intid >= 16` panic never trips on a well-formed call. -/
def sgiIntidU8 (k : SgiKind) : UInt8 := UInt8.ofNat k.toIntid.val

/-- **WS-SM SM5.C.4**: emit an SGI of kind `k` to a single target core `c` over
    the FFI.  Wraps `Platform.FFI.ffiSendSgi` with the typed `CoreId` → target
    mask and `SgiKind` → INTID encodings, so the Rust-side bound checks
    (`targetMask` bits, `intid < 16`) never trip on a well-formed Lean call.

    **BKL-discipline ordering (SM5.C.4).**  This must be invoked *after* the
    wake's state write is committed and visible: the Rust `ffi_send_sgi` emits a
    `dsb ish` before writing `GICD_SGIR` (SM1.F.8 / ARM ARM B2.7.5), so the
    woken thread's run-queue insertion is observable on the target core before
    the `.reschedule` SGI fires there.  The verified `wakeThread` returns the
    SGI to emit; the runtime dispatch loop commits the state under
    `wakeThreadLockSet`, releases, then calls `emitWakeSgi`. -/
def sendSgiToCore (target : CoreId) (k : SgiKind) : BaseIO Unit :=
  Platform.FFI.ffiSendSgi (coreIdTargetMask target) (sgiIntidU8 k)

/-- **WS-SM SM5.C.4**: emit a cross-core `.reschedule` SGI to `target` — the
    poke a remote wake sends so the target core re-runs its scheduler
    (`handleRescheduleSgiOnCore`). -/
def sendRescheduleSgi (target : CoreId) : BaseIO Unit :=
  sendSgiToCore target SgiKind.reschedule

/-- **WS-SM SM5.C.4**: emit the optional SGI a `wakeThread` returned.  `none`
    (the target was the executing core — a local wake) emits nothing; `some
    (target, kind)` (a remote wake) emits the SGI.  This is the runtime side of
    the SM5.C.2 `wakeThread` decision: the pure `wakeThread` computes *whether*
    and *what* to emit, `emitWakeSgi` performs the FFI emission. -/
def emitWakeSgi (sgi : Option (CoreId × SgiKind)) : BaseIO Unit :=
  match sgi with
  | none => pure ()
  | some (target, k) => sendSgiToCore target k

/-- **WS-SM SM5.C.4** structural marker: `sendSgiToCore` is a direct FFI
    pass-through with the typed encodings. -/
theorem sendSgiToCore_eq_ffi (target : CoreId) (k : SgiKind) :
    (sendSgiToCore target k : BaseIO Unit) =
      Platform.FFI.ffiSendSgi (coreIdTargetMask target) (sgiIntidU8 k) := rfl

/-- **WS-SM SM5.C.4** structural marker: `sendRescheduleSgi` emits the
    `.reschedule` SGI. -/
theorem sendRescheduleSgi_eq (target : CoreId) :
    sendRescheduleSgi target = sendSgiToCore target SgiKind.reschedule := rfl

/-- **WS-SM SM5.C.4** structural marker: a local wake (`none`) emits no SGI. -/
theorem emitWakeSgi_none : (emitWakeSgi none : BaseIO Unit) = pure () := rfl

/-- **WS-SM SM5.C.4** structural marker: a remote wake (`some (target, kind)`)
    emits the SGI to the target core. -/
theorem emitWakeSgi_some (target : CoreId) (k : SgiKind) :
    (emitWakeSgi (some (target, k)) : BaseIO Unit) = sendSgiToCore target k := rfl

/-- **WS-SM SM5.C.4**: the `.reschedule` SGI's INTID byte is `0`. -/
theorem sgiIntidU8_reschedule : sgiIntidU8 SgiKind.reschedule = 0 := by decide

/-- **WS-SM SM5.C.4**: the boot core's GIC target mask is bit 0 (`= 1`). -/
theorem coreIdTargetMask_bootCore : coreIdTargetMask bootCoreId = 1 := by decide

-- ============================================================================
-- WS-SM SM5.F.4 — cross-core PIP wake dispatch (the SM6 firing layer)
-- ============================================================================

/-- **WS-SM SM5.F.4**: dedup a list of cross-core SGIs by target core, keeping the
    first occurrence of each target.  A per-core priority-inheritance boost *chain*
    (`propagatePipChainCrossCore`) can poke the same remote core more than once (two
    chain links sharing a home core); one `.reschedule` SGI per core suffices, and
    coalescing avoids a redundant cross-core IPI. -/
def dedupCrossCoreSgis (sgis : List (CoreId × SgiKind)) : List (CoreId × SgiKind) :=
  sgis.foldl (fun acc s => if acc.any (fun a => a.1 == s.1) then acc else acc ++ [s]) []

/-- **WS-SM SM5.F.4** (SM6 cross-core PIP dispatch — the runtime firing side): fire
    every cross-core `.reschedule` SGI a per-core priority-inheritance boost returned,
    coalesced by target core.  The pure SM5.F transitions (`pipBoostWithWake`,
    `propagatePipChainCrossCore`, `restoreToReadyWithWake`, `resumeThreadOnCore`)
    compute *which* cores to poke and the boost state; `fireCrossCoreSgis` performs the
    FFI emissions over `sendSgiToCore`.

    **BKL-discipline ordering (SM5.C.4 / SM1.F.8).**  Invoke *after* the boost state is
    committed and visible: each `ffi_send_sgi` emits `dsb ish` before writing
    `GICD_SGIR`, so a poked core observes the boosted holder's new run-queue bucket
    before its `.reschedule` SGI fires.  This is the dispatch the live IPC donation /
    timeout / resume paths invoke so a cross-core boost from a syscall fires its SGI. -/
def fireCrossCoreSgis (sgis : List (CoreId × SgiKind)) : BaseIO Unit :=
  (dedupCrossCoreSgis sgis).forM (fun s => sendSgiToCore s.1 s.2)

/-- **WS-SM SM5.F.4** marker: `dedupCrossCoreSgis []` is `[]`. -/
@[simp] theorem dedupCrossCoreSgis_nil : dedupCrossCoreSgis [] = [] := rfl

/-- **WS-SM SM5.F.4** marker: firing an empty SGI list is a no-op — the single-core
    (all-local) case fires nothing, so the dispatch is inert on single-core hardware. -/
@[simp] theorem fireCrossCoreSgis_nil : (fireCrossCoreSgis [] : BaseIO Unit) = pure () := rfl

/-- **WS-SM SM5.F.4** (fold-frame helper): every element of the dedup fold result is
    either in the seed accumulator or in the remaining list — the workhorse of
    `dedupCrossCoreSgis_subset`. -/
private theorem dedupFold_mem (l : List (CoreId × SgiKind)) :
    ∀ (acc : List (CoreId × SgiKind)) x,
      x ∈ l.foldl (fun acc s => if acc.any (fun a => a.1 == s.1) then acc else acc ++ [s]) acc →
        x ∈ acc ∨ x ∈ l := by
  induction l with
  | nil => intro acc x hx; exact Or.inl hx
  | cons head tail ih =>
    intro acc x hx
    simp only [List.foldl_cons] at hx
    rcases ih _ x hx with hStep | hTail
    · by_cases hc : (acc.any (fun a => a.1 == head.1)) = true
      · rw [if_pos hc] at hStep; exact Or.inl hStep
      · rw [if_neg hc] at hStep
        rcases List.mem_append.mp hStep with hAcc | hHead
        · exact Or.inl hAcc
        · exact Or.inr (by rw [List.mem_singleton.mp hHead]; exact List.mem_cons_self)
    · exact Or.inr (List.mem_cons_of_mem head hTail)

/-- **WS-SM SM5.F.4**: every entry of a deduped SGI list was in the input — `dedup`
    introduces no SGI the boost did not request (it only drops duplicates). -/
theorem dedupCrossCoreSgis_subset (sgis : List (CoreId × SgiKind)) :
    ∀ x ∈ dedupCrossCoreSgis sgis, x ∈ sgis := by
  intro x hx
  rcases dedupFold_mem sgis [] x hx with hAcc | hL
  · simp at hAcc
  · exact hL

/-- **WS-SM SM5.F.4** (fold-frame helper): the dedup fold preserves core-distinctness —
    if the seed accumulator's target cores are `Nodup`, so are the result's.  The
    workhorse of `dedupCrossCoreSgis_nodup_cores`. -/
private theorem dedupFold_nodup_cores (l : List (CoreId × SgiKind)) :
    ∀ (acc : List (CoreId × SgiKind)), (acc.map (·.1)).Nodup →
      ((l.foldl (fun acc s => if acc.any (fun a => a.1 == s.1) then acc else acc ++ [s])
        acc).map (·.1)).Nodup := by
  induction l with
  | nil => intro acc hacc; exact hacc
  | cons head tail ih =>
    intro acc hacc
    simp only [List.foldl_cons]
    apply ih
    by_cases hc : (acc.any (fun a => a.1 == head.1)) = true
    · rw [if_pos hc]; exact hacc
    · rw [if_neg hc, List.map_append, List.nodup_append]
      refine ⟨hacc, by simp, ?_⟩
      intro a ha b hb
      simp only [List.map_cons, List.map_nil, List.mem_singleton] at hb
      subst hb
      rw [List.mem_map] at ha
      obtain ⟨entry, hEntry, hEq⟩ := ha
      intro hContra
      have hCore : entry.1 = head.1 := hEq.trans hContra
      have hAny : acc.any (fun a => a.1 == head.1) = true := by
        rw [List.any_eq_true]
        exact ⟨entry, hEntry, by rw [hCore]; exact beq_self_eq_true _⟩
      exact absurd hAny hc

/-- **WS-SM SM5.F.4**: a deduped SGI list pokes each target core **at most once** — its
    target cores are pairwise distinct.  Together with `dedupCrossCoreSgis_subset` (no SGI
    the boost did not request) this is the full coalescing guarantee: a per-core boost
    *chain* that names the same remote home core on two links fires exactly one
    `.reschedule` IPI there, never a redundant cross-core poke (no IPI storm). -/
theorem dedupCrossCoreSgis_nodup_cores (sgis : List (CoreId × SgiKind)) :
    ((dedupCrossCoreSgis sgis).map (·.1)).Nodup :=
  dedupFold_nodup_cores sgis [] (by simp)

end SeLe4n.Kernel.Concurrency
