    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CapSense_CompCH0_ctComp
CapSense_CompCH0_ctComp__CLK EQU CYREG_CMP0_CLK
CapSense_CompCH0_ctComp__CMP_MASK EQU 0x01
CapSense_CompCH0_ctComp__CMP_NUMBER EQU 0
CapSense_CompCH0_ctComp__CR EQU CYREG_CMP0_CR
CapSense_CompCH0_ctComp__LUT__CR EQU CYREG_LUT0_CR
CapSense_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_CompCH0_ctComp__LUT__MSK_MASK EQU 0x01
CapSense_CompCH0_ctComp__LUT__MSK_SHIFT EQU 0
CapSense_CompCH0_ctComp__LUT__MX EQU CYREG_LUT0_MX
CapSense_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_CompCH0_ctComp__LUT__SR_MASK EQU 0x01
CapSense_CompCH0_ctComp__LUT__SR_SHIFT EQU 0
CapSense_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_CompCH0_ctComp__PM_ACT_MSK EQU 0x01
CapSense_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_CompCH0_ctComp__PM_STBY_MSK EQU 0x01
CapSense_CompCH0_ctComp__SW0 EQU CYREG_CMP0_SW0
CapSense_CompCH0_ctComp__SW2 EQU CYREG_CMP0_SW2
CapSense_CompCH0_ctComp__SW3 EQU CYREG_CMP0_SW3
CapSense_CompCH0_ctComp__SW4 EQU CYREG_CMP0_SW4
CapSense_CompCH0_ctComp__SW6 EQU CYREG_CMP0_SW6
CapSense_CompCH0_ctComp__TR EQU CYREG_CMP0_TR
CapSense_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP0_TR0
CapSense_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
CapSense_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_CompCH0_ctComp__WRK_MASK EQU 0x01
CapSense_CompCH0_ctComp__WRK_SHIFT EQU 0

; CapSense_MeasureCH0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
CapSense_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
CapSense_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
CapSense_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B1_UDB08_A0
CapSense_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B1_UDB08_A1
CapSense_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
CapSense_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B1_UDB08_D0
CapSense_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B1_UDB08_D1
CapSense_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
CapSense_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
CapSense_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B1_UDB08_F0
CapSense_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B1_UDB08_F1
CapSense_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
CapSense_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B1_UDB11_A0
CapSense_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B1_UDB11_A1
CapSense_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
CapSense_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B1_UDB11_D0
CapSense_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B1_UDB11_D1
CapSense_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
CapSense_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
CapSense_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B1_UDB11_F0
CapSense_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B1_UDB11_F1

; CapSense_ClockGen
CapSense_ClockGen_AsyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_ClockGen_AsyncCtrl_CtrlReg__0__POS EQU 0
CapSense_ClockGen_AsyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_ClockGen_AsyncCtrl_CtrlReg__1__POS EQU 1
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
CapSense_ClockGen_AsyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
CapSense_ClockGen_AsyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_ClockGen_AsyncCtrl_CtrlReg__2__POS EQU 2
CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB09_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__MASK EQU 0x07
CapSense_ClockGen_AsyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CapSense_ClockGen_AsyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
CapSense_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
CapSense_ClockGen_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
CapSense_ClockGen_sC16_PRSdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
CapSense_ClockGen_sC16_PRSdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
CapSense_ClockGen_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
CapSense_ClockGen_sC16_PRSdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
CapSense_ClockGen_sC16_PRSdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
CapSense_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
CapSense_ClockGen_sC16_PRSdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
CapSense_ClockGen_sC16_PRSdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
CapSense_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
CapSense_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
CapSense_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
CapSense_ClockGen_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
CapSense_ClockGen_sC16_PRSdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
CapSense_ClockGen_sC16_PRSdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
CapSense_ClockGen_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
CapSense_ClockGen_sC16_PRSdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
CapSense_ClockGen_sC16_PRSdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
CapSense_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
CapSense_ClockGen_sC16_PRSdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
CapSense_ClockGen_sC16_PRSdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
CapSense_ClockGen_sC16_PRSdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CapSense_ClockGen_sC16_PRSdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
CapSense_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
CapSense_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
CapSense_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
CapSense_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
CapSense_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
CapSense_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
CapSense_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B0_UDB08_CTL
CapSense_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
CapSense_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B0_UDB08_CTL
CapSense_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
CapSense_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
CapSense_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B0_UDB08_MSK
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B1_UDB09_A0
CapSense_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B1_UDB09_A1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B1_UDB09_D0
CapSense_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B1_UDB09_D1
CapSense_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
CapSense_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B1_UDB09_F0
CapSense_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B1_UDB09_F1

; CapSense_IntClock
CapSense_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CapSense_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CapSense_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CapSense_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_IntClock__PM_ACT_MSK EQU 0x01
CapSense_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_IntClock__PM_STBY_MSK EQU 0x01

; CapSense_CmodCH0
CapSense_CmodCH0__0__MASK EQU 0x20
CapSense_CmodCH0__0__PC EQU CYREG_PRT15_PC5
CapSense_CmodCH0__0__PORT EQU 15
CapSense_CmodCH0__0__SHIFT EQU 5
CapSense_CmodCH0__AG EQU CYREG_PRT15_AG
CapSense_CmodCH0__AMUX EQU CYREG_PRT15_AMUX
CapSense_CmodCH0__BIE EQU CYREG_PRT15_BIE
CapSense_CmodCH0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CapSense_CmodCH0__BYP EQU CYREG_PRT15_BYP
CapSense_CmodCH0__Cmod_CH0__MASK EQU 0x20
CapSense_CmodCH0__Cmod_CH0__PC EQU CYREG_PRT15_PC5
CapSense_CmodCH0__Cmod_CH0__PORT EQU 15
CapSense_CmodCH0__Cmod_CH0__SHIFT EQU 5
CapSense_CmodCH0__CTL EQU CYREG_PRT15_CTL
CapSense_CmodCH0__DM0 EQU CYREG_PRT15_DM0
CapSense_CmodCH0__DM1 EQU CYREG_PRT15_DM1
CapSense_CmodCH0__DM2 EQU CYREG_PRT15_DM2
CapSense_CmodCH0__DR EQU CYREG_PRT15_DR
CapSense_CmodCH0__INP_DIS EQU CYREG_PRT15_INP_DIS
CapSense_CmodCH0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CapSense_CmodCH0__LCD_EN EQU CYREG_PRT15_LCD_EN
CapSense_CmodCH0__PORT EQU 15
CapSense_CmodCH0__PRT EQU CYREG_PRT15_PRT
CapSense_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CapSense_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CapSense_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CapSense_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CapSense_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CapSense_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CapSense_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CapSense_CmodCH0__PS EQU CYREG_PRT15_PS
CapSense_CmodCH0__SLW EQU CYREG_PRT15_SLW

; CapSense_IdacCH0
CapSense_IdacCH0__CR0 EQU CYREG_DAC0_CR0
CapSense_IdacCH0__CR1 EQU CYREG_DAC0_CR1
CapSense_IdacCH0__D EQU CYREG_DAC0_D
CapSense_IdacCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_IdacCH0__PM_ACT_MSK EQU 0x01
CapSense_IdacCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_IdacCH0__PM_STBY_MSK EQU 0x01
CapSense_IdacCH0__STROBE EQU CYREG_DAC0_STROBE
CapSense_IdacCH0__SW0 EQU CYREG_DAC0_SW0
CapSense_IdacCH0__SW2 EQU CYREG_DAC0_SW2
CapSense_IdacCH0__SW3 EQU CYREG_DAC0_SW3
CapSense_IdacCH0__SW4 EQU CYREG_DAC0_SW4
CapSense_IdacCH0__TR EQU CYREG_DAC0_TR
CapSense_IdacCH0__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
CapSense_IdacCH0__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
CapSense_IdacCH0__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
CapSense_IdacCH0__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
CapSense_IdacCH0__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
CapSense_IdacCH0__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
CapSense_IdacCH0__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
CapSense_IdacCH0__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
CapSense_IdacCH0__TRIM__TR EQU CYREG_FLSHID_MFG_CFG_DAC0_TR
CapSense_IdacCH0__TST EQU CYREG_DAC0_TST

; CapSense_PortCH0
CapSense_PortCH0__0__MASK EQU 0x20
CapSense_PortCH0__0__PC EQU CYREG_PRT0_PC5
CapSense_PortCH0__0__PORT EQU 0
CapSense_PortCH0__0__SHIFT EQU 5
CapSense_PortCH0__1__MASK EQU 0x40
CapSense_PortCH0__1__PC EQU CYREG_PRT0_PC6
CapSense_PortCH0__1__PORT EQU 0
CapSense_PortCH0__1__SHIFT EQU 6
CapSense_PortCH0__2__MASK EQU 0x01
CapSense_PortCH0__2__PC EQU CYREG_PRT0_PC0
CapSense_PortCH0__2__PORT EQU 0
CapSense_PortCH0__2__SHIFT EQU 0
CapSense_PortCH0__3__MASK EQU 0x02
CapSense_PortCH0__3__PC EQU CYREG_PRT0_PC1
CapSense_PortCH0__3__PORT EQU 0
CapSense_PortCH0__3__SHIFT EQU 1
CapSense_PortCH0__4__MASK EQU 0x04
CapSense_PortCH0__4__PC EQU CYREG_PRT0_PC2
CapSense_PortCH0__4__PORT EQU 0
CapSense_PortCH0__4__SHIFT EQU 2
CapSense_PortCH0__5__MASK EQU 0x08
CapSense_PortCH0__5__PC EQU CYREG_PRT0_PC3
CapSense_PortCH0__5__PORT EQU 0
CapSense_PortCH0__5__SHIFT EQU 3
CapSense_PortCH0__6__MASK EQU 0x10
CapSense_PortCH0__6__PC EQU CYREG_PRT0_PC4
CapSense_PortCH0__6__PORT EQU 0
CapSense_PortCH0__6__SHIFT EQU 4
CapSense_PortCH0__AG EQU CYREG_PRT0_AG
CapSense_PortCH0__AMUX EQU CYREG_PRT0_AMUX
CapSense_PortCH0__BIE EQU CYREG_PRT0_BIE
CapSense_PortCH0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_PortCH0__Button0__BTN__MASK EQU 0x20
CapSense_PortCH0__Button0__BTN__PC EQU CYREG_PRT0_PC5
CapSense_PortCH0__Button0__BTN__PORT EQU 0
CapSense_PortCH0__Button0__BTN__SHIFT EQU 5
CapSense_PortCH0__Button1__BTN__MASK EQU 0x40
CapSense_PortCH0__Button1__BTN__PC EQU CYREG_PRT0_PC6
CapSense_PortCH0__Button1__BTN__PORT EQU 0
CapSense_PortCH0__Button1__BTN__SHIFT EQU 6
CapSense_PortCH0__BYP EQU CYREG_PRT0_BYP
CapSense_PortCH0__CTL EQU CYREG_PRT0_CTL
CapSense_PortCH0__DM0 EQU CYREG_PRT0_DM0
CapSense_PortCH0__DM1 EQU CYREG_PRT0_DM1
CapSense_PortCH0__DM2 EQU CYREG_PRT0_DM2
CapSense_PortCH0__DR EQU CYREG_PRT0_DR
CapSense_PortCH0__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_PortCH0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_PortCH0__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_PortCH0__LinearSlider0_e0__LS__MASK EQU 0x01
CapSense_PortCH0__LinearSlider0_e0__LS__PC EQU CYREG_PRT0_PC0
CapSense_PortCH0__LinearSlider0_e0__LS__PORT EQU 0
CapSense_PortCH0__LinearSlider0_e0__LS__SHIFT EQU 0
CapSense_PortCH0__LinearSlider0_e1__LS__MASK EQU 0x02
CapSense_PortCH0__LinearSlider0_e1__LS__PC EQU CYREG_PRT0_PC1
CapSense_PortCH0__LinearSlider0_e1__LS__PORT EQU 0
CapSense_PortCH0__LinearSlider0_e1__LS__SHIFT EQU 1
CapSense_PortCH0__LinearSlider0_e2__LS__MASK EQU 0x04
CapSense_PortCH0__LinearSlider0_e2__LS__PC EQU CYREG_PRT0_PC2
CapSense_PortCH0__LinearSlider0_e2__LS__PORT EQU 0
CapSense_PortCH0__LinearSlider0_e2__LS__SHIFT EQU 2
CapSense_PortCH0__LinearSlider0_e3__LS__MASK EQU 0x08
CapSense_PortCH0__LinearSlider0_e3__LS__PC EQU CYREG_PRT0_PC3
CapSense_PortCH0__LinearSlider0_e3__LS__PORT EQU 0
CapSense_PortCH0__LinearSlider0_e3__LS__SHIFT EQU 3
CapSense_PortCH0__LinearSlider0_e4__LS__MASK EQU 0x10
CapSense_PortCH0__LinearSlider0_e4__LS__PC EQU CYREG_PRT0_PC4
CapSense_PortCH0__LinearSlider0_e4__LS__PORT EQU 0
CapSense_PortCH0__LinearSlider0_e4__LS__SHIFT EQU 4
CapSense_PortCH0__PORT EQU 0
CapSense_PortCH0__PRT EQU CYREG_PRT0_PRT
CapSense_PortCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_PortCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_PortCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_PortCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_PortCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_PortCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_PortCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_PortCH0__PS EQU CYREG_PRT0_PS
CapSense_PortCH0__SLW EQU CYREG_PRT0_SLW

; CapSense_BufCH0
CapSense_BufCH0__CFG0 EQU CYREG_CAPSL_CFG0
CapSense_BufCH0__CFG1 EQU CYREG_CAPSL_CFG1
CapSense_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_BufCH0__PM_ACT_MSK EQU 0x10
CapSense_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_BufCH0__PM_STBY_MSK EQU 0x10

; CapSense_IsrCH0
CapSense_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_IsrCH0__INTC_MASK EQU 0x10000
CapSense_IsrCH0__INTC_NUMBER EQU 16
CapSense_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CapSense_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LCD_LCDPort
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; SPIM_BSPIM
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB15_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB12_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB12_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB12_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB12_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB12_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB12_F1
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB12_ST

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; MISO
MISO__0__MASK EQU 0x10
MISO__0__PC EQU CYREG_PRT1_PC4
MISO__0__PORT EQU 1
MISO__0__SHIFT EQU 4
MISO__AG EQU CYREG_PRT1_AG
MISO__AMUX EQU CYREG_PRT1_AMUX
MISO__BIE EQU CYREG_PRT1_BIE
MISO__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO__BYP EQU CYREG_PRT1_BYP
MISO__CTL EQU CYREG_PRT1_CTL
MISO__DM0 EQU CYREG_PRT1_DM0
MISO__DM1 EQU CYREG_PRT1_DM1
MISO__DM2 EQU CYREG_PRT1_DM2
MISO__DR EQU CYREG_PRT1_DR
MISO__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO__MASK EQU 0x10
MISO__PORT EQU 1
MISO__PRT EQU CYREG_PRT1_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO__PS EQU CYREG_PRT1_PS
MISO__SHIFT EQU 4
MISO__SLW EQU CYREG_PRT1_SLW

; MOSI
MOSI__0__MASK EQU 0x80
MOSI__0__PC EQU CYREG_PRT1_PC7
MOSI__0__PORT EQU 1
MOSI__0__SHIFT EQU 7
MOSI__AG EQU CYREG_PRT1_AG
MOSI__AMUX EQU CYREG_PRT1_AMUX
MOSI__BIE EQU CYREG_PRT1_BIE
MOSI__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MOSI__BYP EQU CYREG_PRT1_BYP
MOSI__CTL EQU CYREG_PRT1_CTL
MOSI__DM0 EQU CYREG_PRT1_DM0
MOSI__DM1 EQU CYREG_PRT1_DM1
MOSI__DM2 EQU CYREG_PRT1_DM2
MOSI__DR EQU CYREG_PRT1_DR
MOSI__INP_DIS EQU CYREG_PRT1_INP_DIS
MOSI__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT1_LCD_EN
MOSI__MASK EQU 0x80
MOSI__PORT EQU 1
MOSI__PRT EQU CYREG_PRT1_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MOSI__PS EQU CYREG_PRT1_PS
MOSI__SHIFT EQU 7
MOSI__SLW EQU CYREG_PRT1_SLW

; SCLK
SCLK__0__MASK EQU 0x40
SCLK__0__PC EQU CYREG_PRT1_PC6
SCLK__0__PORT EQU 1
SCLK__0__SHIFT EQU 6
SCLK__AG EQU CYREG_PRT1_AG
SCLK__AMUX EQU CYREG_PRT1_AMUX
SCLK__BIE EQU CYREG_PRT1_BIE
SCLK__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCLK__BYP EQU CYREG_PRT1_BYP
SCLK__CTL EQU CYREG_PRT1_CTL
SCLK__DM0 EQU CYREG_PRT1_DM0
SCLK__DM1 EQU CYREG_PRT1_DM1
SCLK__DM2 EQU CYREG_PRT1_DM2
SCLK__DR EQU CYREG_PRT1_DR
SCLK__INP_DIS EQU CYREG_PRT1_INP_DIS
SCLK__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT1_LCD_EN
SCLK__MASK EQU 0x40
SCLK__PORT EQU 1
SCLK__PRT EQU CYREG_PRT1_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCLK__PS EQU CYREG_PRT1_PS
SCLK__SHIFT EQU 6
SCLK__SLW EQU CYREG_PRT1_SLW

; nSS
nSS__0__MASK EQU 0x80
nSS__0__PC EQU CYREG_PRT2_PC7
nSS__0__PORT EQU 2
nSS__0__SHIFT EQU 7
nSS__AG EQU CYREG_PRT2_AG
nSS__AMUX EQU CYREG_PRT2_AMUX
nSS__BIE EQU CYREG_PRT2_BIE
nSS__BIT_MASK EQU CYREG_PRT2_BIT_MASK
nSS__BYP EQU CYREG_PRT2_BYP
nSS__CTL EQU CYREG_PRT2_CTL
nSS__DM0 EQU CYREG_PRT2_DM0
nSS__DM1 EQU CYREG_PRT2_DM1
nSS__DM2 EQU CYREG_PRT2_DM2
nSS__DR EQU CYREG_PRT2_DR
nSS__INP_DIS EQU CYREG_PRT2_INP_DIS
nSS__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
nSS__LCD_EN EQU CYREG_PRT2_LCD_EN
nSS__MASK EQU 0x80
nSS__PORT EQU 2
nSS__PRT EQU CYREG_PRT2_PRT
nSS__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
nSS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
nSS__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
nSS__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
nSS__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
nSS__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
nSS__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
nSS__PS EQU CYREG_PRT2_PS
nSS__SHIFT EQU 7
nSS__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
; -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 2
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CyBtldr_Custom_Interface EQU 0
CYDEV_BOOTLOADER_CHECKSUM EQU 0
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_WAIT_COMMAND EQU 1
CYDEV_BOOTLOADER_WAIT_TIME EQU 10
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_ES1
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_ES1
CYDEV_CONFIG_FORCE_ROUTE EQU 0
CYDEV_CONFIG_UNUSED_IO EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU 1
CYDEV_CONFIGURATION_MODE EQU 2
CYDEV_DATA_CACHE_ENABLED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DEBUGGING_DPS EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 4096
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 16384
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
