### Hi, I'm ADI VENKAT RAMINENIğŸ‘‹  

ğŸ”§ Design Verification Engineer passionate about **ASIC/SOC Verification, Functional Verification, and Digital Design**.<br>
ğŸ’» Skilled in **SystemVerilog, UVM, Verilog**, and building reusable verification environments.<br>
ğŸš€ Hands-on experience with **RTL Testbenches, Constrained-Random Testing, Assertions (SVA), and Coverage Analysis**.<br>
ğŸ“ Masterâ€™s in Computer Engineering from California State University, Northridge.<br>
ğŸŒ± Currently working on advanced projects in **protocol verification, interconnect testbenches, and ASIC block-level verification**.<br>

---

## ğŸ§  Work Experience  

**ğŸ“ CSU Northridge â€” Graduate Assistant (ASIC/SoC Verification)**  
- Built and debugged SystemVerilog/UVM testbenches for datapath and control-path modules.  
- Mentored 25+ graduate students in **SystemVerilog, UVM, and Digital Design** projects.  

**ğŸ¢ Wipro Technologies â€” Design Verification Engineer**  
- Verified **AXI4/AHB-based SoC subsystems** using UVM; achieved **>95% coverage** in regressions.  
- Integrated reusable UVM components and debugged simulations using **VCS + Verdi**.  

**ğŸ”¬ AICTE Idea Labs â€” Design Verification Intern**  
- Developed UVM testbenches for **APB and AXI IPs**, implemented coverage models, and improved regression stability.  

---

## ğŸ’» Technical Skills  

### ğŸ§© Verification Languages & Methodologies  
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-blue?style=flat-square) ![UVM](https://img.shields.io/badge/UVM-1.2-green?style=flat-square) ![SVA](https://img.shields.io/badge/Assertions%20(SVA)-orange?style=flat-square) 
![Coverage](https://img.shields.io/badge/Functional%20Coverage-yellow?style=flat-square) <br>
**Core:** Constrained-Random Verification, Assertion-Based Verification (ABV), Testbench Architecture (Driver, Monitor, Scoreboard, Agent, Env)

### âš™ï¸ Tools & Technologies  
![Synopsys VCS](https://img.shields.io/badge/Synopsys-VCS-purple?style=flat-square) ![Cadence Xcelium](https://img.shields.io/badge/Cadence-Xcelium-red?style=flat-square) ![SimVision](https://img.shields.io/badge/Cadence-SimVision-orange?style=flat-square)![QuestaSim](https://img.shields.io/badge/Siemens-QuestaSim-darkblue?style=flat-square)![Verdi](https://img.shields.io/badge/Synopsys-Verdi-green?style=flat-square)![Linux](https://img.shields.io/badge/Linux-black?style=flat-square)![Python](https://img.shields.io/badge/Python-3670A0?style=flat-square&logo=python&logoColor=ffdd54)![TCL](https://img.shields.io/badge/TCL-lightgrey?style=flat-square)![Shell](https://img.shields.io/badge/Shell_Scripting-gray?style=flat-square)

### ğŸ”Œ Protocols & Design Knowledge  
AXI4, AHB, APB, I2C, UART, GPIO, SPI, PCI Express, FSM Modeling, SoC Architecture, RTL Design using Verilog.

---

## ğŸŒŸ Verification Projects  

### ğŸ”¹ **FIFO Verification**
**Tools:** SystemVerilog, UVM, ModelSim/QuestaSim<br>
-Designed a synchronous FIFO UVM testbench with driver, monitor, scoreboard, and reference model.<br>
-Verified full/empty, overflow/underflow, and simultaneous read/write corner cases using directed & constrained-random tests.<br>
-Implemented functional coverage for depth usage, flag transitions, and edge conditions (~92% coverage).<br>

---

ğŸ”¹ **UART TX + RX Verification**<br>
**Tools:** SystemVerilog, UVM, ModelSim/QuestaSim<br>
-Built a UVM environment verifying TX/RX framing, parity, baud-rate, and loopback transfers.<br>
-Developed reference model and scoreboard to validate every transmitted and received byte.<br>
-Applied constrained-random tests with jitter and error injections, achieving 97% functional coverage.<br>

--

ğŸ”¹**APB Slave Verification**<br>
**Tools:** SystemVerilog, UVM, APB Protocol, Synopsys VCS<br>
-Created a UVM APB master agent generating read/write transactions with randomized wait-states.<br>
-Built reference register model & scoreboard for PRDATA/PWRITE/PENABLE timing validation.<br>
-Ran directed & random back-to-back transfers, resolving PRDATA sampling issues (~96% coverage).<br>

--

ğŸ”¹ **AXI4-Lite Slave Verification**<br>
**Tools:** SystemVerilog, UVM, AXI4-Lite, Synopsys VCS<br>
-Designed a UVM AXI4-Lite environment verifying all five channels for single-beat transfers.<br>
-Implemented reference register model & scoreboard for data and handshake timing validation.<br>
-Applied back-to-back and random delay tests, fixing WDATA handshake bugs (~94% coverage).<br>

--

ğŸ”¹ **AXI4 + DMA Subsystem Verification**<br>
**Tools:** SystemVerilog, UVM, AXI4, DMA, AXI Memory Model, Synopsys VCS<br>
-Developed full UVM environment with AXI4 master agent, DMA config agent, scoreboard, and memory model.<br>
-Verified INCR burst transfers, back-pressure, misaligned lengths, and interrupt signaling under randomized timing.<br>
-Built reference memory model to check SRCâ†’DST DMA memory-copy correctness, achieving 0 data mismatches.<br>

--

## ğŸ“œ Certification  
[![Cadence Certified](https://img.shields.io/badge/Cadence-SystemVerilog%20for%20Design%20%26%20Verification-blue?style=flat&logo=cadence)](https://www.credly.com/badges/3b34ff8a-de69-411c-bb52-0bfc0ca3b156/public_url)

---

## ğŸŒ Connect with Me  
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://www.linkedin.com/in/vramineni131) [![Email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:ramineni131@gmail.com) [![GitHub](https://img.shields.io/badge/GitHub-black?logo=github&logoColor=white)](https://github.com/ADIVENKATRAMINENI)  

---

# ğŸ“Š GitHub Stats 
![](https://github-readme-streak-stats.herokuapp.com/?user=YOUR-GITHUB&theme=dark&hide_border=false) 

---

[![](https://visitcount.itsvg.in/api?id=ADIVENKATRAMINENI&icon=0&color=0)](https://visitcount.itsvg.in)  

<!-- Created with GPRM template and customized for Design Verification Engineer profile -->
