
---------- Begin Simulation Statistics ----------
final_tick                               1116229780842                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118431                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382700                       # Number of bytes of host memory used
host_op_rate                                   138971                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20321.50                       # Real time elapsed on the host
host_tick_rate                                6798509                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2406688764                       # Number of instructions simulated
sim_ops                                    2824101039                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.138156                       # Number of seconds simulated
sim_ticks                                138155922639                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       449536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        899072                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.259103                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        33111379                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     71578083                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        87608                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     63924176                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1882517                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1989532                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       107015                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        82216343                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         6956089                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         139630221                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        131490327                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        87479                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           81121793                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      29598816                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4136305                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      2218800                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    406688763                       # Number of instructions committed
system.switch_cpus.commit.committedOps      480700651                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    330985116                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.452333                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.532738                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    209038920     63.16%     63.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     31528517      9.53%     72.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     24932259      7.53%     80.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      7283126      2.20%     82.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     15881595      4.80%     87.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      3787096      1.14%     88.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      4337659      1.31%     89.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4597128      1.39%     91.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     29598816      8.94%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    330985116                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      6908274                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         433704845                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              96532246                       # Number of loads committed
system.switch_cpus.commit.membars             4595875                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    288872761     60.09%     60.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     17006096      3.54%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     63.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        28724      0.01%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     63.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     96532246     20.08%     83.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     78260824     16.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    480700651                       # Class of committed instruction
system.switch_cpus.commit.refs              174793070                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          15439086                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           406688763                       # Number of Instructions Simulated
system.switch_cpus.committedOps             480700651                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.814650                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.814650                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     228034270                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           169                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     33024500                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      484162007                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         27914713                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          60891513                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          93909                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           496                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      14374183                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            82216343                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          54593656                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             276558077                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16263                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              411318941                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          188076                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.248156                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     54656467                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     41949985                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.241496                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    331308594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.466894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.684292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        235109137     70.96%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12885036      3.89%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          6483307      1.96%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         14165472      4.28%     81.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          9529596      2.88%     83.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          7493181      2.26%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          9538976      2.88%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4002762      1.21%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         32101127      9.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    331308594                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       117288                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         81252497                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.481575                       # Inst execution rate
system.switch_cpus.iew.exec_refs            184199995                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           78420468                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          229825                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      96966769                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4150698                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         3836                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     78624994                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    482918224                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     105779527                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       110318                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     490859352                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          71483                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      47254619                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          93909                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      47325892                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     16466704                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8328                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      9038267                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       434502                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       364137                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         8328                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        31025                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        86263                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         456988211                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             481713585                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.587836                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         268633956                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.453970                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              481745409                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        600746117                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       342398082                       # number of integer regfile writes
system.switch_cpus.ipc                       1.227520                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.227520                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     289663379     59.00%     59.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     17014983      3.47%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            4      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        28726      0.01%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    105813840     21.55%     84.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     78448739     15.98%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      490969671                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            12889584                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026253                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1520526     11.80%     11.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         920922      7.14%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5420539     42.05%     60.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5027597     39.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      478743072                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1278223537                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    466262117                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    469627941                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          478767525                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         490969671                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4150699                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2217465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2555                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        14394                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1885988                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    331308594                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.481910                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.110160                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    177137002     53.47%     53.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     43477913     13.12%     66.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     29212948      8.82%     75.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20497936      6.19%     81.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     18358374      5.54%     87.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     19500838      5.89%     93.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     11077400      3.34%     96.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6199496      1.87%     98.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5846687      1.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    331308594                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.481908                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       25116183                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     47916537                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     15451468                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     15515764                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads      7888904                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4730186                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     96966769                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     78624994                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       589855166                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       16545192                       # number of misc regfile writes
system.switch_cpus.numCycles                331309167                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        50543845                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     486191545                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9498042                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         34176361                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       18421470                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         74352                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     778330289                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      483644563                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    489330597                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          68189777                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       24251957                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          93909                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      60354023                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3138955                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    593885627                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    117950673                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      5084284                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          85796253                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4150702                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     10323623                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            784305660                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           966162631                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         10305615                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         5160331                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       908584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          478                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1817168                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            478                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             449531                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       357814                       # Transaction distribution
system.membus.trans_dist::CleanEvict            91722                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        449531                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       664194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       684414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1348608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1348608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     50864896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     52475904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    103340800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               103340800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            449536                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  449536    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              449536                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2060612114                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2127247488                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4192658564                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1116229780842                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            908579                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1163258                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          195311                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               5                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            29                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       908550                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2725665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2725752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    219391872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              219399296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          450014                       # Total snoops (count)
system.tol2bus.snoopTraffic                  45800192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1358598                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000353                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018774                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1358119     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    479      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1358598                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2101288020                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1894337175                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             60465                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     28337152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          28338816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     22526080                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       22526080                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       221384                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             221397                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       175985                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            175985                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        12044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    205109933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            205121977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        12044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           12044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     163048240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           163048240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     163048240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        12044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    205109933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           368170217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    351970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    440754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000171190146                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        19531                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        19531                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             871996                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            332644                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     221397                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    175985                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   442794                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  351970                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  2014                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            99760                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            48436                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1800                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            42065                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            62086                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            18164                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1796                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9008                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           57516                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          100129                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            56545                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            48502                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              918                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            39458                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            61926                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            18858                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1796                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            9008                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           57472                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           57472                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  4876925972                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                2203900000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            13141550972                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    11064.31                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               29814.31                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  383740                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 308787                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                87.06                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               87.73                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               442794                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              351970                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 220383                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 220317                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     39                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     40                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 19492                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 19492                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 19575                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 19575                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 19531                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 19531                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 19531                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 19531                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 19637                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 19637                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 19532                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 19614                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 19613                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 19535                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 19535                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 19531                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 19531                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 19531                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       100205                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   506.303518                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   379.520750                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   344.674335                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1709      1.71%      1.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        24788     24.74%     26.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        14278     14.25%     40.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        15674     15.64%     56.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         6598      6.58%     62.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         5202      5.19%     68.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         5705      5.69%     73.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         5531      5.52%     79.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        20720     20.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       100205                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        19531                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.568225                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.062514                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     4.898728                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13            1      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15           44      0.23%      0.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17         2370     12.13%     12.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         2797     14.32%     26.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21         3313     16.96%     43.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23         2962     15.17%     58.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25         2921     14.96%     73.77% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27         1468      7.52%     81.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         1010      5.17%     86.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         1124      5.75%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33          848      4.34%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35          622      3.18%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37           49      0.25%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        19531                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        19531                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.020327                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.018830                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.237857                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16              39      0.20%      0.20% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           19255     98.59%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.01%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             235      1.20%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        19531                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              28209920                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 128896                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               22525120                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               28338816                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            22526080                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      204.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      163.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   205.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   163.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.87                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.60                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 138155632824                       # Total gap between requests
system.mem_ctrls0.avgGap                    347664.55                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     28208256                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     22525120                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 12044.362400213668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 204176957.897837519646                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 163041291.098738521338                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           26                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       442768                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       351970                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst       993944                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  13140557028                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 3205502524402                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     38228.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     29678.20                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   9107317.45                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           251306580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           133565025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1202768700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         656404560                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    10905557520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     37851910200                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     21176560320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy       72178072905                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       522.439223                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  54622132012                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   4613180000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  78920610627                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           464178540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           246712950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         1944400500                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1180800540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    10905557520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     51128244750                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      9996360000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy       75866254800                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       549.135016                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  25505892911                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   4613180000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 108036849728                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     29199872                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          29201792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     23274112                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       23274112                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       228124                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             228139                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       181829                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            181829                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        13897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    211354471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            211368369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        13897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           13897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     168462644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           168462644                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     168462644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        13897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    211354471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           379831013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    363658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    451016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000158612150                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        20204                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        20204                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             892988                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            343707                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     228139                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    181829                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   456278                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  363658                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  5232                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           101504                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            48410                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             5857                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            47636                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            63101                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            18866                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            8082                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           57463                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          100091                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            57425                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            47582                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             4502                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            50230                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            62862                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            18002                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            8082                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           57472                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           57472                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.04                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  5173271790                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                2255230000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            13630384290                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11469.50                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               30219.50                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  386168                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 317649                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                85.62                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.35                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               456278                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              363658                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 225542                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 225457                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     21                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     21                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 20036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 20036                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 20207                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 20243                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 20240                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 20204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 20205                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 20253                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 20255                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 20208                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 20242                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 20242                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 20220                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 20227                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 20212                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 20204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 20204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 20204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       110855                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   470.328844                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   346.148872                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   341.942238                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1891      1.71%      1.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        32330     29.16%     30.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        17258     15.57%     46.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        16214     14.63%     61.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         6319      5.70%     66.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         5577      5.03%     71.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         5327      4.81%     76.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         5451      4.92%     81.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        20488     18.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       110855                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        20204                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.323599                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.812328                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.946570                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13           93      0.46%      0.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15          453      2.24%      2.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17         1827      9.04%     11.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         3018     14.94%     26.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21         3366     16.66%     43.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23         3429     16.97%     60.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25         3241     16.04%     76.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27         1872      9.27%     85.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         1000      4.95%     90.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31          798      3.95%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33          347      1.72%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35          288      1.43%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37          303      1.50%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39           20      0.10%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41            8      0.04%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43          140      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        20204                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        20204                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.997872                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.996124                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.249427                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             168      0.83%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           19889     98.44%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             146      0.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        20204                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              28866944                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 334848                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               23272256                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               29201792                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            23274112                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      208.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      168.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   211.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   168.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.95                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.63                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 138155807547                       # Total gap between requests
system.mem_ctrls1.avgGap                    336991.69                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     28865024                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     23272256                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 13897.341231015771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 208930775.088260293007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 168449209.816434472799                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       456248                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       363658                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1284016                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  13629100274                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 3185599981789                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     42800.53                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     29872.13                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   8759878.74                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   86.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           252077700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           133974885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1182783840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         642195720                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    10905557520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     37805182740                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     21215225280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy       72136997685                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       522.141913                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  54737003130                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   4613180000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  78805739509                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           539448420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           286719840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         2037684600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1255947660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    10905557520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     51583332180                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      9613260960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy       76221951180                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       551.709617                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  24513649995                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   4613180000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 109029092644                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       459047                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459048                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       459047                       # number of overall hits
system.l2.overall_hits::total                  459048                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           28                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       449508                       # number of demand (read+write) misses
system.l2.demand_misses::total                 449536                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           28                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       449508                       # number of overall misses
system.l2.overall_misses::total                449536                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2625849                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  36116186520                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      36118812369                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2625849                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  36116186520                       # number of overall miss cycles
system.l2.overall_miss_latency::total     36118812369                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           29                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       908555                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               908584                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           29                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       908555                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              908584                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.494750                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.494765                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.494750                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.494765                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93780.321429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80346.037267                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80346.874041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93780.321429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80346.037267                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80346.874041                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              357814                       # number of writebacks
system.l2.writebacks::total                    357814                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       449508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            449536                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       449508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           449536                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2386213                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  32277796207                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32280182420                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2386213                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  32277796207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32280182420                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.494750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.494765                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.494750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.494765                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 85221.892857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71806.944942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71807.780511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 85221.892857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71806.944942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71807.780511                       # average overall mshr miss latency
system.l2.replacements                         450014                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       805444                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           805444                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       805444                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       805444                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           29                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               29                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           29                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       359037                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        359037                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 71807.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71807.400000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       316779                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       316779                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 63355.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63355.800000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               28                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2625849                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2625849                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             29                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.965517                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93780.321429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93780.321429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2386213                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2386213                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 85221.892857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85221.892857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       459047                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459047                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       449503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          449503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  36115827483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  36115827483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       908550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        908550                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.494748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.494748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80346.132246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80346.132246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       449503                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       449503                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  32277479428                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  32277479428                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.494748                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.494748                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71807.038947                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71807.038947                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                     5337090                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    451038                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.832905                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.856181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       290.141045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.032800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   732.969974                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.283341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.715791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29524686                       # Number of tag accesses
system.l2.tags.data_accesses                 29524686                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    978073858203                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   138155922639                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     54593613                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2056693302                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099689                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     54593613                       # number of overall hits
system.cpu.icache.overall_hits::total      2056693302                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           43                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            827                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          784                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           43                       # number of overall misses
system.cpu.icache.overall_misses::total           827                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3740907                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3740907                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3740907                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3740907                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100473                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     54593656                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2056694129                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100473                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     54593656                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2056694129                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 86997.837209                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4523.466747                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 86997.837209                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4523.466747                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           86                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          189                       # number of writebacks
system.cpu.icache.writebacks::total               189                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           29                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2673387                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2673387                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2673387                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2673387                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92185.758621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92185.758621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92185.758621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92185.758621                       # average overall mshr miss latency
system.cpu.icache.replacements                    189                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     54593613                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2056693302                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           43                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           827                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3740907                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3740907                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     54593656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2056694129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 86997.837209                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4523.466747                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2673387                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2673387                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 92185.758621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92185.758621                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.648313                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2056694115                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               813                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2529759.059041                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   620.365601                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.282712                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994176                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.005261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999436                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       80211071844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      80211071844                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    777031768                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    145775006                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        922806774                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    777031768                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    145775006                       # number of overall hits
system.cpu.dcache.overall_hits::total       922806774                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7218427                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5029953                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12248380                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7218427                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5029953                       # number of overall misses
system.cpu.dcache.overall_misses::total      12248380                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 229235847918                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 229235847918                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 229235847918                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 229235847918                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    784250195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    150804959                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    935055154                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    784250195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    150804959                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    935055154                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009204                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033354                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013099                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009204                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033354                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013099                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 45574.153062                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18715.605486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 45574.153062                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18715.605486                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          584                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    97.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7587579                       # number of writebacks
system.cpu.dcache.writebacks::total           7587579                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4121405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4121405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4121405                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4121405                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       908548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       908548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       908548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       908548                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  41459660382                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41459660382                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41459660382                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41459660382                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000972                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000972                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 45632.878375                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45632.878375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 45632.878375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45632.878375                       # average overall mshr miss latency
system.cpu.dcache.replacements                8126770                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    419537383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     71650490                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       491187873                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3684528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      5029943                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8714471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 229235117751                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 229235117751                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    423221911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     76680433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    499902344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.065596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 45574.098504                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26305.109943                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4121400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4121400                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       908543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       908543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  41459295090                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41459295090                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011848                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001817                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 45632.727444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45632.727444                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    357494385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     74124516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      431618901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3533899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3533909                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       730167                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       730167                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    361028284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     74124526                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    435152810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008121                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73016.700000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     0.206617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       365292                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       365292                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73058.400000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73058.400000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18663077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4136302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     22799379                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           44                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1070856                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1070856                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18663121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4136314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     22799435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        89238                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19122.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       618828                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       618828                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        88404                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        88404                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18663121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4136298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     22799419                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18663121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4136298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     22799419                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1116229780842                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998770                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           976532598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8127026                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.158665                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   231.742560                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    24.256210                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.905244                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.094751                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31389055282                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31389055282                       # Number of data accesses

---------- End Simulation Statistics   ----------
