\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Discreetizing Poisson's Equation}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{Jacobi Iteration}{section.1}% 3
\BOOKMARK [2][-]{subsection.1.3}{Successive Over-Relaxation}{section.1}% 4
\BOOKMARK [2][-]{subsection.1.4}{Performance Considerations}{section.1}% 5
\BOOKMARK [1][-]{section.2}{Methods}{}% 6
\BOOKMARK [2][-]{subsection.2.1}{Configurations and Mapping to Electrostatics}{section.2}% 7
\BOOKMARK [2][-]{subsection.2.2}{Verifying Correctness}{section.2}% 8
\BOOKMARK [2][-]{subsection.2.3}{Potential From Electric Dipole}{section.2}% 9
\BOOKMARK [2][-]{subsection.2.4}{Optimization and Multithreading}{section.2}% 10
\BOOKMARK [2][-]{subsection.2.5}{SIMD Instructions}{section.2}% 11
\BOOKMARK [2][-]{subsection.2.6}{Multithreading}{section.2}% 12
\BOOKMARK [2][-]{subsection.2.7}{Benchmarking Performance}{section.2}% 13
\BOOKMARK [1][-]{section.3}{Results}{}% 14
\BOOKMARK [2][-]{subsection.3.1}{The sin\(x\) Potential}{section.3}% 15
\BOOKMARK [2][-]{subsection.3.2}{Fitting to a 1/r2 Dipole Potential}{section.3}% 16
\BOOKMARK [2][-]{subsection.3.3}{Jacobi Vesus Sucessive Over-Relaxation}{section.3}% 17
\BOOKMARK [2][-]{subsection.3.4}{Performance}{section.3}% 18
\BOOKMARK [1][-]{section.4}{Conclusion}{}% 19
\BOOKMARK [2][-]{subsection.4.1}{Correctness}{section.4}% 20
\BOOKMARK [2][-]{subsection.4.2}{Performance}{section.4}% 21
\BOOKMARK [2][-]{subsection.4.3}{Future Work}{section.4}% 22
\BOOKMARK [1][-]{section*.17}{Appendices}{}% 23
\BOOKMARK [1][-]{Appendix.1.A}{Program Usage}{}% 24
\BOOKMARK [1][-]{Appendix.1.B}{Computer Program Optimization}{}% 25
\BOOKMARK [2][-]{subsection.1.B.1}{Lazy Programs Are Better}{Appendix.1.B}% 26
\BOOKMARK [2][-]{subsection.1.B.2}{Freebies}{Appendix.1.B}% 27
\BOOKMARK [2][-]{subsection.1.B.3}{A Model of Processor Design}{Appendix.1.B}% 28
\BOOKMARK [3][-]{subsubsection.1.B.3.1}{Caching}{subsection.1.B.3}% 29
\BOOKMARK [2][-]{subsection.1.B.4}{Structure of Arrays}{Appendix.1.B}% 30
\BOOKMARK [2][-]{subsection.1.B.5}{Multithreading}{Appendix.1.B}% 31
\BOOKMARK [2][-]{subsection.1.B.6}{Vectorization}{Appendix.1.B}% 32
\BOOKMARK [3][-]{subsubsection.1.B.6.1}{Branch Reduction}{subsection.1.B.6}% 33
\BOOKMARK [1][-]{Appendix.1.C}{Program Implementation}{}% 34
\BOOKMARK [2][-]{subsection.1.C.1}{SIMD Implementation}{Appendix.1.C}% 35
