Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 11 17:53:03 2024
| Host         : DESKTOP-TN92N90 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           27          
HPDR-1     Warning           Port pin direction inconsistency                    16          
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-16  Warning           Large setup violation                               96          
TIMING-18  Warning           Missing input or output delay                       16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -25.628     -478.277                    167                 9459        0.012        0.000                      0                 9459        1.845        0.000                       0                  4689  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 4.000}        8.000           125.000         
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/DAC/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                    2.040        0.000                      0                   29        0.453        0.000                      0                   29        3.500        0.000                       0                    45  
clk_fpga_0                               -25.628     -478.277                    167                 9138        0.012        0.000                      0                 9138        3.020        0.000                       0                  4636  
system_i/DAC/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               0.370        0.000                      0                  292        0.917        0.000                      0                  292  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0    adc_clk       
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.456ns (45.121%)  route 0.555ns (54.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.738     4.899    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y86         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/Q
                         net (fo=1, routed)           0.555     5.910    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[12]
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.544     8.456    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.834     7.950    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.518ns (57.531%)  route 0.382ns (42.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.742     4.903    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y58         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.518     5.421 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/Q
                         net (fo=2, routed)           0.382     5.804    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.544     8.456    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.035     8.784    
    OLOGIC_X0Y58         ODDR (Setup_oddr_C_D2)      -0.834     7.950    system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -5.804    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.518ns (58.430%)  route 0.369ns (41.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.738     4.899    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.518     5.417 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/Q
                         net (fo=1, routed)           0.369     5.786    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[1]
    OLOGIC_X0Y85         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.540     8.452    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.518ns (58.430%)  route 0.369ns (41.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.734     4.895    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y82         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     5.413 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[2]/Q
                         net (fo=1, routed)           0.369     5.782    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[2]
    OLOGIC_X0Y82         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.538     8.450    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.035     8.778    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_D2)      -0.834     7.944    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -5.782    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.518ns (58.430%)  route 0.369ns (41.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.891ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.730     4.891    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y70         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.518     5.409 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[10]/Q
                         net (fo=1, routed)           0.369     5.778    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[10]
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.535     8.447    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.035     8.775    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_D2)      -0.834     7.941    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.941    
                         arrival time                          -5.778    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.456ns (55.304%)  route 0.369ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.738     4.899    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y86         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/Q
                         net (fo=1, routed)           0.369     5.724    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[0]
    OLOGIC_X0Y86         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.540     8.452    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.456ns (55.304%)  route 0.369ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.738     4.899    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[8]/Q
                         net (fo=1, routed)           0.369     5.724    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[8]
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.540     8.452    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.456ns (55.304%)  route 0.369ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.899ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.738     4.899    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y63         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     5.355 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/Q
                         net (fo=1, routed)           0.369     5.724    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[9]
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.540     8.452    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.035     8.780    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_D2)      -0.834     7.946    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.946    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.224ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.456ns (55.304%)  route 0.369ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.897ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.736     4.897    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y65         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     5.353 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[7]/Q
                         net (fo=1, routed)           0.369     5.722    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[7]
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.539     8.451    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.035     8.779    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_D2)      -0.834     7.945    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  2.224    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk fall@4.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.456ns (55.304%)  route 0.369ns (44.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.735     4.896    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y66         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     5.352 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[6]/Q
                         net (fo=1, routed)           0.369     5.721    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg[6]
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     6.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.539     8.451    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.035     8.779    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_D2)      -0.834     7.945    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  2.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.940%)  route 0.227ns (58.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.582     1.637    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y69         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/Q
                         net (fo=1, routed)           0.227     2.028    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[10]
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.847     1.993    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.940%)  route 0.227ns (58.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.583     1.638    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y68         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.164     1.802 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/Q
                         net (fo=1, routed)           0.227     2.029    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[11]
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.847     1.993    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.940%)  route 0.227ns (58.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.587     1.642    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.806 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/Q
                         net (fo=1, routed)           0.227     2.033    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[9]
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.593%)  route 0.230ns (58.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.586     1.641    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/Q
                         net (fo=1, routed)           0.230     2.036    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[8]
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.025%)  route 0.236ns (58.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.586     1.641    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/Q
                         net (fo=1, routed)           0.236     2.041    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[7]
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.199%)  route 0.244ns (59.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.589     1.644    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y58         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.808 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/Q
                         net (fo=2, routed)           0.244     2.052    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.853     1.999    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y58         ODDR (Hold_oddr_C_D1)       -0.093     1.581    system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.698%)  route 0.283ns (63.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.586     1.641    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.164     1.805 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/Q
                         net (fo=1, routed)           0.283     2.088    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[6]
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.924%)  route 0.366ns (69.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y71         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.164     1.799 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[4]/Q
                         net (fo=1, routed)           0.366     2.166    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[4]
    OLOGIC_X0Y80         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.847     1.993    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_D1)       -0.093     1.575    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.565%)  route 0.373ns (69.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.577     1.632    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y74         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/Q
                         net (fo=1, routed)           0.373     2.169    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[2]
    OLOGIC_X0Y82         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.849     1.995    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                         clock pessimism             -0.325     1.670    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_D1)       -0.093     1.577    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.164ns (30.304%)  route 0.377ns (69.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.577     1.632    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y74         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDRE (Prop_fdre_C_Q)         0.164     1.796 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=1, routed)           0.377     2.173    system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[1]
    OLOGIC_X0Y85         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.851     1.997    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_D1)       -0.093     1.579    system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.594    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y86   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y70   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y91   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y92   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y85   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y82   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y81   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y80   system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y74   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y74   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y68   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y68   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y74   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y74   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y74   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y74   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y69   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y68   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y68   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y74   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y74   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y74   system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          167  Failing Endpoints,  Worst Slack      -25.628ns,  Total Violation     -478.277ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -25.628ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_10/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.361ns  (logic 22.625ns (67.818%)  route 10.736ns (32.182%))
  Logic Levels:           120  (CARRY4=108 LUT1=1 LUT2=10 LUT3=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.678     2.986    system_i/lock_in/inst/clk
    SLICE_X9Y38          FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     3.442 f  system_i/lock_in/inst/parameter_0_reg_reg[1]/Q
                         net (fo=8, routed)           0.451     3.893    system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1_0[1]
    SLICE_X8Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.017 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7/O
                         net (fo=1, routed)           0.000     4.017    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.550 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.550    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.667 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.667    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.784 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.784    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     4.901    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.018 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.018    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.135 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.135    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.252 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.252    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.369 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.623 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.027     6.650    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.367     7.017 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4/O
                         net (fo=1, routed)           0.000     7.017    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.567 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.567    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     7.681    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     7.795    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     7.909    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.023    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.137    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.251    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.365    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.522 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.020     9.541    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.329     9.870 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_i_4/O
                         net (fo=1, routed)           0.000     9.870    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.420 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17/CO[3]
                         net (fo=1, routed)           0.000    10.420    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.534    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.648    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    10.762    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    10.876    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    10.990    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.104    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.218    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.375 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          1.028    12.404    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.329    12.733 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4/O
                         net (fo=1, routed)           0.000    12.733    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.283 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.511    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.625    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.739    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.853    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.967    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.000    14.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.259 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          0.764    15.023    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.329    15.352 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_i_4/O
                         net (fo=1, routed)           0.000    15.352    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.885 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35/CO[3]
                         net (fo=1, routed)           0.000    15.885    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.002 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.002    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.119 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.236 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.236    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.353 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.001    16.354    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.471    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.588 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.588    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.705 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.705    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          0.924    17.786    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.332    18.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4/O
                         net (fo=1, routed)           0.000    18.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.668 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    18.668    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.782 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.001    18.783    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.000    18.897    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.011 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    19.011    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.125 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.125    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.239 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.239    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.353 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.353    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.467 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.000    19.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.645 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.959    20.604    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.329    20.933 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4/O
                         net (fo=1, routed)           0.000    20.933    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.466 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.001    21.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.584 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.584    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.701 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    21.701    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.818 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    21.818    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.935 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    21.935    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.052 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    22.052    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.169 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.169    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.286 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.286    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.465 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.952    23.417    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X6Y51          LUT2 (Prop_lut2_I1_O)        0.332    23.749 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4/O
                         net (fo=1, routed)           0.000    23.749    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.282 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.282    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.399 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.399    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.516 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.516    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.633 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.633    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.750 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.750    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.867 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    24.867    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.984 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    24.984    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.101 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    25.101    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          0.635    25.893    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.332    26.225 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4/O
                         net (fo=1, routed)           0.000    26.225    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.775 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71/CO[3]
                         net (fo=1, routed)           0.000    26.775    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.889 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72/CO[3]
                         net (fo=1, routed)           0.000    26.889    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.003 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73/CO[3]
                         net (fo=1, routed)           0.000    27.003    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74/CO[3]
                         net (fo=1, routed)           0.000    27.117    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.231 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75/CO[3]
                         net (fo=1, routed)           0.000    27.231    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76/CO[3]
                         net (fo=1, routed)           0.000    27.345    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.459 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77/CO[3]
                         net (fo=1, routed)           0.000    27.459    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.573 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78/CO[3]
                         net (fo=1, routed)           0.000    27.573    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.751 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__79/CO[1]
                         net (fo=37, routed)          1.029    28.780    system_i/lock_in/inst/lock_in/multiplicador/ref/B[3]
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.329    29.109 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_i_4/O
                         net (fo=1, routed)           0.000    29.109    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_i_4_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.659 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80/CO[3]
                         net (fo=1, routed)           0.000    29.659    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.773 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81/CO[3]
                         net (fo=1, routed)           0.000    29.773    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.887 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82/CO[3]
                         net (fo=1, routed)           0.000    29.887    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.001 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83/CO[3]
                         net (fo=1, routed)           0.000    30.001    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.115 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84/CO[3]
                         net (fo=1, routed)           0.000    30.115    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.229 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85/CO[3]
                         net (fo=1, routed)           0.000    30.229    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.343 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86/CO[3]
                         net (fo=1, routed)           0.000    30.343    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.457 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87/CO[3]
                         net (fo=1, routed)           0.000    30.457    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.614 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__88/CO[1]
                         net (fo=37, routed)          1.040    31.653    system_i/lock_in/inst/lock_in/multiplicador/ref/B[2]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.329    31.982 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_i_4/O
                         net (fo=1, routed)           0.000    31.982    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_i_4_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.515 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89/CO[3]
                         net (fo=1, routed)           0.000    32.515    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.632 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__90/CO[3]
                         net (fo=1, routed)           0.000    32.632    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__90_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.749 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__91/CO[3]
                         net (fo=1, routed)           0.000    32.749    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__91_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.866 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__92/CO[3]
                         net (fo=1, routed)           0.000    32.866    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__92_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.983 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__93/CO[3]
                         net (fo=1, routed)           0.000    32.983    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__93_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.100 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__94/CO[3]
                         net (fo=1, routed)           0.000    33.100    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__94_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.217 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__95/CO[3]
                         net (fo=1, routed)           0.000    33.217    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__95_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.334 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__96/CO[3]
                         net (fo=1, routed)           0.000    33.334    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__96_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.491 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__97/CO[1]
                         net (fo=37, routed)          0.905    34.396    system_i/lock_in/inst/lock_in/multiplicador/ref/B[1]
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.332    34.728 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__98_i_4/O
                         net (fo=1, routed)           0.000    34.728    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__98_i_4_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.278 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__98/CO[3]
                         net (fo=1, routed)           0.000    35.278    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__98_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.392 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__99/CO[3]
                         net (fo=1, routed)           0.000    35.392    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__99_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.506 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__100/CO[3]
                         net (fo=1, routed)           0.000    35.506    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__100_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.620 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__101/CO[3]
                         net (fo=1, routed)           0.000    35.620    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__101_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.734 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__102/CO[3]
                         net (fo=1, routed)           0.000    35.734    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__102_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.848 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__103/CO[3]
                         net (fo=1, routed)           0.000    35.848    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__103_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.962 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__104/CO[3]
                         net (fo=1, routed)           0.000    35.962    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__104_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.076 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__105/CO[3]
                         net (fo=1, routed)           0.000    36.076    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__105_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.347 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__106/CO[0]
                         net (fo=1, routed)           0.000    36.347    system_i/lock_in/inst/lock_in/multiplicador/ref/B[0]
    SLICE_X11Y65         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.491    10.683    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X11Y65         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_10/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)        0.046    10.720    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_10
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -36.347    
  -------------------------------------------------------------------
                         slack                                -25.628    

Slack (VIOLATED) :        -23.772ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_9/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        31.212ns  (logic 20.674ns (66.238%)  route 10.538ns (33.762%))
  Logic Levels:           110  (CARRY4=99 LUT1=1 LUT2=10)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.683 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.678     2.986    system_i/lock_in/inst/clk
    SLICE_X9Y38          FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     3.442 f  system_i/lock_in/inst/parameter_0_reg_reg[1]/Q
                         net (fo=8, routed)           0.451     3.893    system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1_0[1]
    SLICE_X8Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.017 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7/O
                         net (fo=1, routed)           0.000     4.017    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.550 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.550    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.667 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.667    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.784 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.784    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     4.901    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.018 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.018    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.135 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.135    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.252 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.252    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.369 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.623 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.027     6.650    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.367     7.017 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4/O
                         net (fo=1, routed)           0.000     7.017    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.567 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.567    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     7.681    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     7.795    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     7.909    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.023    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.137    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.251    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.365    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.522 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.020     9.541    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.329     9.870 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_i_4/O
                         net (fo=1, routed)           0.000     9.870    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.420 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17/CO[3]
                         net (fo=1, routed)           0.000    10.420    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.534    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.648    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    10.762    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    10.876    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    10.990    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.104    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.218    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.375 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          1.028    12.404    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.329    12.733 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4/O
                         net (fo=1, routed)           0.000    12.733    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.283 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.511    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.625    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.739    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.853    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.967    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.000    14.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.259 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          0.764    15.023    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.329    15.352 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_i_4/O
                         net (fo=1, routed)           0.000    15.352    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.885 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35/CO[3]
                         net (fo=1, routed)           0.000    15.885    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.002 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.002    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.119 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.236 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.236    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.353 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.001    16.354    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.471    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.588 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.588    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.705 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.705    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          0.924    17.786    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.332    18.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4/O
                         net (fo=1, routed)           0.000    18.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.668 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    18.668    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.782 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.001    18.783    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.000    18.897    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.011 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    19.011    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.125 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.125    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.239 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.239    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.353 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.353    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.467 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.000    19.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.645 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.959    20.604    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.329    20.933 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4/O
                         net (fo=1, routed)           0.000    20.933    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.466 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.001    21.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.584 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.584    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.701 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    21.701    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.818 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    21.818    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.935 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    21.935    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.052 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    22.052    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.169 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.169    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.286 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.286    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.465 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.952    23.417    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X6Y51          LUT2 (Prop_lut2_I1_O)        0.332    23.749 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4/O
                         net (fo=1, routed)           0.000    23.749    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.282 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.282    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.399 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.399    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.516 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.516    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.633 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.633    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.750 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.750    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.867 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    24.867    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.984 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    24.984    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.101 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    25.101    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          0.635    25.893    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.332    26.225 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4/O
                         net (fo=1, routed)           0.000    26.225    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.775 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71/CO[3]
                         net (fo=1, routed)           0.000    26.775    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.889 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72/CO[3]
                         net (fo=1, routed)           0.000    26.889    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.003 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73/CO[3]
                         net (fo=1, routed)           0.000    27.003    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74/CO[3]
                         net (fo=1, routed)           0.000    27.117    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.231 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75/CO[3]
                         net (fo=1, routed)           0.000    27.231    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76/CO[3]
                         net (fo=1, routed)           0.000    27.345    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.459 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77/CO[3]
                         net (fo=1, routed)           0.000    27.459    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.573 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78/CO[3]
                         net (fo=1, routed)           0.000    27.573    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.751 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__79/CO[1]
                         net (fo=37, routed)          1.029    28.780    system_i/lock_in/inst/lock_in/multiplicador/ref/B[3]
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.329    29.109 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_i_4/O
                         net (fo=1, routed)           0.000    29.109    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_i_4_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.659 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80/CO[3]
                         net (fo=1, routed)           0.000    29.659    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.773 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81/CO[3]
                         net (fo=1, routed)           0.000    29.773    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.887 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82/CO[3]
                         net (fo=1, routed)           0.000    29.887    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.001 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83/CO[3]
                         net (fo=1, routed)           0.000    30.001    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.115 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84/CO[3]
                         net (fo=1, routed)           0.000    30.115    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.229 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85/CO[3]
                         net (fo=1, routed)           0.000    30.229    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.343 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86/CO[3]
                         net (fo=1, routed)           0.000    30.343    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.457 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87/CO[3]
                         net (fo=1, routed)           0.000    30.457    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.614 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__88/CO[1]
                         net (fo=37, routed)          1.040    31.653    system_i/lock_in/inst/lock_in/multiplicador/ref/B[2]
    SLICE_X10Y57         LUT2 (Prop_lut2_I1_O)        0.329    31.982 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_i_4/O
                         net (fo=1, routed)           0.000    31.982    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_i_4_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.515 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89/CO[3]
                         net (fo=1, routed)           0.000    32.515    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__89_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.632 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__90/CO[3]
                         net (fo=1, routed)           0.000    32.632    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__90_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.749 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__91/CO[3]
                         net (fo=1, routed)           0.000    32.749    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__91_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.866 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__92/CO[3]
                         net (fo=1, routed)           0.000    32.866    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__92_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.983 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__93/CO[3]
                         net (fo=1, routed)           0.000    32.983    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__93_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.100 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__94/CO[3]
                         net (fo=1, routed)           0.000    33.100    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__94_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.217 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__95/CO[3]
                         net (fo=1, routed)           0.000    33.217    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__95_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.334 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__96/CO[3]
                         net (fo=1, routed)           0.000    33.334    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__96_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.491 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__97/CO[1]
                         net (fo=37, routed)          0.706    34.198    system_i/lock_in/inst/lock_in/multiplicador/ref/B[1]
    SLICE_X11Y65         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.491    10.683    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X11Y65         FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_9/C
                         clock pessimism              0.116    10.799    
                         clock uncertainty           -0.125    10.674    
    SLICE_X11Y65         FDRE (Setup_fdre_C_D)       -0.248    10.426    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_9
  -------------------------------------------------------------------
                         required time                         10.426    
                         arrival time                         -34.198    
  -------------------------------------------------------------------
                         slack                                -23.772    

Slack (VIOLATED) :        -20.596ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.037ns  (logic 18.836ns (67.182%)  route 9.201ns (32.818%))
  Logic Levels:           100  (CARRY4=90 LUT1=1 LUT2=9)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.678     2.986    system_i/lock_in/inst/clk
    SLICE_X9Y38          FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     3.442 f  system_i/lock_in/inst/parameter_0_reg_reg[1]/Q
                         net (fo=8, routed)           0.451     3.893    system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1_0[1]
    SLICE_X8Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.017 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7/O
                         net (fo=1, routed)           0.000     4.017    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.550 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.550    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.667 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.667    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.784 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.784    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     4.901    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.018 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.018    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.135 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.135    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.252 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.252    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.369 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.623 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.027     6.650    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.367     7.017 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4/O
                         net (fo=1, routed)           0.000     7.017    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.567 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.567    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     7.681    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     7.795    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     7.909    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.023    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.137    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.251    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.365    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.522 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.020     9.541    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.329     9.870 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_i_4/O
                         net (fo=1, routed)           0.000     9.870    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.420 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17/CO[3]
                         net (fo=1, routed)           0.000    10.420    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.534    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.648    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    10.762    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    10.876    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    10.990    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.104    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.218    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.375 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          1.028    12.404    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.329    12.733 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4/O
                         net (fo=1, routed)           0.000    12.733    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.283 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.511    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.625    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.739    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.853    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.967    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.000    14.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.259 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          0.764    15.023    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.329    15.352 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_i_4/O
                         net (fo=1, routed)           0.000    15.352    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.885 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35/CO[3]
                         net (fo=1, routed)           0.000    15.885    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.002 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.002    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.119 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.236 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.236    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.353 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.001    16.354    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.471    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.588 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.588    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.705 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.705    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          0.924    17.786    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.332    18.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4/O
                         net (fo=1, routed)           0.000    18.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.668 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    18.668    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.782 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.001    18.783    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.000    18.897    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.011 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    19.011    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.125 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.125    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.239 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.239    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.353 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.353    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.467 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.000    19.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.645 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.959    20.604    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.329    20.933 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4/O
                         net (fo=1, routed)           0.000    20.933    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.466 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.001    21.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.584 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.584    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.701 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    21.701    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.818 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    21.818    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.935 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    21.935    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.052 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    22.052    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.169 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.169    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.286 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.286    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.465 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.952    23.417    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X6Y51          LUT2 (Prop_lut2_I1_O)        0.332    23.749 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4/O
                         net (fo=1, routed)           0.000    23.749    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.282 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.282    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.399 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.399    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.516 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.516    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.633 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.633    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.750 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.750    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.867 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    24.867    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.984 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    24.984    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.101 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    25.101    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          0.635    25.893    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.332    26.225 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4/O
                         net (fo=1, routed)           0.000    26.225    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.775 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71/CO[3]
                         net (fo=1, routed)           0.000    26.775    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.889 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72/CO[3]
                         net (fo=1, routed)           0.000    26.889    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.003 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73/CO[3]
                         net (fo=1, routed)           0.000    27.003    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74/CO[3]
                         net (fo=1, routed)           0.000    27.117    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.231 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75/CO[3]
                         net (fo=1, routed)           0.000    27.231    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76/CO[3]
                         net (fo=1, routed)           0.000    27.345    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.459 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77/CO[3]
                         net (fo=1, routed)           0.000    27.459    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.573 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78/CO[3]
                         net (fo=1, routed)           0.000    27.573    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.751 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__79/CO[1]
                         net (fo=37, routed)          1.029    28.780    system_i/lock_in/inst/lock_in/multiplicador/ref/B[3]
    SLICE_X9Y57          LUT2 (Prop_lut2_I1_O)        0.329    29.109 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_i_4/O
                         net (fo=1, routed)           0.000    29.109    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_i_4_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.659 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80/CO[3]
                         net (fo=1, routed)           0.000    29.659    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__80_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.773 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81/CO[3]
                         net (fo=1, routed)           0.000    29.773    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__81_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.887 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82/CO[3]
                         net (fo=1, routed)           0.000    29.887    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__82_n_0
    SLICE_X9Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.001 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83/CO[3]
                         net (fo=1, routed)           0.000    30.001    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__83_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.115 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84/CO[3]
                         net (fo=1, routed)           0.000    30.115    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__84_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.229 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85/CO[3]
                         net (fo=1, routed)           0.000    30.229    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__85_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.343 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86/CO[3]
                         net (fo=1, routed)           0.000    30.343    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__86_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.457 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87/CO[3]
                         net (fo=1, routed)           0.000    30.457    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__87_n_0
    SLICE_X9Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.614 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__88/CO[1]
                         net (fo=37, routed)          0.410    31.023    system_i/lock_in/inst/lock_in/multiplicador/ref/B[2]
    SLICE_X7Y65          FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.490    10.682    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X7Y65          FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_8/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)       -0.245    10.428    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_8
  -------------------------------------------------------------------
                         required time                         10.428    
                         arrival time                         -31.023    
  -------------------------------------------------------------------
                         slack                                -20.596    

Slack (VIOLATED) :        -20.036ns  (required time - arrival time)
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_11/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        27.454ns  (logic 17.167ns (62.530%)  route 10.287ns (37.470%))
  Logic Levels:           72  (CARRY4=60 LUT1=1 LUT2=10 LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.669     2.977    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y37         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=27, routed)          0.462     3.895    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.019 r  system_i/data_source_0/inst/index_20_i_245/O
                         net (fo=1, routed)           0.000     4.019    system_i/data_source_0/inst/index_20_i_245_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.552 r  system_i/data_source_0/inst/index_20_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.552    system_i/data_source_0/inst/index_20_i_175_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  system_i/data_source_0/inst/index_20_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.669    system_i/data_source_0/inst/index_20_i_111_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  system_i/data_source_0/inst/index_20_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.786    system_i/data_source_0/inst/index_20_i_47_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  system_i/data_source_0/inst/index_20_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.903    system_i/data_source_0/inst/index_20_i_14_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.157 r  system_i/data_source_0/inst/index_20_i_2/CO[0]
                         net (fo=21, routed)          0.836     5.993    system_i/data_source_0/inst/B[11]
    SLICE_X21Y36         LUT2 (Prop_lut2_I1_O)        0.367     6.360 r  system_i/data_source_0/inst/index_20_i_249/O
                         net (fo=1, routed)           0.000     6.360    system_i/data_source_0/inst/index_20_i_249_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  system_i/data_source_0/inst/index_20_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.910    system_i/data_source_0/inst/index_20_i_184_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  system_i/data_source_0/inst/index_20_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.024    system_i/data_source_0/inst/index_20_i_120_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  system_i/data_source_0/inst/index_20_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.138    system_i/data_source_0/inst/index_20_i_56_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  system_i/data_source_0/inst/index_20_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    system_i/data_source_0/inst/index_20_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.409 r  system_i/data_source_0/inst/index_20_i_3/CO[1]
                         net (fo=21, routed)          0.854     8.263    system_i/data_source_0/inst/B[10]
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.329     8.592 r  system_i/data_source_0/inst/index_20_i_253/O
                         net (fo=1, routed)           0.000     8.592    system_i/data_source_0/inst/index_20_i_253_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.142 r  system_i/data_source_0/inst/index_20_i_189/CO[3]
                         net (fo=1, routed)           0.000     9.142    system_i/data_source_0/inst/index_20_i_189_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.256 r  system_i/data_source_0/inst/index_20_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.256    system_i/data_source_0/inst/index_20_i_125_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  system_i/data_source_0/inst/index_20_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.370    system_i/data_source_0/inst/index_20_i_61_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  system_i/data_source_0/inst/index_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.484    system_i/data_source_0/inst/index_20_i_18_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.641 r  system_i/data_source_0/inst/index_20_i_4/CO[1]
                         net (fo=21, routed)          0.922    10.563    system_i/data_source_0/inst/B[9]
    SLICE_X26Y35         LUT2 (Prop_lut2_I1_O)        0.329    10.892 r  system_i/data_source_0/inst/index_20_i_257/O
                         net (fo=1, routed)           0.000    10.892    system_i/data_source_0/inst/index_20_i_257_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.442 r  system_i/data_source_0/inst/index_20_i_194/CO[3]
                         net (fo=1, routed)           0.000    11.442    system_i/data_source_0/inst/index_20_i_194_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.556 r  system_i/data_source_0/inst/index_20_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.556    system_i/data_source_0/inst/index_20_i_130_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.670 r  system_i/data_source_0/inst/index_20_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.670    system_i/data_source_0/inst/index_20_i_66_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.784 r  system_i/data_source_0/inst/index_20_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.784    system_i/data_source_0/inst/index_20_i_21_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.962 r  system_i/data_source_0/inst/index_20_i_5/CO[1]
                         net (fo=21, routed)          0.816    12.778    system_i/data_source_0/inst/B[8]
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.329    13.107 r  system_i/data_source_0/inst/index_20_i_261/O
                         net (fo=1, routed)           0.000    13.107    system_i/data_source_0/inst/index_20_i_261_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.657 r  system_i/data_source_0/inst/index_20_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.657    system_i/data_source_0/inst/index_20_i_199_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  system_i/data_source_0/inst/index_20_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.771    system_i/data_source_0/inst/index_20_i_135_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  system_i/data_source_0/inst/index_20_i_71/CO[3]
                         net (fo=1, routed)           0.000    13.885    system_i/data_source_0/inst/index_20_i_71_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.999 r  system_i/data_source_0/inst/index_20_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.999    system_i/data_source_0/inst/index_20_i_24_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.177 r  system_i/data_source_0/inst/index_20_i_6/CO[1]
                         net (fo=21, routed)          1.043    15.220    system_i/data_source_0/inst/B[7]
    SLICE_X25Y36         LUT2 (Prop_lut2_I1_O)        0.329    15.549 r  system_i/data_source_0/inst/index_20_i_265/O
                         net (fo=1, routed)           0.000    15.549    system_i/data_source_0/inst/index_20_i_265_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.099 r  system_i/data_source_0/inst/index_20_i_204/CO[3]
                         net (fo=1, routed)           0.000    16.099    system_i/data_source_0/inst/index_20_i_204_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  system_i/data_source_0/inst/index_20_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.213    system_i/data_source_0/inst/index_20_i_140_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  system_i/data_source_0/inst/index_20_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.327    system_i/data_source_0/inst/index_20_i_76_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  system_i/data_source_0/inst/index_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.441    system_i/data_source_0/inst/index_20_i_27_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.619 r  system_i/data_source_0/inst/index_20_i_7/CO[1]
                         net (fo=21, routed)          0.797    17.416    system_i/data_source_0/inst/B[6]
    SLICE_X24Y36         LUT2 (Prop_lut2_I1_O)        0.329    17.745 r  system_i/data_source_0/inst/index_20_i_269/O
                         net (fo=1, routed)           0.000    17.745    system_i/data_source_0/inst/index_20_i_269_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  system_i/data_source_0/inst/index_20_i_209/CO[3]
                         net (fo=1, routed)           0.000    18.278    system_i/data_source_0/inst/index_20_i_209_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  system_i/data_source_0/inst/index_20_i_145/CO[3]
                         net (fo=1, routed)           0.000    18.395    system_i/data_source_0/inst/index_20_i_145_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  system_i/data_source_0/inst/index_20_i_81/CO[3]
                         net (fo=1, routed)           0.000    18.512    system_i/data_source_0/inst/index_20_i_81_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  system_i/data_source_0/inst/index_20_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.629    system_i/data_source_0/inst/index_20_i_30_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.808 r  system_i/data_source_0/inst/index_20_i_8/CO[1]
                         net (fo=21, routed)          0.859    19.667    system_i/data_source_0/inst/B[5]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.332    19.999 r  system_i/data_source_0/inst/index_20_i_273/O
                         net (fo=1, routed)           0.000    19.999    system_i/data_source_0/inst/index_20_i_273_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.549 r  system_i/data_source_0/inst/index_20_i_214/CO[3]
                         net (fo=1, routed)           0.000    20.549    system_i/data_source_0/inst/index_20_i_214_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  system_i/data_source_0/inst/index_20_i_150/CO[3]
                         net (fo=1, routed)           0.000    20.663    system_i/data_source_0/inst/index_20_i_150_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  system_i/data_source_0/inst/index_20_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.777    system_i/data_source_0/inst/index_20_i_86_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  system_i/data_source_0/inst/index_20_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.891    system_i/data_source_0/inst/index_20_i_33_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.048 r  system_i/data_source_0/inst/index_20_i_9/CO[1]
                         net (fo=21, routed)          0.866    21.914    system_i/data_source_0/inst/B[4]
    SLICE_X23Y31         LUT2 (Prop_lut2_I1_O)        0.329    22.243 r  system_i/data_source_0/inst/index_20_i_277/O
                         net (fo=1, routed)           0.000    22.243    system_i/data_source_0/inst/index_20_i_277_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.793 r  system_i/data_source_0/inst/index_20_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.793    system_i/data_source_0/inst/index_20_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.907 r  system_i/data_source_0/inst/index_20_i_155/CO[3]
                         net (fo=1, routed)           0.000    22.907    system_i/data_source_0/inst/index_20_i_155_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.021 r  system_i/data_source_0/inst/index_20_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.021    system_i/data_source_0/inst/index_20_i_91_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.135 r  system_i/data_source_0/inst/index_20_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.135    system_i/data_source_0/inst/index_20_i_36_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.313 r  system_i/data_source_0/inst/index_20_i_10/CO[1]
                         net (fo=21, routed)          0.782    24.095    system_i/data_source_0/inst/B[3]
    SLICE_X25Y31         LUT2 (Prop_lut2_I1_O)        0.329    24.424 r  system_i/data_source_0/inst/index_20_i_281/O
                         net (fo=1, routed)           0.000    24.424    system_i/data_source_0/inst/index_20_i_281_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.974 r  system_i/data_source_0/inst/index_20_i_224/CO[3]
                         net (fo=1, routed)           0.000    24.974    system_i/data_source_0/inst/index_20_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.088 r  system_i/data_source_0/inst/index_20_i_160/CO[3]
                         net (fo=1, routed)           0.000    25.088    system_i/data_source_0/inst/index_20_i_160_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  system_i/data_source_0/inst/index_20_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.202    system_i/data_source_0/inst/index_20_i_96_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  system_i/data_source_0/inst/index_20_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.316    system_i/data_source_0/inst/index_20_i_39_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.494 r  system_i/data_source_0/inst/index_20_i_11/CO[1]
                         net (fo=21, routed)          0.804    26.298    system_i/data_source_0/inst/B[2]
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.329    26.627 r  system_i/data_source_0/inst/index_20_i_285/O
                         net (fo=1, routed)           0.000    26.627    system_i/data_source_0/inst/index_20_i_285_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.160 r  system_i/data_source_0/inst/index_20_i_229/CO[3]
                         net (fo=1, routed)           0.000    27.160    system_i/data_source_0/inst/index_20_i_229_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.277 r  system_i/data_source_0/inst/index_20_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.277    system_i/data_source_0/inst/index_20_i_165_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.394 r  system_i/data_source_0/inst/index_20_i_101/CO[3]
                         net (fo=1, routed)           0.000    27.394    system_i/data_source_0/inst/index_20_i_101_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.511 r  system_i/data_source_0/inst/index_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.511    system_i/data_source_0/inst/index_20_i_42_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.690 r  system_i/data_source_0/inst/index_20_i_12/CO[1]
                         net (fo=21, routed)          0.906    28.596    system_i/data_source_0/inst/B[1]
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.332    28.928 r  system_i/data_source_0/inst/index_20_i_289/O
                         net (fo=1, routed)           0.000    28.928    system_i/data_source_0/inst/index_20_i_289_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.478 r  system_i/data_source_0/inst/index_20_i_234/CO[3]
                         net (fo=1, routed)           0.000    29.478    system_i/data_source_0/inst/index_20_i_234_n_0
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.592 r  system_i/data_source_0/inst/index_20_i_170/CO[3]
                         net (fo=1, routed)           0.000    29.592    system_i/data_source_0/inst/index_20_i_170_n_0
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.706 r  system_i/data_source_0/inst/index_20_i_106/CO[3]
                         net (fo=1, routed)           0.000    29.706    system_i/data_source_0/inst/index_20_i_106_n_0
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.820 r  system_i/data_source_0/inst/index_20_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.820    system_i/data_source_0/inst/index_20_i_45_n_0
    SLICE_X21Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.091 r  system_i/data_source_0/inst/index_20_i_13/CO[0]
                         net (fo=1, routed)           0.340    30.431    system_i/data_source_0/inst/B[0]
    SLICE_X23Y35         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.490    10.682    system_i/data_source_0/inst/clock
    SLICE_X23Y35         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_11/C
                         clock pessimism              0.130    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X23Y35         FDRE (Setup_fdre_C_D)       -0.292    10.395    system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_11
  -------------------------------------------------------------------
                         required time                         10.395    
                         arrival time                         -30.431    
  -------------------------------------------------------------------
                         slack                                -20.036    

Slack (VIOLATED) :        -17.061ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.765ns  (logic 17.002ns (68.653%)  route 7.763ns (31.347%))
  Logic Levels:           90  (CARRY4=81 LUT1=1 LUT2=8)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.678     2.986    system_i/lock_in/inst/clk
    SLICE_X9Y38          FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     3.442 f  system_i/lock_in/inst/parameter_0_reg_reg[1]/Q
                         net (fo=8, routed)           0.451     3.893    system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1_0[1]
    SLICE_X8Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.017 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7/O
                         net (fo=1, routed)           0.000     4.017    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.550 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.550    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.667 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.667    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.784 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.784    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     4.901    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.018 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.018    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.135 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.135    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.252 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.252    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.369 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.623 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.027     6.650    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.367     7.017 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4/O
                         net (fo=1, routed)           0.000     7.017    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.567 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.567    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     7.681    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     7.795    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     7.909    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.023    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.137    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.251    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.365    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.522 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.020     9.541    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.329     9.870 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_i_4/O
                         net (fo=1, routed)           0.000     9.870    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.420 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17/CO[3]
                         net (fo=1, routed)           0.000    10.420    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.534    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.648    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    10.762    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    10.876    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    10.990    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.104    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.218    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.375 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          1.028    12.404    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.329    12.733 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4/O
                         net (fo=1, routed)           0.000    12.733    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.283 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.511    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.625    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.739    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.853    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.967    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.000    14.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.259 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          0.764    15.023    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.329    15.352 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_i_4/O
                         net (fo=1, routed)           0.000    15.352    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.885 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35/CO[3]
                         net (fo=1, routed)           0.000    15.885    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.002 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.002    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.119 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.236 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.236    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.353 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.001    16.354    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.471    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.588 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.588    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.705 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.705    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          0.924    17.786    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.332    18.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4/O
                         net (fo=1, routed)           0.000    18.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.668 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    18.668    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.782 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.001    18.783    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.000    18.897    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.011 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    19.011    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.125 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.125    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.239 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.239    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.353 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.353    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.467 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.000    19.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.645 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.959    20.604    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.329    20.933 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4/O
                         net (fo=1, routed)           0.000    20.933    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.466 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.001    21.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.584 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.584    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.701 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    21.701    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.818 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    21.818    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.935 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    21.935    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.052 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    22.052    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.169 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.169    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.286 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.286    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.465 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.952    23.417    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X6Y51          LUT2 (Prop_lut2_I1_O)        0.332    23.749 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4/O
                         net (fo=1, routed)           0.000    23.749    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.282 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.282    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.399 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.399    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.516 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.516    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.633 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.633    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.750 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.750    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.867 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    24.867    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.984 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    24.984    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.101 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    25.101    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          0.635    25.893    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.332    26.225 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4/O
                         net (fo=1, routed)           0.000    26.225    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_i_4_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.775 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71/CO[3]
                         net (fo=1, routed)           0.000    26.775    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__71_n_0
    SLICE_X7Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.889 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72/CO[3]
                         net (fo=1, routed)           0.000    26.889    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__72_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.003 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73/CO[3]
                         net (fo=1, routed)           0.000    27.003    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__73_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.117 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74/CO[3]
                         net (fo=1, routed)           0.000    27.117    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__74_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.231 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75/CO[3]
                         net (fo=1, routed)           0.000    27.231    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__75_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.345 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76/CO[3]
                         net (fo=1, routed)           0.000    27.345    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__76_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.459 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77/CO[3]
                         net (fo=1, routed)           0.000    27.459    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__77_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.573 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78/CO[3]
                         net (fo=1, routed)           0.000    27.573    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__78_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.751 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__79/CO[1]
                         net (fo=37, routed)          0.000    27.751    system_i/lock_in/inst/lock_in/multiplicador/ref/B[3]
    SLICE_X7Y65          FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.490    10.682    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X7Y65          FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_7/C
                         clock pessimism              0.116    10.798    
                         clock uncertainty           -0.125    10.673    
    SLICE_X7Y65          FDRE (Setup_fdre_C_D)        0.017    10.690    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_7
  -------------------------------------------------------------------
                         required time                         10.690    
                         arrival time                         -27.751    
  -------------------------------------------------------------------
                         slack                                -17.061    

Slack (VIOLATED) :        -16.937ns  (required time - arrival time)
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_10/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        24.713ns  (logic 15.672ns (63.416%)  route 9.041ns (36.584%))
  Logic Levels:           66  (CARRY4=55 LUT1=1 LUT2=10)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.669     2.977    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y37         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=27, routed)          0.462     3.895    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.019 r  system_i/data_source_0/inst/index_20_i_245/O
                         net (fo=1, routed)           0.000     4.019    system_i/data_source_0/inst/index_20_i_245_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.552 r  system_i/data_source_0/inst/index_20_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.552    system_i/data_source_0/inst/index_20_i_175_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  system_i/data_source_0/inst/index_20_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.669    system_i/data_source_0/inst/index_20_i_111_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  system_i/data_source_0/inst/index_20_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.786    system_i/data_source_0/inst/index_20_i_47_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  system_i/data_source_0/inst/index_20_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.903    system_i/data_source_0/inst/index_20_i_14_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.157 r  system_i/data_source_0/inst/index_20_i_2/CO[0]
                         net (fo=21, routed)          0.836     5.993    system_i/data_source_0/inst/B[11]
    SLICE_X21Y36         LUT2 (Prop_lut2_I1_O)        0.367     6.360 r  system_i/data_source_0/inst/index_20_i_249/O
                         net (fo=1, routed)           0.000     6.360    system_i/data_source_0/inst/index_20_i_249_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  system_i/data_source_0/inst/index_20_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.910    system_i/data_source_0/inst/index_20_i_184_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  system_i/data_source_0/inst/index_20_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.024    system_i/data_source_0/inst/index_20_i_120_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  system_i/data_source_0/inst/index_20_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.138    system_i/data_source_0/inst/index_20_i_56_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  system_i/data_source_0/inst/index_20_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    system_i/data_source_0/inst/index_20_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.409 r  system_i/data_source_0/inst/index_20_i_3/CO[1]
                         net (fo=21, routed)          0.854     8.263    system_i/data_source_0/inst/B[10]
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.329     8.592 r  system_i/data_source_0/inst/index_20_i_253/O
                         net (fo=1, routed)           0.000     8.592    system_i/data_source_0/inst/index_20_i_253_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.142 r  system_i/data_source_0/inst/index_20_i_189/CO[3]
                         net (fo=1, routed)           0.000     9.142    system_i/data_source_0/inst/index_20_i_189_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.256 r  system_i/data_source_0/inst/index_20_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.256    system_i/data_source_0/inst/index_20_i_125_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  system_i/data_source_0/inst/index_20_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.370    system_i/data_source_0/inst/index_20_i_61_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  system_i/data_source_0/inst/index_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.484    system_i/data_source_0/inst/index_20_i_18_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.641 r  system_i/data_source_0/inst/index_20_i_4/CO[1]
                         net (fo=21, routed)          0.922    10.563    system_i/data_source_0/inst/B[9]
    SLICE_X26Y35         LUT2 (Prop_lut2_I1_O)        0.329    10.892 r  system_i/data_source_0/inst/index_20_i_257/O
                         net (fo=1, routed)           0.000    10.892    system_i/data_source_0/inst/index_20_i_257_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.442 r  system_i/data_source_0/inst/index_20_i_194/CO[3]
                         net (fo=1, routed)           0.000    11.442    system_i/data_source_0/inst/index_20_i_194_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.556 r  system_i/data_source_0/inst/index_20_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.556    system_i/data_source_0/inst/index_20_i_130_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.670 r  system_i/data_source_0/inst/index_20_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.670    system_i/data_source_0/inst/index_20_i_66_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.784 r  system_i/data_source_0/inst/index_20_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.784    system_i/data_source_0/inst/index_20_i_21_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.962 r  system_i/data_source_0/inst/index_20_i_5/CO[1]
                         net (fo=21, routed)          0.816    12.778    system_i/data_source_0/inst/B[8]
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.329    13.107 r  system_i/data_source_0/inst/index_20_i_261/O
                         net (fo=1, routed)           0.000    13.107    system_i/data_source_0/inst/index_20_i_261_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.657 r  system_i/data_source_0/inst/index_20_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.657    system_i/data_source_0/inst/index_20_i_199_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  system_i/data_source_0/inst/index_20_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.771    system_i/data_source_0/inst/index_20_i_135_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  system_i/data_source_0/inst/index_20_i_71/CO[3]
                         net (fo=1, routed)           0.000    13.885    system_i/data_source_0/inst/index_20_i_71_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.999 r  system_i/data_source_0/inst/index_20_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.999    system_i/data_source_0/inst/index_20_i_24_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.177 r  system_i/data_source_0/inst/index_20_i_6/CO[1]
                         net (fo=21, routed)          1.043    15.220    system_i/data_source_0/inst/B[7]
    SLICE_X25Y36         LUT2 (Prop_lut2_I1_O)        0.329    15.549 r  system_i/data_source_0/inst/index_20_i_265/O
                         net (fo=1, routed)           0.000    15.549    system_i/data_source_0/inst/index_20_i_265_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.099 r  system_i/data_source_0/inst/index_20_i_204/CO[3]
                         net (fo=1, routed)           0.000    16.099    system_i/data_source_0/inst/index_20_i_204_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  system_i/data_source_0/inst/index_20_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.213    system_i/data_source_0/inst/index_20_i_140_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  system_i/data_source_0/inst/index_20_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.327    system_i/data_source_0/inst/index_20_i_76_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  system_i/data_source_0/inst/index_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.441    system_i/data_source_0/inst/index_20_i_27_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.619 r  system_i/data_source_0/inst/index_20_i_7/CO[1]
                         net (fo=21, routed)          0.797    17.416    system_i/data_source_0/inst/B[6]
    SLICE_X24Y36         LUT2 (Prop_lut2_I1_O)        0.329    17.745 r  system_i/data_source_0/inst/index_20_i_269/O
                         net (fo=1, routed)           0.000    17.745    system_i/data_source_0/inst/index_20_i_269_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  system_i/data_source_0/inst/index_20_i_209/CO[3]
                         net (fo=1, routed)           0.000    18.278    system_i/data_source_0/inst/index_20_i_209_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  system_i/data_source_0/inst/index_20_i_145/CO[3]
                         net (fo=1, routed)           0.000    18.395    system_i/data_source_0/inst/index_20_i_145_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  system_i/data_source_0/inst/index_20_i_81/CO[3]
                         net (fo=1, routed)           0.000    18.512    system_i/data_source_0/inst/index_20_i_81_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  system_i/data_source_0/inst/index_20_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.629    system_i/data_source_0/inst/index_20_i_30_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.808 r  system_i/data_source_0/inst/index_20_i_8/CO[1]
                         net (fo=21, routed)          0.859    19.667    system_i/data_source_0/inst/B[5]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.332    19.999 r  system_i/data_source_0/inst/index_20_i_273/O
                         net (fo=1, routed)           0.000    19.999    system_i/data_source_0/inst/index_20_i_273_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.549 r  system_i/data_source_0/inst/index_20_i_214/CO[3]
                         net (fo=1, routed)           0.000    20.549    system_i/data_source_0/inst/index_20_i_214_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  system_i/data_source_0/inst/index_20_i_150/CO[3]
                         net (fo=1, routed)           0.000    20.663    system_i/data_source_0/inst/index_20_i_150_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  system_i/data_source_0/inst/index_20_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.777    system_i/data_source_0/inst/index_20_i_86_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  system_i/data_source_0/inst/index_20_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.891    system_i/data_source_0/inst/index_20_i_33_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.048 r  system_i/data_source_0/inst/index_20_i_9/CO[1]
                         net (fo=21, routed)          0.866    21.914    system_i/data_source_0/inst/B[4]
    SLICE_X23Y31         LUT2 (Prop_lut2_I1_O)        0.329    22.243 r  system_i/data_source_0/inst/index_20_i_277/O
                         net (fo=1, routed)           0.000    22.243    system_i/data_source_0/inst/index_20_i_277_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.793 r  system_i/data_source_0/inst/index_20_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.793    system_i/data_source_0/inst/index_20_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.907 r  system_i/data_source_0/inst/index_20_i_155/CO[3]
                         net (fo=1, routed)           0.000    22.907    system_i/data_source_0/inst/index_20_i_155_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.021 r  system_i/data_source_0/inst/index_20_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.021    system_i/data_source_0/inst/index_20_i_91_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.135 r  system_i/data_source_0/inst/index_20_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.135    system_i/data_source_0/inst/index_20_i_36_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.313 r  system_i/data_source_0/inst/index_20_i_10/CO[1]
                         net (fo=21, routed)          0.782    24.095    system_i/data_source_0/inst/B[3]
    SLICE_X25Y31         LUT2 (Prop_lut2_I1_O)        0.329    24.424 r  system_i/data_source_0/inst/index_20_i_281/O
                         net (fo=1, routed)           0.000    24.424    system_i/data_source_0/inst/index_20_i_281_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.974 r  system_i/data_source_0/inst/index_20_i_224/CO[3]
                         net (fo=1, routed)           0.000    24.974    system_i/data_source_0/inst/index_20_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.088 r  system_i/data_source_0/inst/index_20_i_160/CO[3]
                         net (fo=1, routed)           0.000    25.088    system_i/data_source_0/inst/index_20_i_160_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  system_i/data_source_0/inst/index_20_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.202    system_i/data_source_0/inst/index_20_i_96_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  system_i/data_source_0/inst/index_20_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.316    system_i/data_source_0/inst/index_20_i_39_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.494 r  system_i/data_source_0/inst/index_20_i_11/CO[1]
                         net (fo=21, routed)          0.804    26.298    system_i/data_source_0/inst/B[2]
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.329    26.627 r  system_i/data_source_0/inst/index_20_i_285/O
                         net (fo=1, routed)           0.000    26.627    system_i/data_source_0/inst/index_20_i_285_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.160 r  system_i/data_source_0/inst/index_20_i_229/CO[3]
                         net (fo=1, routed)           0.000    27.160    system_i/data_source_0/inst/index_20_i_229_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.277 r  system_i/data_source_0/inst/index_20_i_165/CO[3]
                         net (fo=1, routed)           0.000    27.277    system_i/data_source_0/inst/index_20_i_165_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.394 r  system_i/data_source_0/inst/index_20_i_101/CO[3]
                         net (fo=1, routed)           0.000    27.394    system_i/data_source_0/inst/index_20_i_101_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.511 r  system_i/data_source_0/inst/index_20_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.511    system_i/data_source_0/inst/index_20_i_42_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    27.690 r  system_i/data_source_0/inst/index_20_i_12/CO[1]
                         net (fo=21, routed)          0.000    27.690    system_i/data_source_0/inst/B[1]
    SLICE_X24Y35         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.490    10.682    system_i/data_source_0/inst/clock
    SLICE_X24Y35         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_10/C
                         clock pessimism              0.130    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.066    10.753    system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_10
  -------------------------------------------------------------------
                         required time                         10.753    
                         arrival time                         -27.690    
  -------------------------------------------------------------------
                         slack                                -16.937    

Slack (VIOLATED) :        -15.348ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.762ns  (logic 15.144ns (66.531%)  route 7.618ns (33.469%))
  Logic Levels:           80  (CARRY4=72 LUT1=1 LUT2=7)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.678     2.986    system_i/lock_in/inst/clk
    SLICE_X9Y38          FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     3.442 f  system_i/lock_in/inst/parameter_0_reg_reg[1]/Q
                         net (fo=8, routed)           0.451     3.893    system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1_0[1]
    SLICE_X8Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.017 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7/O
                         net (fo=1, routed)           0.000     4.017    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.550 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.550    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.667 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.667    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.784 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.784    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     4.901    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.018 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.018    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.135 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.135    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.252 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.252    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.369 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.623 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.027     6.650    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.367     7.017 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4/O
                         net (fo=1, routed)           0.000     7.017    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.567 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.567    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     7.681    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     7.795    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     7.909    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.023    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.137    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.251    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.365    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.522 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.020     9.541    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.329     9.870 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_i_4/O
                         net (fo=1, routed)           0.000     9.870    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.420 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17/CO[3]
                         net (fo=1, routed)           0.000    10.420    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.534    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.648    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    10.762    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    10.876    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    10.990    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.104    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.218    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.375 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          1.028    12.404    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.329    12.733 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4/O
                         net (fo=1, routed)           0.000    12.733    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.283 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.511    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.625    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.739    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.853    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.967    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.000    14.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.259 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          0.764    15.023    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.329    15.352 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_i_4/O
                         net (fo=1, routed)           0.000    15.352    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.885 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35/CO[3]
                         net (fo=1, routed)           0.000    15.885    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.002 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.002    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.119 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.236 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.236    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.353 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.001    16.354    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.471    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.588 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.588    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.705 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.705    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          0.924    17.786    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.332    18.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4/O
                         net (fo=1, routed)           0.000    18.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.668 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    18.668    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.782 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.001    18.783    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.000    18.897    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.011 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    19.011    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.125 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.125    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.239 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.239    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.353 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.353    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.467 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.000    19.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.645 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.959    20.604    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.329    20.933 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4/O
                         net (fo=1, routed)           0.000    20.933    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.466 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.001    21.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.584 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.584    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.701 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    21.701    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.818 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    21.818    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.935 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    21.935    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.052 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    22.052    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.169 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.169    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.286 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.286    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.465 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.952    23.417    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X6Y51          LUT2 (Prop_lut2_I1_O)        0.332    23.749 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4/O
                         net (fo=1, routed)           0.000    23.749    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_i_4_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.282 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62/CO[3]
                         net (fo=1, routed)           0.000    24.282    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__62_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.399 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63/CO[3]
                         net (fo=1, routed)           0.000    24.399    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__63_n_0
    SLICE_X6Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.516 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64/CO[3]
                         net (fo=1, routed)           0.000    24.516    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__64_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.633 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65/CO[3]
                         net (fo=1, routed)           0.000    24.633    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__65_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.750 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66/CO[3]
                         net (fo=1, routed)           0.000    24.750    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__66_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.867 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67/CO[3]
                         net (fo=1, routed)           0.000    24.867    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__67_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.984 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68/CO[3]
                         net (fo=1, routed)           0.000    24.984    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__68_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.101 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69/CO[3]
                         net (fo=1, routed)           0.000    25.101    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__69_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.258 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__70/CO[1]
                         net (fo=37, routed)          0.491    25.748    system_i/lock_in/inst/lock_in/multiplicador/ref/B[4]
    SLICE_X7Y58          FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.495    10.687    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X7Y58          FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_6/C
                         clock pessimism              0.116    10.803    
                         clock uncertainty           -0.125    10.678    
    SLICE_X7Y58          FDRE (Setup_fdre_C_D)       -0.277    10.401    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_6
  -------------------------------------------------------------------
                         required time                         10.401    
                         arrival time                         -25.748    
  -------------------------------------------------------------------
                         slack                                -15.348    

Slack (VIOLATED) :        -14.790ns  (required time - arrival time)
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_9/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.517ns  (logic 14.280ns (63.419%)  route 8.237ns (36.581%))
  Logic Levels:           60  (CARRY4=50 LUT1=1 LUT2=9)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.669     2.977    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y37         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=27, routed)          0.462     3.895    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.019 r  system_i/data_source_0/inst/index_20_i_245/O
                         net (fo=1, routed)           0.000     4.019    system_i/data_source_0/inst/index_20_i_245_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.552 r  system_i/data_source_0/inst/index_20_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.552    system_i/data_source_0/inst/index_20_i_175_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  system_i/data_source_0/inst/index_20_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.669    system_i/data_source_0/inst/index_20_i_111_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  system_i/data_source_0/inst/index_20_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.786    system_i/data_source_0/inst/index_20_i_47_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  system_i/data_source_0/inst/index_20_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.903    system_i/data_source_0/inst/index_20_i_14_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.157 r  system_i/data_source_0/inst/index_20_i_2/CO[0]
                         net (fo=21, routed)          0.836     5.993    system_i/data_source_0/inst/B[11]
    SLICE_X21Y36         LUT2 (Prop_lut2_I1_O)        0.367     6.360 r  system_i/data_source_0/inst/index_20_i_249/O
                         net (fo=1, routed)           0.000     6.360    system_i/data_source_0/inst/index_20_i_249_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  system_i/data_source_0/inst/index_20_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.910    system_i/data_source_0/inst/index_20_i_184_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  system_i/data_source_0/inst/index_20_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.024    system_i/data_source_0/inst/index_20_i_120_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  system_i/data_source_0/inst/index_20_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.138    system_i/data_source_0/inst/index_20_i_56_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  system_i/data_source_0/inst/index_20_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    system_i/data_source_0/inst/index_20_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.409 r  system_i/data_source_0/inst/index_20_i_3/CO[1]
                         net (fo=21, routed)          0.854     8.263    system_i/data_source_0/inst/B[10]
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.329     8.592 r  system_i/data_source_0/inst/index_20_i_253/O
                         net (fo=1, routed)           0.000     8.592    system_i/data_source_0/inst/index_20_i_253_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.142 r  system_i/data_source_0/inst/index_20_i_189/CO[3]
                         net (fo=1, routed)           0.000     9.142    system_i/data_source_0/inst/index_20_i_189_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.256 r  system_i/data_source_0/inst/index_20_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.256    system_i/data_source_0/inst/index_20_i_125_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  system_i/data_source_0/inst/index_20_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.370    system_i/data_source_0/inst/index_20_i_61_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  system_i/data_source_0/inst/index_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.484    system_i/data_source_0/inst/index_20_i_18_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.641 r  system_i/data_source_0/inst/index_20_i_4/CO[1]
                         net (fo=21, routed)          0.922    10.563    system_i/data_source_0/inst/B[9]
    SLICE_X26Y35         LUT2 (Prop_lut2_I1_O)        0.329    10.892 r  system_i/data_source_0/inst/index_20_i_257/O
                         net (fo=1, routed)           0.000    10.892    system_i/data_source_0/inst/index_20_i_257_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.442 r  system_i/data_source_0/inst/index_20_i_194/CO[3]
                         net (fo=1, routed)           0.000    11.442    system_i/data_source_0/inst/index_20_i_194_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.556 r  system_i/data_source_0/inst/index_20_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.556    system_i/data_source_0/inst/index_20_i_130_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.670 r  system_i/data_source_0/inst/index_20_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.670    system_i/data_source_0/inst/index_20_i_66_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.784 r  system_i/data_source_0/inst/index_20_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.784    system_i/data_source_0/inst/index_20_i_21_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.962 r  system_i/data_source_0/inst/index_20_i_5/CO[1]
                         net (fo=21, routed)          0.816    12.778    system_i/data_source_0/inst/B[8]
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.329    13.107 r  system_i/data_source_0/inst/index_20_i_261/O
                         net (fo=1, routed)           0.000    13.107    system_i/data_source_0/inst/index_20_i_261_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.657 r  system_i/data_source_0/inst/index_20_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.657    system_i/data_source_0/inst/index_20_i_199_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  system_i/data_source_0/inst/index_20_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.771    system_i/data_source_0/inst/index_20_i_135_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  system_i/data_source_0/inst/index_20_i_71/CO[3]
                         net (fo=1, routed)           0.000    13.885    system_i/data_source_0/inst/index_20_i_71_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.999 r  system_i/data_source_0/inst/index_20_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.999    system_i/data_source_0/inst/index_20_i_24_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.177 r  system_i/data_source_0/inst/index_20_i_6/CO[1]
                         net (fo=21, routed)          1.043    15.220    system_i/data_source_0/inst/B[7]
    SLICE_X25Y36         LUT2 (Prop_lut2_I1_O)        0.329    15.549 r  system_i/data_source_0/inst/index_20_i_265/O
                         net (fo=1, routed)           0.000    15.549    system_i/data_source_0/inst/index_20_i_265_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.099 r  system_i/data_source_0/inst/index_20_i_204/CO[3]
                         net (fo=1, routed)           0.000    16.099    system_i/data_source_0/inst/index_20_i_204_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  system_i/data_source_0/inst/index_20_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.213    system_i/data_source_0/inst/index_20_i_140_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  system_i/data_source_0/inst/index_20_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.327    system_i/data_source_0/inst/index_20_i_76_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  system_i/data_source_0/inst/index_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.441    system_i/data_source_0/inst/index_20_i_27_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.619 r  system_i/data_source_0/inst/index_20_i_7/CO[1]
                         net (fo=21, routed)          0.797    17.416    system_i/data_source_0/inst/B[6]
    SLICE_X24Y36         LUT2 (Prop_lut2_I1_O)        0.329    17.745 r  system_i/data_source_0/inst/index_20_i_269/O
                         net (fo=1, routed)           0.000    17.745    system_i/data_source_0/inst/index_20_i_269_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  system_i/data_source_0/inst/index_20_i_209/CO[3]
                         net (fo=1, routed)           0.000    18.278    system_i/data_source_0/inst/index_20_i_209_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  system_i/data_source_0/inst/index_20_i_145/CO[3]
                         net (fo=1, routed)           0.000    18.395    system_i/data_source_0/inst/index_20_i_145_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  system_i/data_source_0/inst/index_20_i_81/CO[3]
                         net (fo=1, routed)           0.000    18.512    system_i/data_source_0/inst/index_20_i_81_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  system_i/data_source_0/inst/index_20_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.629    system_i/data_source_0/inst/index_20_i_30_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.808 r  system_i/data_source_0/inst/index_20_i_8/CO[1]
                         net (fo=21, routed)          0.859    19.667    system_i/data_source_0/inst/B[5]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.332    19.999 r  system_i/data_source_0/inst/index_20_i_273/O
                         net (fo=1, routed)           0.000    19.999    system_i/data_source_0/inst/index_20_i_273_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.549 r  system_i/data_source_0/inst/index_20_i_214/CO[3]
                         net (fo=1, routed)           0.000    20.549    system_i/data_source_0/inst/index_20_i_214_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  system_i/data_source_0/inst/index_20_i_150/CO[3]
                         net (fo=1, routed)           0.000    20.663    system_i/data_source_0/inst/index_20_i_150_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  system_i/data_source_0/inst/index_20_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.777    system_i/data_source_0/inst/index_20_i_86_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  system_i/data_source_0/inst/index_20_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.891    system_i/data_source_0/inst/index_20_i_33_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.048 r  system_i/data_source_0/inst/index_20_i_9/CO[1]
                         net (fo=21, routed)          0.866    21.914    system_i/data_source_0/inst/B[4]
    SLICE_X23Y31         LUT2 (Prop_lut2_I1_O)        0.329    22.243 r  system_i/data_source_0/inst/index_20_i_277/O
                         net (fo=1, routed)           0.000    22.243    system_i/data_source_0/inst/index_20_i_277_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.793 r  system_i/data_source_0/inst/index_20_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.793    system_i/data_source_0/inst/index_20_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.907 r  system_i/data_source_0/inst/index_20_i_155/CO[3]
                         net (fo=1, routed)           0.000    22.907    system_i/data_source_0/inst/index_20_i_155_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.021 r  system_i/data_source_0/inst/index_20_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.021    system_i/data_source_0/inst/index_20_i_91_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.135 r  system_i/data_source_0/inst/index_20_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.135    system_i/data_source_0/inst/index_20_i_36_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.313 r  system_i/data_source_0/inst/index_20_i_10/CO[1]
                         net (fo=21, routed)          0.782    24.095    system_i/data_source_0/inst/B[3]
    SLICE_X25Y31         LUT2 (Prop_lut2_I1_O)        0.329    24.424 r  system_i/data_source_0/inst/index_20_i_281/O
                         net (fo=1, routed)           0.000    24.424    system_i/data_source_0/inst/index_20_i_281_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.974 r  system_i/data_source_0/inst/index_20_i_224/CO[3]
                         net (fo=1, routed)           0.000    24.974    system_i/data_source_0/inst/index_20_i_224_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.088 r  system_i/data_source_0/inst/index_20_i_160/CO[3]
                         net (fo=1, routed)           0.000    25.088    system_i/data_source_0/inst/index_20_i_160_n_0
    SLICE_X25Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.202 r  system_i/data_source_0/inst/index_20_i_96/CO[3]
                         net (fo=1, routed)           0.000    25.202    system_i/data_source_0/inst/index_20_i_96_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.316 r  system_i/data_source_0/inst/index_20_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.316    system_i/data_source_0/inst/index_20_i_39_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    25.494 r  system_i/data_source_0/inst/index_20_i_11/CO[1]
                         net (fo=21, routed)          0.000    25.494    system_i/data_source_0/inst/B[2]
    SLICE_X25Y35         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.490    10.682    system_i/data_source_0/inst/clock
    SLICE_X25Y35         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_9/C
                         clock pessimism              0.130    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.017    10.704    system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_9
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                         -25.494    
  -------------------------------------------------------------------
                         slack                                -14.790    

Slack (VIOLATED) :        -12.608ns  (required time - arrival time)
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.336ns  (logic 12.881ns (63.342%)  route 7.455ns (36.658%))
  Logic Levels:           54  (CARRY4=45 LUT1=1 LUT2=8)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.669     2.977    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y37         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.456     3.433 f  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=27, routed)          0.462     3.895    system_i/data_source_0/inst/ptos_x_ciclo[1]
    SLICE_X20Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.019 r  system_i/data_source_0/inst/index_20_i_245/O
                         net (fo=1, routed)           0.000     4.019    system_i/data_source_0/inst/index_20_i_245_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.552 r  system_i/data_source_0/inst/index_20_i_175/CO[3]
                         net (fo=1, routed)           0.000     4.552    system_i/data_source_0/inst/index_20_i_175_n_0
    SLICE_X20Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.669 r  system_i/data_source_0/inst/index_20_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.669    system_i/data_source_0/inst/index_20_i_111_n_0
    SLICE_X20Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.786 r  system_i/data_source_0/inst/index_20_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.786    system_i/data_source_0/inst/index_20_i_47_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.903 r  system_i/data_source_0/inst/index_20_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.903    system_i/data_source_0/inst/index_20_i_14_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.157 r  system_i/data_source_0/inst/index_20_i_2/CO[0]
                         net (fo=21, routed)          0.836     5.993    system_i/data_source_0/inst/B[11]
    SLICE_X21Y36         LUT2 (Prop_lut2_I1_O)        0.367     6.360 r  system_i/data_source_0/inst/index_20_i_249/O
                         net (fo=1, routed)           0.000     6.360    system_i/data_source_0/inst/index_20_i_249_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.910 r  system_i/data_source_0/inst/index_20_i_184/CO[3]
                         net (fo=1, routed)           0.000     6.910    system_i/data_source_0/inst/index_20_i_184_n_0
    SLICE_X21Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  system_i/data_source_0/inst/index_20_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.024    system_i/data_source_0/inst/index_20_i_120_n_0
    SLICE_X21Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  system_i/data_source_0/inst/index_20_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.138    system_i/data_source_0/inst/index_20_i_56_n_0
    SLICE_X21Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  system_i/data_source_0/inst/index_20_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.252    system_i/data_source_0/inst/index_20_i_15_n_0
    SLICE_X21Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.409 r  system_i/data_source_0/inst/index_20_i_3/CO[1]
                         net (fo=21, routed)          0.854     8.263    system_i/data_source_0/inst/B[10]
    SLICE_X23Y36         LUT2 (Prop_lut2_I1_O)        0.329     8.592 r  system_i/data_source_0/inst/index_20_i_253/O
                         net (fo=1, routed)           0.000     8.592    system_i/data_source_0/inst/index_20_i_253_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.142 r  system_i/data_source_0/inst/index_20_i_189/CO[3]
                         net (fo=1, routed)           0.000     9.142    system_i/data_source_0/inst/index_20_i_189_n_0
    SLICE_X23Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.256 r  system_i/data_source_0/inst/index_20_i_125/CO[3]
                         net (fo=1, routed)           0.000     9.256    system_i/data_source_0/inst/index_20_i_125_n_0
    SLICE_X23Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.370 r  system_i/data_source_0/inst/index_20_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.370    system_i/data_source_0/inst/index_20_i_61_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.484 r  system_i/data_source_0/inst/index_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.484    system_i/data_source_0/inst/index_20_i_18_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.641 r  system_i/data_source_0/inst/index_20_i_4/CO[1]
                         net (fo=21, routed)          0.922    10.563    system_i/data_source_0/inst/B[9]
    SLICE_X26Y35         LUT2 (Prop_lut2_I1_O)        0.329    10.892 r  system_i/data_source_0/inst/index_20_i_257/O
                         net (fo=1, routed)           0.000    10.892    system_i/data_source_0/inst/index_20_i_257_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.442 r  system_i/data_source_0/inst/index_20_i_194/CO[3]
                         net (fo=1, routed)           0.000    11.442    system_i/data_source_0/inst/index_20_i_194_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.556 r  system_i/data_source_0/inst/index_20_i_130/CO[3]
                         net (fo=1, routed)           0.000    11.556    system_i/data_source_0/inst/index_20_i_130_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.670 r  system_i/data_source_0/inst/index_20_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.670    system_i/data_source_0/inst/index_20_i_66_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.784 r  system_i/data_source_0/inst/index_20_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.784    system_i/data_source_0/inst/index_20_i_21_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.962 r  system_i/data_source_0/inst/index_20_i_5/CO[1]
                         net (fo=21, routed)          0.816    12.778    system_i/data_source_0/inst/B[8]
    SLICE_X27Y35         LUT2 (Prop_lut2_I1_O)        0.329    13.107 r  system_i/data_source_0/inst/index_20_i_261/O
                         net (fo=1, routed)           0.000    13.107    system_i/data_source_0/inst/index_20_i_261_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.657 r  system_i/data_source_0/inst/index_20_i_199/CO[3]
                         net (fo=1, routed)           0.000    13.657    system_i/data_source_0/inst/index_20_i_199_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.771 r  system_i/data_source_0/inst/index_20_i_135/CO[3]
                         net (fo=1, routed)           0.000    13.771    system_i/data_source_0/inst/index_20_i_135_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.885 r  system_i/data_source_0/inst/index_20_i_71/CO[3]
                         net (fo=1, routed)           0.000    13.885    system_i/data_source_0/inst/index_20_i_71_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.999 r  system_i/data_source_0/inst/index_20_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.999    system_i/data_source_0/inst/index_20_i_24_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.177 r  system_i/data_source_0/inst/index_20_i_6/CO[1]
                         net (fo=21, routed)          1.043    15.220    system_i/data_source_0/inst/B[7]
    SLICE_X25Y36         LUT2 (Prop_lut2_I1_O)        0.329    15.549 r  system_i/data_source_0/inst/index_20_i_265/O
                         net (fo=1, routed)           0.000    15.549    system_i/data_source_0/inst/index_20_i_265_n_0
    SLICE_X25Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.099 r  system_i/data_source_0/inst/index_20_i_204/CO[3]
                         net (fo=1, routed)           0.000    16.099    system_i/data_source_0/inst/index_20_i_204_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  system_i/data_source_0/inst/index_20_i_140/CO[3]
                         net (fo=1, routed)           0.000    16.213    system_i/data_source_0/inst/index_20_i_140_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.327 r  system_i/data_source_0/inst/index_20_i_76/CO[3]
                         net (fo=1, routed)           0.000    16.327    system_i/data_source_0/inst/index_20_i_76_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.441 r  system_i/data_source_0/inst/index_20_i_27/CO[3]
                         net (fo=1, routed)           0.000    16.441    system_i/data_source_0/inst/index_20_i_27_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.619 r  system_i/data_source_0/inst/index_20_i_7/CO[1]
                         net (fo=21, routed)          0.797    17.416    system_i/data_source_0/inst/B[6]
    SLICE_X24Y36         LUT2 (Prop_lut2_I1_O)        0.329    17.745 r  system_i/data_source_0/inst/index_20_i_269/O
                         net (fo=1, routed)           0.000    17.745    system_i/data_source_0/inst/index_20_i_269_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.278 r  system_i/data_source_0/inst/index_20_i_209/CO[3]
                         net (fo=1, routed)           0.000    18.278    system_i/data_source_0/inst/index_20_i_209_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.395 r  system_i/data_source_0/inst/index_20_i_145/CO[3]
                         net (fo=1, routed)           0.000    18.395    system_i/data_source_0/inst/index_20_i_145_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.512 r  system_i/data_source_0/inst/index_20_i_81/CO[3]
                         net (fo=1, routed)           0.000    18.512    system_i/data_source_0/inst/index_20_i_81_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.629 r  system_i/data_source_0/inst/index_20_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.629    system_i/data_source_0/inst/index_20_i_30_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    18.808 r  system_i/data_source_0/inst/index_20_i_8/CO[1]
                         net (fo=21, routed)          0.859    19.667    system_i/data_source_0/inst/B[5]
    SLICE_X22Y35         LUT2 (Prop_lut2_I1_O)        0.332    19.999 r  system_i/data_source_0/inst/index_20_i_273/O
                         net (fo=1, routed)           0.000    19.999    system_i/data_source_0/inst/index_20_i_273_n_0
    SLICE_X22Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.549 r  system_i/data_source_0/inst/index_20_i_214/CO[3]
                         net (fo=1, routed)           0.000    20.549    system_i/data_source_0/inst/index_20_i_214_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.663 r  system_i/data_source_0/inst/index_20_i_150/CO[3]
                         net (fo=1, routed)           0.000    20.663    system_i/data_source_0/inst/index_20_i_150_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.777 r  system_i/data_source_0/inst/index_20_i_86/CO[3]
                         net (fo=1, routed)           0.000    20.777    system_i/data_source_0/inst/index_20_i_86_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.891 r  system_i/data_source_0/inst/index_20_i_33/CO[3]
                         net (fo=1, routed)           0.000    20.891    system_i/data_source_0/inst/index_20_i_33_n_0
    SLICE_X22Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.048 r  system_i/data_source_0/inst/index_20_i_9/CO[1]
                         net (fo=21, routed)          0.866    21.914    system_i/data_source_0/inst/B[4]
    SLICE_X23Y31         LUT2 (Prop_lut2_I1_O)        0.329    22.243 r  system_i/data_source_0/inst/index_20_i_277/O
                         net (fo=1, routed)           0.000    22.243    system_i/data_source_0/inst/index_20_i_277_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.793 r  system_i/data_source_0/inst/index_20_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.793    system_i/data_source_0/inst/index_20_i_219_n_0
    SLICE_X23Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.907 r  system_i/data_source_0/inst/index_20_i_155/CO[3]
                         net (fo=1, routed)           0.000    22.907    system_i/data_source_0/inst/index_20_i_155_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.021 r  system_i/data_source_0/inst/index_20_i_91/CO[3]
                         net (fo=1, routed)           0.000    23.021    system_i/data_source_0/inst/index_20_i_91_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.135 r  system_i/data_source_0/inst/index_20_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.135    system_i/data_source_0/inst/index_20_i_36_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    23.313 r  system_i/data_source_0/inst/index_20_i_10/CO[1]
                         net (fo=21, routed)          0.000    23.313    system_i/data_source_0/inst/B[3]
    SLICE_X23Y35         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.490    10.682    system_i/data_source_0/inst/clock
    SLICE_X23Y35         FDRE                                         r  system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_8/C
                         clock pessimism              0.130    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X23Y35         FDRE (Setup_fdre_C_D)        0.017    10.704    system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_8
  -------------------------------------------------------------------
                         required time                         10.704    
                         arrival time                         -23.313    
  -------------------------------------------------------------------
                         slack                                -12.608    

Slack (VIOLATED) :        -11.720ns  (required time - arrival time)
  Source:                 system_i/lock_in/inst/parameter_0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.479ns  (logic 13.303ns (68.295%)  route 6.176ns (31.705%))
  Logic Levels:           70  (CARRY4=63 LUT1=1 LUT2=6)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.678     2.986    system_i/lock_in/inst/clk
    SLICE_X9Y38          FDRE                                         r  system_i/lock_in/inst/parameter_0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.456     3.442 f  system_i/lock_in/inst/parameter_0_reg_reg[1]/Q
                         net (fo=8, routed)           0.451     3.893    system_i/lock_in/inst/lock_in/multiplicador/ref/ref_sen1_0[1]
    SLICE_X8Y39          LUT1 (Prop_lut1_I0_O)        0.124     4.017 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7/O
                         net (fo=1, routed)           0.000     4.017    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_i_7_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.550 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0/CO[3]
                         net (fo=1, routed)           0.000     4.550    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.667 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0/CO[3]
                         net (fo=1, routed)           0.000     4.667    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__0_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.784 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1/CO[3]
                         net (fo=1, routed)           0.000     4.784    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__1_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.901 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2/CO[3]
                         net (fo=1, routed)           0.000     4.901    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__2_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.018 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3/CO[3]
                         net (fo=1, routed)           0.000     5.018    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__3_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.135 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4/CO[3]
                         net (fo=1, routed)           0.000     5.135    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__4_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.252 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5/CO[3]
                         net (fo=1, routed)           0.000     5.252    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.369 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6/CO[3]
                         net (fo=1, routed)           0.000     5.369    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__6_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.623 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7/CO[0]
                         net (fo=36, routed)          1.027     6.650    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__7_n_3
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.367     7.017 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4/O
                         net (fo=1, routed)           0.000     7.017    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.567 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8/CO[3]
                         net (fo=1, routed)           0.000     7.567    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__8_n_0
    SLICE_X7Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.681 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9/CO[3]
                         net (fo=1, routed)           0.000     7.681    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__9_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.795 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10/CO[3]
                         net (fo=1, routed)           0.000     7.795    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__10_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11/CO[3]
                         net (fo=1, routed)           0.000     7.909    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__11_n_0
    SLICE_X7Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12/CO[3]
                         net (fo=1, routed)           0.000     8.023    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__12_n_0
    SLICE_X7Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.137 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13/CO[3]
                         net (fo=1, routed)           0.000     8.137    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__13_n_0
    SLICE_X7Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.251 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14/CO[3]
                         net (fo=1, routed)           0.000     8.251    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__14_n_0
    SLICE_X7Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.365 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15/CO[3]
                         net (fo=1, routed)           0.000     8.365    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__15_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.522 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__16/CO[1]
                         net (fo=37, routed)          1.020     9.541    system_i/lock_in/inst/lock_in/multiplicador/ref/B[10]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.329     9.870 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_i_4/O
                         net (fo=1, routed)           0.000     9.870    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_i_4_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.420 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17/CO[3]
                         net (fo=1, routed)           0.000    10.420    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__17_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18/CO[3]
                         net (fo=1, routed)           0.000    10.534    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__18_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19/CO[3]
                         net (fo=1, routed)           0.000    10.648    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__19_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20/CO[3]
                         net (fo=1, routed)           0.000    10.762    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__20_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.876 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21/CO[3]
                         net (fo=1, routed)           0.000    10.876    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__21_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.990 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22/CO[3]
                         net (fo=1, routed)           0.000    10.990    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__22_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.104 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23/CO[3]
                         net (fo=1, routed)           0.000    11.104    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__23_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.218 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24/CO[3]
                         net (fo=1, routed)           0.000    11.218    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__24_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.375 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__25/CO[1]
                         net (fo=37, routed)          1.028    12.404    system_i/lock_in/inst/lock_in/multiplicador/ref/B[9]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.329    12.733 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4/O
                         net (fo=1, routed)           0.000    12.733    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_i_4_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.283 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26/CO[3]
                         net (fo=1, routed)           0.000    13.283    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__26_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27/CO[3]
                         net (fo=1, routed)           0.000    13.397    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__27_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28/CO[3]
                         net (fo=1, routed)           0.000    13.511    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__28_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29/CO[3]
                         net (fo=1, routed)           0.000    13.625    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__29_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30/CO[3]
                         net (fo=1, routed)           0.000    13.739    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__30_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.853 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31/CO[3]
                         net (fo=1, routed)           0.000    13.853    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__31_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.967 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32/CO[3]
                         net (fo=1, routed)           0.000    13.967    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__32_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.081 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33/CO[3]
                         net (fo=1, routed)           0.000    14.081    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__33_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.259 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__34/CO[1]
                         net (fo=37, routed)          0.764    15.023    system_i/lock_in/inst/lock_in/multiplicador/ref/B[8]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.329    15.352 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_i_4/O
                         net (fo=1, routed)           0.000    15.352    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_i_4_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.885 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35/CO[3]
                         net (fo=1, routed)           0.000    15.885    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__35_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.002 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36/CO[3]
                         net (fo=1, routed)           0.000    16.002    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__36_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.119 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37/CO[3]
                         net (fo=1, routed)           0.000    16.119    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__37_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.236 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38/CO[3]
                         net (fo=1, routed)           0.000    16.236    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__38_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.353 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39/CO[3]
                         net (fo=1, routed)           0.001    16.354    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__39_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.471 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40/CO[3]
                         net (fo=1, routed)           0.000    16.471    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__40_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.588 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41/CO[3]
                         net (fo=1, routed)           0.000    16.588    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__41_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.705 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42/CO[3]
                         net (fo=1, routed)           0.000    16.705    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__42_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.862 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__43/CO[1]
                         net (fo=37, routed)          0.924    17.786    system_i/lock_in/inst/lock_in/multiplicador/ref/B[7]
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.332    18.118 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4/O
                         net (fo=1, routed)           0.000    18.118    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_i_4_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.668 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44/CO[3]
                         net (fo=1, routed)           0.000    18.668    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__44_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.782 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45/CO[3]
                         net (fo=1, routed)           0.001    18.783    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__45_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.897 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46/CO[3]
                         net (fo=1, routed)           0.000    18.897    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__46_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.011 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47/CO[3]
                         net (fo=1, routed)           0.000    19.011    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__47_n_0
    SLICE_X9Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.125 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48/CO[3]
                         net (fo=1, routed)           0.000    19.125    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__48_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.239 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49/CO[3]
                         net (fo=1, routed)           0.000    19.239    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__49_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.353 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50/CO[3]
                         net (fo=1, routed)           0.000    19.353    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__50_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.467 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51/CO[3]
                         net (fo=1, routed)           0.000    19.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__51_n_0
    SLICE_X9Y56          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.645 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__52/CO[1]
                         net (fo=37, routed)          0.959    20.604    system_i/lock_in/inst/lock_in/multiplicador/ref/B[6]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.329    20.933 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4/O
                         net (fo=1, routed)           0.000    20.933    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_i_4_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.466 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53/CO[3]
                         net (fo=1, routed)           0.001    21.467    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__53_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.584 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54/CO[3]
                         net (fo=1, routed)           0.000    21.584    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__54_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.701 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55/CO[3]
                         net (fo=1, routed)           0.000    21.701    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__55_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.818 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56/CO[3]
                         net (fo=1, routed)           0.000    21.818    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__56_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.935 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57/CO[3]
                         net (fo=1, routed)           0.000    21.935    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__57_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.052 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58/CO[3]
                         net (fo=1, routed)           0.000    22.052    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__58_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.169 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59/CO[3]
                         net (fo=1, routed)           0.000    22.169    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__59_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.286 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60/CO[3]
                         net (fo=1, routed)           0.000    22.286    system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__60_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.465 r  system_i/lock_in/inst/lock_in/multiplicador/ref/interval0__61/CO[1]
                         net (fo=37, routed)          0.000    22.465    system_i/lock_in/inst/lock_in/multiplicador/ref/B[5]
    SLICE_X8Y57          FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.496    10.688    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X8Y57          FDRE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_5/C
                         clock pessimism              0.116    10.804    
                         clock uncertainty           -0.125    10.679    
    SLICE_X8Y57          FDRE (Setup_fdre_C_D)        0.066    10.745    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg[0]_i_1_psdsp_5
  -------------------------------------------------------------------
                         required time                         10.745    
                         arrival time                         -22.465    
  -------------------------------------------------------------------
                         slack                                -11.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_cuad/U0/ip2bus_data_i_D1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.147%)  route 0.210ns (59.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.557     0.898    system_i/uP_control/result_cuad/U0/s_axi_aclk
    SLICE_X22Y57         FDRE                                         r  system_i/uP_control/result_cuad/U0/ip2bus_data_i_D1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y57         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/uP_control/result_cuad/U0/ip2bus_data_i_D1_reg[11]/Q
                         net (fo=1, routed)           0.210     1.249    system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[20]
    SLICE_X21Y54         FDRE                                         r  system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.829     1.199    system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y54         FDRE                                         r  system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y54         FDRE (Hold_fdre_C_D)         0.072     1.237    system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/uP_control/finished/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[19].reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.299%)  route 0.191ns (50.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.561     0.902    system_i/uP_control/finished/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y47         FDRE                                         r  system_i/uP_control/finished/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[19].reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/uP_control/finished/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[19].reg1_reg[19]/Q
                         net (fo=1, routed)           0.191     1.234    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/data0[12]
    SLICE_X21Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.279 r  system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[19]_i_1/O
                         net (fo=1, routed)           0.000     1.279    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I_n_126
    SLICE_X21Y47         FDRE                                         r  system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.831     1.201    system_i/uP_control/finished/U0/s_axi_aclk
    SLICE_X21Y47         FDRE                                         r  system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[19]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.092     1.259    system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.116%)  route 0.219ns (60.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.559     0.900    system_i/uP_control/finished/U0/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.219     1.260    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1[29]
    SLICE_X19Y41         FDRE                                         r  system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.830     1.200    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X19Y41         FDRE                                         r  system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y41         FDRE (Hold_fdre_C_D)         0.070     1.236    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.456%)  route 0.226ns (61.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.560     0.901    system_i/uP_control/finished/U0/s_axi_aclk
    SLICE_X25Y45         FDRE                                         r  system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/uP_control/finished/U0/ip2bus_data_i_D1_reg[17]/Q
                         net (fo=1, routed)           0.226     1.267    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1[17]
    SLICE_X21Y46         FDRE                                         r  system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.830     1.200    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y46         FDRE                                         r  system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.072     1.238    system_i/uP_control/finished/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.640%)  route 0.260ns (61.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.565     0.906    system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y52         FDRE                                         r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.260     1.330    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X12Y44         SRLC32E                                      r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.834     1.204    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y44         SRLC32E                                      r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.292    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.584     0.925    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y41          FDRE                                         r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.116     1.182    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X0Y41          SRLC32E                                      r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.850     1.220    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.167%)  route 0.217ns (53.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.558     0.899    system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  system_i/uP_control/result_cuad/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/Q
                         net (fo=1, routed)           0.217     1.256    system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[83]
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.301 r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=2, routed)           0.000     1.301    system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X17Y53         FDRE                                         r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.830     1.200    system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X17Y53         FDRE                                         r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X17Y53         FDRE (Hold_fdre_C_D)         0.091     1.257    system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.310%)  route 0.225ns (54.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.562     0.903    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=13, routed)          0.225     1.268    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12][3]
    SLICE_X15Y49         LUT4 (Prop_lut4_I2_O)        0.045     1.313 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I/CS/O
                         net (fo=1, routed)           0.000     1.313    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_0
    SLICE_X15Y49         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.832     1.202    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.200%)  route 0.226ns (54.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.562     0.903    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y50         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=13, routed)          0.226     1.269    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]_1[3]
    SLICE_X15Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.314 r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.314    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_9
    SLICE_X15Y49         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.832     1.202    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.091     1.264    system_i/uP/fifo_1/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.663%)  route 0.235ns (61.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.565     0.906    system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X12Y52         FDRE                                         r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  system_i/uP/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.235     1.288    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X12Y46         SRLC32E                                      r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.834     1.204    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y46         SRLC32E                                      r  system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.237    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y14    system_i/lock_in/inst/lock_in/filtro_cuadratura/MxN_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y17    system_i/lock_in/inst/lock_in/filtro_cuadratura/MxN_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y15    system_i/lock_in/inst/lock_in/filtro_fase/MxN_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         8.000       4.116      DSP48_X0Y13    system_i/lock_in/inst/lock_in/filtro_fase/MxN_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10   system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y14    system_i/data_source_0/inst/index_20/CLK
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X32Y37   system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X32Y37   system_i/data_source_0/inst/data_out_reg[0]_i_28_psdsp_1/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y47   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y47   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y47   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y47   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y44    system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y45   system_i/uP/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/DAC/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/DAC/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/DAC/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/DAC/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/DAC/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.580ns (8.285%)  route 6.421ns (91.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 10.749 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.716     3.024    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     3.480 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.002     4.482    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.606 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         5.419    10.025    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[0]_0
    SLICE_X37Y67         FDPE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.557    10.749    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X37Y67         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[1]/C
                         clock pessimism              0.130    10.879    
                         clock uncertainty           -0.125    10.754    
    SLICE_X37Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    10.395    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.395    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 0.580ns (8.556%)  route 6.199ns (91.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.716     3.024    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     3.480 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.002     4.482    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.606 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         5.197     9.803    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X6Y27          FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.492    10.684    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X6Y27          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[1]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    10.356    system_i/lock_in/inst/lock_in/filtro_fase/index_reg[1]
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 0.580ns (8.556%)  route 6.199ns (91.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.716     3.024    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     3.480 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.002     4.482    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.606 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         5.197     9.803    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X6Y27          FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.492    10.684    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X6Y27          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[2]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    10.356    system_i/lock_in/inst/lock_in/filtro_fase/index_reg[2]
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/index_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 0.580ns (8.556%)  route 6.199ns (91.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.716     3.024    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     3.480 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.002     4.482    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.606 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         5.197     9.803    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X6Y27          FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.492    10.684    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X6Y27          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[3]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    10.356    system_i/lock_in/inst/lock_in/filtro_fase/index_reg[3]
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_fase/index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.779ns  (logic 0.580ns (8.556%)  route 6.199ns (91.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.716     3.024    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     3.480 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.002     4.482    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.606 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         5.197     9.803    system_i/lock_in/inst/lock_in/filtro_fase/Dual.gpio_Data_Out_reg[31]
    SLICE_X6Y27          FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.492    10.684    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X6Y27          FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/index_reg[4]/C
                         clock pessimism              0.116    10.800    
                         clock uncertainty           -0.125    10.675    
    SLICE_X6Y27          FDCE (Recov_fdce_C_CLR)     -0.319    10.356    system_i/lock_in/inst/lock_in/filtro_fase/index_reg[4]
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 0.580ns (8.617%)  route 6.151ns (91.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 10.750 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.716     3.024    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     3.480 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.002     4.482    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.606 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         5.149     9.755    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[0]_0
    SLICE_X38Y66         FDPE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.558    10.750    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X38Y66         FDPE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[1]/C
                         clock pessimism              0.130    10.880    
                         clock uncertainty           -0.125    10.755    
    SLICE_X38Y66         FDPE (Recov_fdpe_C_PRE)     -0.361    10.394    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_cos_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.580ns (8.670%)  route 6.109ns (91.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.716     3.024    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     3.480 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.002     4.482    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.606 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         5.107     9.713    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[0]_0
    SLICE_X28Y52         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.490    10.682    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y52         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[0]/C
                         clock pessimism              0.130    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X28Y52         FDCE (Recov_fdce_C_CLR)     -0.319    10.368    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[0]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.580ns (8.670%)  route 6.109ns (91.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.716     3.024    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     3.480 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.002     4.482    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.606 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         5.107     9.713    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[0]_0
    SLICE_X28Y52         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.490    10.682    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y52         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[1]/C
                         clock pessimism              0.130    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X28Y52         FDCE (Recov_fdce_C_CLR)     -0.319    10.368    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[1]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.580ns (8.670%)  route 6.109ns (91.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.716     3.024    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     3.480 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.002     4.482    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.606 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         5.107     9.713    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[0]_0
    SLICE_X28Y52         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.490    10.682    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y52         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[2]/C
                         clock pessimism              0.130    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X28Y52         FDCE (Recov_fdce_C_CLR)     -0.319    10.368    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[2]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 0.580ns (8.670%)  route 6.109ns (91.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.716     3.024    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.456     3.480 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          1.002     4.482    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.124     4.606 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         5.107     9.713    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[0]_0
    SLICE_X28Y52         FDCE                                         f  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.490    10.682    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y52         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[3]/C
                         clock pessimism              0.130    10.812    
                         clock uncertainty           -0.125    10.687    
    SLICE_X28Y52         FDCE (Recov_fdce_C_CLR)     -0.319    10.368    system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[3]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  0.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.334%)  route 0.647ns (77.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.582     0.923    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.456     1.520    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.045     1.565 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         0.191     1.755    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[0]_0
    SLICE_X7Y68          FDCE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.824     1.194    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X7Y68          FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[14]/C
                         clock pessimism             -0.263     0.931    
    SLICE_X7Y68          FDCE (Remov_fdce_C_CLR)     -0.092     0.839    system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.334%)  route 0.647ns (77.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.582     0.923    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.456     1.520    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.045     1.565 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         0.191     1.755    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[0]_0
    SLICE_X7Y68          FDCE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.824     1.194    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X7Y68          FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[15]/C
                         clock pessimism             -0.263     0.931    
    SLICE_X7Y68          FDCE (Remov_fdce_C_CLR)     -0.092     0.839    system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.334%)  route 0.647ns (77.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.582     0.923    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.456     1.520    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.045     1.565 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         0.191     1.755    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[0]_0
    SLICE_X7Y68          FDCE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.824     1.194    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X7Y68          FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[16]/C
                         clock pessimism             -0.263     0.931    
    SLICE_X7Y68          FDCE (Remov_fdce_C_CLR)     -0.092     0.839    system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.227%)  route 0.690ns (78.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.582     0.923    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.456     1.520    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.045     1.565 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         0.234     1.799    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[0]_0
    SLICE_X7Y67          FDCE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.825     1.195    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X7Y67          FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[11]/C
                         clock pessimism             -0.263     0.932    
    SLICE_X7Y67          FDCE (Remov_fdce_C_CLR)     -0.092     0.840    system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.186ns (21.227%)  route 0.690ns (78.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.582     0.923    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.456     1.520    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.045     1.565 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         0.234     1.799    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[0]_0
    SLICE_X7Y67          FDCE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.825     1.195    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X7Y67          FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[12]/C
                         clock pessimism             -0.263     0.932    
    SLICE_X7Y67          FDCE (Remov_fdce_C_CLR)     -0.092     0.840    system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.582     0.923    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.456     1.520    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.045     1.565 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         0.240     1.805    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[0]_0
    SLICE_X7Y70          FDCE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.822     1.192    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X7Y70          FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[18]/C
                         clock pessimism             -0.263     0.929    
    SLICE_X7Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.837    system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.582     0.923    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.456     1.520    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.045     1.565 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         0.240     1.805    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[0]_0
    SLICE_X7Y70          FDCE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.822     1.192    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X7Y70          FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[21]/C
                         clock pessimism             -0.263     0.929    
    SLICE_X7Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.837    system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.582     0.923    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.456     1.520    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.045     1.565 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         0.240     1.805    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[0]_0
    SLICE_X7Y70          FDCE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.822     1.192    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X7Y70          FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[23]/C
                         clock pessimism             -0.263     0.929    
    SLICE_X7Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.837    system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.186ns (21.085%)  route 0.696ns (78.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.582     0.923    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.456     1.520    system_i/lock_in/inst/lock_in/filtro_fase/reset_n
    SLICE_X7Y68          LUT1 (Prop_lut1_I0_O)        0.045     1.565 f  system_i/lock_in/inst/lock_in/filtro_fase/acumulador[63]_i_3/O
                         net (fo=538, routed)         0.240     1.805    system_i/lock_in/inst/lock_in/multiplicador/ref/data_out_seno_reg_reg[0]_0
    SLICE_X7Y70          FDCE                                         f  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.822     1.192    system_i/lock_in/inst/lock_in/multiplicador/ref/clk
    SLICE_X7Y70          FDCE                                         r  system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[3]/C
                         clock pessimism             -0.263     0.929    
    SLICE_X7Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.837    system_i/lock_in/inst/lock_in/multiplicador/ref/index_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/data_source_0/inst/data_out_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.189ns (17.605%)  route 0.885ns (82.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.582     0.923    system_i/uP_control/enable_and_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X5Y58          FDRE                                         r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/uP_control/enable_and_reset/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=62, routed)          0.688     1.752    system_i/data_source_0/inst/reset_n
    SLICE_X33Y50         LUT1 (Prop_lut1_I0_O)        0.048     1.800 f  system_i/data_source_0/inst/data_valid_reg_i_2/O
                         net (fo=32, routed)          0.197     1.996    system_i/data_source_0/inst/data_valid_reg_i_2_n_0
    SLICE_X33Y44         FDCE                                         f  system_i/data_source_0/inst/data_out_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.831     1.201    system_i/data_source_0/inst/clock
    SLICE_X33Y44         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X33Y44         FDCE (Remov_fdce_C_CLR)     -0.154     1.018    system_i/data_source_0/inst/data_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.978    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.060ns  (logic 0.642ns (12.687%)  route 4.418ns (87.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X34Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.518     3.490 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.830     4.320    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.588     8.032    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.561     4.473    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y86         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[0]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.060ns  (logic 0.642ns (12.687%)  route 4.418ns (87.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X34Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.518     3.490 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.830     4.320    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.588     8.032    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X43Y86         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.561     4.473    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y86         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[12]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.044%)  route 4.280ns (86.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X34Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.518     3.490 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.830     4.320    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.450     7.894    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.561     4.473    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y85         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 0.642ns (13.865%)  route 3.989ns (86.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X34Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.518     3.490 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.830     4.320    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.158     7.603    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y82         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.558     4.470    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y82         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[2]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.482ns  (logic 0.642ns (14.323%)  route 3.840ns (85.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X34Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.518     3.490 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.830     4.320    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          3.010     7.454    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X43Y81         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.556     4.468    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y81         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[3]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.334ns  (logic 0.642ns (14.813%)  route 3.692ns (85.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X34Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.518     3.490 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.830     4.320    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          2.862     7.306    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X43Y80         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.555     4.467    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y80         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[4]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.186ns  (logic 0.642ns (15.338%)  route 3.544ns (84.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X34Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.518     3.490 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.830     4.320    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          2.713     7.158    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X43Y79         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.555     4.467    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y79         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[5]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 0.580ns (14.052%)  route 3.547ns (85.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.672     2.980    system_i/data_source_0/inst/clock
    SLICE_X33Y40         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.456     3.436 f  system_i/data_source_0/inst/data_out_reg_reg[2]/Q
                         net (fo=3, routed)           3.547     6.983    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[2]
    SLICE_X42Y74         LUT1 (Prop_lut1_I0_O)        0.124     7.107 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.107    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[2]
    SLICE_X42Y74         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.549     4.461    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y74         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[2]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.642ns (15.670%)  route 3.455ns (84.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X34Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.518     3.490 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.830     4.320    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          2.625     7.069    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.549     4.461    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y74         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 0.642ns (15.670%)  route 3.455ns (84.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.664     2.972    system_i/data_source_0/inst/clock
    SLICE_X34Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.518     3.490 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.830     4.320    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.124     4.444 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          2.625     7.069    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y74         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.549     4.461    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y74         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.846%)  route 0.534ns (74.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.592     0.933    system_i/data_source_0/inst/clock
    SLICE_X41Y45         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.141     1.074 f  system_i/data_source_0/inst/data_out_reg_reg[8]/Q
                         net (fo=3, routed)           0.534     1.607    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[8]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.652 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.652    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[8]
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.855     2.001    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[8]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.458%)  route 0.545ns (74.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.589     0.930    system_i/data_source_0/inst/clock
    SLICE_X39Y42         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141     1.071 f  system_i/data_source_0/inst/data_out_reg_reg[9]/Q
                         net (fo=3, routed)           0.545     1.615    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[9]
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.660 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.660    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[9]
    SLICE_X42Y62         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.856     2.002    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.209ns (25.505%)  route 0.610ns (74.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.562     0.903    system_i/data_source_0/inst/clock
    SLICE_X34Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     1.067 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.347     1.414    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.459 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          0.263     1.722    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.859     2.005    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y58         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_reg/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.209ns (25.560%)  route 0.609ns (74.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.591     0.932    system_i/data_source_0/inst/clock
    SLICE_X38Y48         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.164     1.096 f  system_i/data_source_0/inst/data_out_reg_reg[10]/Q
                         net (fo=3, routed)           0.609     1.704    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[10]
    SLICE_X42Y69         LUT1 (Prop_lut1_I0_O)        0.045     1.749 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.749    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[10]
    SLICE_X42Y69         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.850     1.996    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y69         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[10]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.522%)  route 0.678ns (78.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.591     0.932    system_i/data_source_0/inst/clock
    SLICE_X41Y40         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.141     1.072 f  system_i/data_source_0/inst/data_out_reg_reg[6]/Q
                         net (fo=3, routed)           0.678     1.751    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[6]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.796 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.796    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[6]
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.855     2.001    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[6]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.176%)  route 0.692ns (78.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.593     0.934    system_i/data_source_0/inst/clock
    SLICE_X40Y48         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.141     1.075 f  system_i/data_source_0/inst/data_out_reg_reg[7]/Q
                         net (fo=3, routed)           0.692     1.767    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[7]
    SLICE_X42Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.812    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[7]
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.855     2.001    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y64         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[7]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.209ns (22.201%)  route 0.732ns (77.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.562     0.903    system_i/data_source_0/inst/clock
    SLICE_X34Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     1.067 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.347     1.414    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.459 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          0.385     1.844    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X42Y62         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.856     2.002    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[9]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.539%)  route 0.766ns (80.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.563     0.904    system_i/data_source_0/inst/clock
    SLICE_X33Y44         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.141     1.044 f  system_i/data_source_0/inst/data_out_reg_reg[0]/Q
                         net (fo=3, routed)           0.766     1.810    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[0]
    SLICE_X42Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.855 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[0]
    SLICE_X42Y74         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.844     1.990    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y74         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[0]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_valid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.209ns (20.802%)  route 0.796ns (79.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.562     0.903    system_i/data_source_0/inst/clock
    SLICE_X34Y50         FDCE                                         r  system_i/data_source_0/inst/data_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     1.067 f  system_i/data_source_0/inst/data_valid_reg_reg/Q
                         net (fo=5, routed)           0.347     1.414    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tvalid
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.459 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1/O
                         net (fo=28, routed)          0.449     1.907    system_i/DAC/axis_red_pitaya_dac_0/inst/int_rst_reg_i_1_n_0
    SLICE_X43Y63         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.855     2.001    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X43Y63         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[9]/C

Slack:                    inf
  Source:                 system_i/data_source_0/inst/data_out_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.186ns (17.496%)  route 0.877ns (82.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.564     0.905    system_i/data_source_0/inst/clock
    SLICE_X33Y47         FDCE                                         r  system_i/data_source_0/inst/data_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.141     1.046 f  system_i/data_source_0/inst/data_out_reg_reg[3]/Q
                         net (fo=3, routed)           0.877     1.923    system_i/DAC/axis_red_pitaya_dac_0/inst/s_axis_tdata[3]
    SLICE_X42Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.968 r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.968    system_i/DAC/axis_red_pitaya_dac_0/inst/p_1_out[3]
    SLICE_X42Y71         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.848     1.994    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y71         FDRE                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/int_dat_a_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.258ns  (logic 0.124ns (5.491%)  route 2.134ns (94.509%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.134     2.134    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y30         LUT1 (Prop_lut1_I0_O)        0.124     2.258 r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.258    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y30         FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.484     2.676    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.045ns (4.661%)  route 0.920ns (95.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/uP/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.920     0.920    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y30         LUT1 (Prop_lut1_I0_O)        0.045     0.965 r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.965    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y30         FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.818     1.188    system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y30         FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           193 Endpoints
Min Delay           193 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.243ns  (logic 0.456ns (14.062%)  route 2.787ns (85.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.668     2.976    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y36         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=38, routed)          2.787     6.219    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[0]
    SLICE_X17Y27         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.486     2.678    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y27         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 0.580ns (20.649%)  route 2.229ns (79.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.659     2.967    system_i/uP/rst_ps7_0_125M/U0/slowest_sync_clk
    SLICE_X21Y28         FDRE                                         r  system_i/uP/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.456     3.423 f  system_i/uP/rst_ps7_0_125M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=24, routed)          1.792     5.215    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X24Y50         LUT3 (Prop_lut3_I2_O)        0.124     5.339 r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_i_1/O
                         net (fo=1, routed)           0.437     5.776    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X25Y51         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.486     2.678    system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X25Y51         FDRE                                         r  system_i/uP/fifo_1/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.472ns  (logic 0.456ns (18.446%)  route 2.016ns (81.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.668     2.976    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y36         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=25, routed)          2.016     5.448    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[5]
    SLICE_X17Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.489     2.681    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X17Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 0.518ns (24.660%)  route 1.583ns (75.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.677     2.985    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=6, routed)           1.583     5.086    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[6]
    SLICE_X17Y30         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.489     2.681    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X17Y30         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.077ns  (logic 0.456ns (21.954%)  route 1.621ns (78.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.680     2.988    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y41         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=6, routed)           1.621     5.065    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[12]
    SLICE_X19Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.489     2.681    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X19Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.052ns  (logic 0.518ns (25.245%)  route 1.534ns (74.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.677     2.985    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y37         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=4, routed)           1.534     5.037    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[17]
    SLICE_X15Y27         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.487     2.679    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X15Y27         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.979ns  (logic 0.419ns (21.176%)  route 1.560ns (78.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.677     2.985    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y37          FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.419     3.404 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=9, routed)           1.560     4.964    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[17]
    SLICE_X14Y26         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.486     2.678    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X14Y26         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.955ns  (logic 0.456ns (23.322%)  route 1.499ns (76.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.680     2.988    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y41         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=4, routed)           1.499     4.943    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[25]
    SLICE_X18Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.489     2.681    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X18Y29         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.936ns  (logic 0.456ns (23.552%)  route 1.480ns (76.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.670     2.978    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y38         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=25, routed)          1.480     4.914    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_o[6]
    SLICE_X16Y27         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.486     2.678    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X16Y27         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.839ns  (logic 0.456ns (24.793%)  route 1.383ns (75.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.679     2.987    system_i/uP_control/M_and_Nma/U0/gpio_core_1/s_axi_aclk
    SLICE_X11Y40         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456     3.443 r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=4, routed)           1.383     4.826    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_o[24]
    SLICE_X15Y31         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        1.491     2.683    system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X15Y31         FDRE                                         r  system_i/uP_control/M_and_Nma/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.246%)  route 0.063ns (27.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.563     0.904    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y59         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDCE (Prop_fdce_C_Q)         0.164     1.068 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[21]/Q
                         net (fo=3, routed)           0.063     1.131    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[21]
    SLICE_X13Y59         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.832     1.202    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y59         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.164ns (69.460%)  route 0.072ns (30.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.562     0.903    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y60         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.164     1.067 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[26]/Q
                         net (fo=3, routed)           0.072     1.139    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[26]
    SLICE_X13Y60         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.831     1.201    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y60         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.164ns (69.460%)  route 0.072ns (30.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.564     0.905    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y56         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDCE (Prop_fdce_C_Q)         0.164     1.069 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[10]/Q
                         net (fo=3, routed)           0.072     1.141    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X13Y56         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.833     1.203    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y56         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.485%)  route 0.116ns (41.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.558     0.899    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y62         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDCE (Prop_fdce_C_Q)         0.164     1.063 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[42]/Q
                         net (fo=3, routed)           0.116     1.179    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X31Y61         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.828     1.198    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X31Y61         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.120%)  route 0.118ns (41.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.559     0.900    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y66         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.164     1.064 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[50]/Q
                         net (fo=3, routed)           0.118     1.182    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[18]
    SLICE_X11Y66         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.826     1.196    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X11Y66         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.509%)  route 0.121ns (42.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.556     0.897    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y69         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDCE (Prop_fdce_C_Q)         0.164     1.061 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[61]/Q
                         net (fo=3, routed)           0.121     1.182    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[29]
    SLICE_X10Y69         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.823     1.193    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X10Y69         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.277%)  route 0.117ns (41.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.560     0.901    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y65         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.164     1.065 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[47]/Q
                         net (fo=3, routed)           0.117     1.182    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[15]
    SLICE_X11Y66         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.826     1.196    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X11Y66         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.485%)  route 0.116ns (41.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.562     0.903    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y52         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDCE (Prop_fdce_C_Q)         0.164     1.067 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[2]/Q
                         net (fo=3, routed)           0.116     1.183    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X31Y51         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.831     1.201    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X31Y51         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.556     0.897    system_i/lock_in/inst/lock_in/filtro_fase/clk
    SLICE_X12Y69         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDCE (Prop_fdce_C_Q)         0.164     1.061 r  system_i/lock_in/inst/lock_in/filtro_fase/acumulador_reg[63]/Q
                         net (fo=2, routed)           0.123     1.184    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[31]
    SLICE_X13Y70         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.822     1.192    system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X13Y70         FDRE                                         r  system_i/uP_control/result_fase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.308%)  route 0.122ns (42.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.561     0.902    system_i/lock_in/inst/lock_in/filtro_cuadratura/clk
    SLICE_X28Y56         FDCE                                         r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDCE (Prop_fdce_C_Q)         0.164     1.066 r  system_i/lock_in/inst/lock_in/filtro_cuadratura/acumulador_reg[16]/Q
                         net (fo=3, routed)           0.122     1.188    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[16]
    SLICE_X30Y56         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/uP/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/uP/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/uP/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4648, routed)        0.830     1.200    system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X30Y56         FDRE                                         r  system_i/uP_control/result_cuad/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.759     8.921    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.759     8.921    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.755     8.917    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.755     8.917    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.751     8.913    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.751     8.913    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.763     8.925    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.574     1.629    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.574     1.629    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.578     1.633    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.580     1.635    system_i/DAC/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/DAC/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.677     3.677    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.677     3.677    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/DAC/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/DAC/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          1.677     5.677    system_i/DAC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/DAC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/DAC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/DAC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=45, routed)          0.546     0.546    system_i/DAC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/DAC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/DAC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/DAC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/DAC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





