<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>lp_gbl_sec</title></head>
<body>
<h1><a name="lp_gbl_sec">"lp_gbl_sec"</a>
        </h1>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_sw_generic0">lp_gbl_sec_sw_generic0</a></p>
</td>
<td><p>32'h00000000</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_sw_generic0_swReg0">swReg0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Generic software register.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_sw_generic1">lp_gbl_sec_sw_generic1</a></p>
</td>
<td><p>32'h00000004</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_sw_generic1_swReg1">swReg1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Generic software register.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_sw_generic2">lp_gbl_sec_sw_generic2</a></p>
</td>
<td><p>32'h00000008</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_sw_generic2_swReg2">swReg2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Generic software register.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_sw_generic3">lp_gbl_sec_sw_generic3</a></p>
</td>
<td><p>32'h0000000C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_sw_generic3_swReg3">swReg3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Generic software register. This register can be reset by PAD<p></p>
reset.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL0">lp_gbl_sec_CPU_SEC_CTRL0</a></p>
</td>
<td><p>32'h00000010</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL0_locksvtaircr">locksvtaircr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to VTOR_S, AIRCR.PRIS and<p></p>
AIRCR.BFHFNMINS are disabled.<p></p>
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL0_locksmpu">locksmpu</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to registers associated with the Secure<p></p>
Memory Protection Unit (MPU) region are disabled<p></p>
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL0_locksau">locksau</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to registers associated with the SAU<p></p>
region are disabled<p></p>
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL0_lockitgu">lockitgu</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to registers associated with ITCM<p></p>
interface security gating, ITGUCTRL and ITGU_LUTn are disabled.<p></p>
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL0_lockdtgu">lockdtgu</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to registers associated with DTCM<p></p>
interface security gating, DTGUCTRL and DTGU_LUTn are disabled.<p></p>
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL0_locktcm">locktcm</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to HIGH, writes to registers associated with the TCM<p></p>
region, ITCMCR and DTCMCR are disabled.<p></p>
Once set to HIGH, it cannot be cleared until RESET</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL1">lp_gbl_sec_CPU_SEC_CTRL1</a></p>
</td>
<td><p>32'h00000014</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[25:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL1_cfgsstcalib">cfgsstcalib</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Secure SysTick calibration configuration:<p></p>
[23:0] TENMS<p></p>
[24] SKEW<p></p>
[25] NOREF<p></p>
Refer to Arm Cortex-M85 TRM for further details.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL2">lp_gbl_sec_CPU_SEC_CTRL2</a></p>
</td>
<td><p>32'h00000018</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL2_cfgmemalias">cfgmemalias</a></p>
</td>
<td><p>0x10</p>
</td>
<td><p>Memory address alias bit for ITCM, DTCM, and P-AHB regions. The<p></p>
address bit used for memory alias is determined by:<p></p>
5’b00001: Alias bit = 24<p></p>
5’b00010: Alias bit = 25<p></p>
5’b00100: Alias bit = 26<p></p>
5’b01000: Alias bit = 27<p></p>
5’b10000: Alias bit = 28<p></p>
5’b00000: No alias. TCM security gating is disabled.<p></p>
All other values will result in unpredictable behavior.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL3">lp_gbl_sec_CPU_SEC_CTRL3</a></p>
</td>
<td><p>32'h0000001C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL3_cpuwait">cpuwait</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>The core is stalled out of reset when set to 1.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL4">lp_gbl_sec_CPU_SEC_CTRL4</a></p>
</td>
<td><p>32'h00000020</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[6:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL4_reserved">reserved</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>[31:7]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_CPU_SEC_CTRL4_initsvtor">initsvtor</a></p>
</td>
<td><p>0x200000</p>
</td>
<td><p>Secure vector table offset out of reset.<p></p>
Note: Set to 0x1000_0000 upon reset.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_SECRESP_CTRL">lp_gbl_sec_SECRESP_CTRL</a></p>
</td>
<td><p>32'h00000024</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_SECRESP_CTRL_cfg_sec_resp">cfg_sec_resp</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connects to MSCs and PPCs. Configures how the subordinate<p></p>
responds to an access that violates the security permissions:<p></p>
0: RAZ/WI<p></p>
1: Bus error</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_MSC_CFG_NS">lp_gbl_sec_MSC_CFG_NS</a></p>
</td>
<td><p>32'h00000028</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_MSC_CFG_NS_cfg_nonsec">cfg_nonsec</a></p>
</td>
<td><p>0xFFFFFFFD</p>
</td>
<td><p>Each bit controls the cfg_nonsec input of a specific MSC in the<p></p>
system</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_MSC_INT_EN">lp_gbl_sec_MSC_INT_EN</a></p>
</td>
<td><p>32'h0000002C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_MSC_INT_EN_irq_enable">irq_enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Each bit controls the irq_enable of a specific MSC in the system</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_MSC_INT_CLR">lp_gbl_sec_MSC_INT_CLR</a></p>
</td>
<td><p>32'h00000030</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_MSC_INT_CLR_irq_clr">irq_clr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Each bit controls the irq_clear of a specific MSC in the system</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_MSC_INT_STAT">lp_gbl_sec_MSC_INT_STAT</a></p>
</td>
<td><p>32'h00000034</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_MSC_INT_STAT_irq_stat">irq_stat</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Each bit reflects the interrupt status of a specific MSC in the<p></p>
system</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_BUS_INT_EN">lp_gbl_sec_BUS_INT_EN</a></p>
</td>
<td><p>32'h00000038</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_BUS_INT_EN_irq_enable">irq_enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Bit 0: Controls CAN0 ahb2axi<p></p>
Bit 1: Controls CAN1 ahb2axi</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_SDIO_PROT_CTRL">lp_gbl_sec_SDIO_PROT_CTRL</a></p>
</td>
<td><p>32'h0000003C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_SDIO_PROT_CTRL_Reserved_0">Reserved_0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Unused</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_SDIO_PROT_CTRL_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>SDIO Read override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_SDIO_PROT_CTRL_Reserved_1">Reserved_1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Unused</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_SDIO_PROT_CTRL_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>SDIO Write override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_EMMC_PROT_CTRL">lp_gbl_sec_EMMC_PROT_CTRL</a></p>
</td>
<td><p>32'h00000040</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_EMMC_PROT_CTRL_Reserved_0">Reserved_0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Unused</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_EMMC_PROT_CTRL_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>EMMC Read override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_EMMC_PROT_CTRL_Reserved_1">Reserved_1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Unused</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_EMMC_PROT_CTRL_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>EMMC Write override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl">lp_gbl_sec_GEMAC_Ctrl</a></p>
</td>
<td><p>32'h00000044</p>
</td>
<td><p>GEMAC AxProt</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd_vld">arprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: arprot_ovrd_val goes through<p></p>
0: arprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ArProt override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd_vld">awprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: awprot_ovrd_val goes through<p></p>
0: awprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AwProt override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl">lp_gbl_sec_HIFI5_DMA_Ctrl</a></p>
</td>
<td><p>32'h00000048</p>
</td>
<td><p>HIFI5 DMA AxProt</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd_vld">arprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: arprot_ovrd_val goes through<p></p>
0: arprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ArProt override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd_vld">awprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: awprot_ovrd_val goes through<p></p>
0: awprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AwProt override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl">lp_gbl_sec_HIFI5_CPU_Ctrl</a></p>
</td>
<td><p>32'h0000004C</p>
</td>
<td><p>HIFI5_CPU AxProt</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd_vld">arprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: arprot_ovrd_val goes through<p></p>
0: arprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ArProt override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd_vld">awprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: awprot_ovrd_val goes through<p></p>
0: awprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AwProt override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl">lp_gbl_sec_SYNPU_Ctrl</a></p>
</td>
<td><p>32'h00000050</p>
</td>
<td><p>SYNPU AxProt</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd_vld">arprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: arprot_ovrd_val goes through<p></p>
0: arprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ArProt override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd_vld">awprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: awprot_ovrd_val goes through<p></p>
0: awprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AwProt override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl">lp_gbl_sec_VDHUB_Ctrl</a></p>
</td>
<td><p>32'h00000054</p>
</td>
<td><p>VDHUB AxProt</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd_vld">arprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: arprot_ovrd_val goes through<p></p>
0: arprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ArProt override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd_vld">awprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: awprot_ovrd_val goes through<p></p>
0: awprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AwProt override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl">lp_gbl_sec_VENC_Ctrl</a></p>
</td>
<td><p>32'h00000058</p>
</td>
<td><p>VENC AxProt</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd_vld">arprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: arprot_ovrd_val goes through<p></p>
0: arprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ArProt override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd_vld">awprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: awprot_ovrd_val goes through<p></p>
0: awprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AwProt override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl">lp_gbl_sec_DWARP_Ctrl</a></p>
</td>
<td><p>32'h0000005C</p>
</td>
<td><p>DWARP AxProt</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd_vld">arprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: arprot_ovrd_val goes through<p></p>
0: arprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ArProt override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd_vld">awprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: awprot_ovrd_val goes through<p></p>
0: awprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AwProt override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl">lp_gbl_sec_ISPL_Ctrl</a></p>
</td>
<td><p>32'h00000060</p>
</td>
<td><p>ISPL AxProt</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd_vld">arprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: arprot_ovrd_val goes through<p></p>
0: arprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ArProt override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd_vld">awprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: awprot_ovrd_val goes through<p></p>
0: awprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AwProt override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl">lp_gbl_sec_ISPF1_Ctrl</a></p>
</td>
<td><p>32'h00000064</p>
</td>
<td><p>ISPF1 AxProt</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd_vld">arprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: arprot_ovrd_val goes through<p></p>
0: arprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ArProt override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd_vld">awprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: awprot_ovrd_val goes through<p></p>
0: awprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AwProt override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl">lp_gbl_sec_ISPF2_Ctrl</a></p>
</td>
<td><p>32'h00000068</p>
</td>
<td><p>ISPF2 AxProt</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd_vld">arprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: arprot_ovrd_val goes through<p></p>
0: arprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ArProt override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd_vld">awprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: awprot_ovrd_val goes through<p></p>
0: awprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AwProt override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl">lp_gbl_sec_GDHUB_Ctrl</a></p>
</td>
<td><p>32'h0000006C</p>
</td>
<td><p>GDHUB AxProt</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd_vld">arprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: arprot_ovrd_val goes through<p></p>
0: arprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ArProt override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd_vld">awprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: awprot_ovrd_val goes through<p></p>
0: awprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AwProt override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl">lp_gbl_sec_VDEC_Ctrl</a></p>
</td>
<td><p>32'h00000070</p>
</td>
<td><p>VDEC AxProt</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd_vld">arprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: arprot_ovrd_val goes through<p></p>
0: arprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ArProt override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd_vld">awprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: awprot_ovrd_val goes through<p></p>
0: awprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AwProt override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl">lp_gbl_sec_V2DGPU_Ctrl</a></p>
</td>
<td><p>32'h00000074</p>
</td>
<td><p>V2DGPU AxProt</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd_vld">arprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: arprot_ovrd_val goes through<p></p>
0: arprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[3:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_arprot_ovrd">arprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ArProt override value</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd_vld">awprot_ovrd_vld</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>1: awprot_ovrd_val goes through<p></p>
0: awprot value from manager goes through</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#Ax_Prot_Ctrl_awprot_ovrd">awprot_ovrd</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AwProt override value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_allch_ctrl0">lp_gbl_sec_allch_ctrl0</a></p>
</td>
<td><p>32'h00000078</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_allch_ctrl0_stop_req_sec">stop_req_sec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>All channel stop request for Secure channels. When asserted, all<p></p>
Se-cure channels that are not in IDLE will be stopped. Channels<p></p>
can be enabled by SW, but will be imme-diately stopped if this<p></p>
request is asserted.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_allch_ctrl0_pause_req_sec">pause_req_sec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>All channel pause request for Se-cure channels. When asserted,<p></p>
then all Secure channels that are not in IDLE will be paused.<p></p>
Chan-nels can be enabled by SW, but will be immediately paused<p></p>
if this request is asserted. When the re-quest is deasserted,<p></p>
the operation continues.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_allch_ctrl1">lp_gbl_sec_allch_ctrl1</a></p>
</td>
<td><p>32'h0000007C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_allch_ctrl1_stop_ack_sec">stop_ack_sec</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>All channel stopped acknowledge for Secure channels. When<p></p>
assert-ed, all Secure channels are stopped or inactive.<p></p>
Four-phase handshake pair of allch_stop_req_sec.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_allch_ctrl1_pause_ack_sec">pause_ack_sec</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>All channel pause acknowledge for Secure channels. When<p></p>
asserted, all Secure channels are paused or inactive.<p></p>
Four-phase handshake pair of allch_pause_req_sec.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_boot_ctrl0">lp_gbl_sec_boot_ctrl0</a></p>
</td>
<td><p>32'h00000080</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[30:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_boot_ctrl0_addr">addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Word aligned address for the boot process. When SECEXT_PRESENT<p></p>
is set to 1, then the boot_addr needs to point to a secure<p></p>
memory region because channel 0 boots as secure. Sampled once<p></p>
after reset when power and clock have become stable and boot_en<p></p>
is HIGH.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_boot_ctrl1">lp_gbl_sec_boot_ctrl1</a></p>
</td>
<td><p>32'h00000084</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_boot_ctrl1_memattr">memattr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Boot address memory attributes. Has the same encoding as the<p></p>
LINKMEMATTRHI and LINKMEMATTRLO registers combined. Sampled<p></p>
once after reset when power and clock have become stable and<p></p>
boot_en is HIGH</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_boot_ctrl1_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the channel 0 to load a first command after reset from<p></p>
the specified input address set by boot_addr. Sampled once<p></p>
after reset when power and clock have become stable</p>
</td>
</tr>
<tr><td><p>[10:9]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_boot_ctrl1_shareattr">shareattr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Boot address memory shareability attributes. Has the same<p></p>
encoding as the LINKSHAREATTR register.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_boot_ctrl2">lp_gbl_sec_boot_ctrl2</a></p>
</td>
<td><p>32'h00000088</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_boot_ctrl2_enabled">enabled</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Status indication per channel to show when a channel is active.<p></p>
When SECEXT_PRESENT is set to 1, then channels must be<p></p>
separated based on the ch_nonsec signals.</p>
</td>
</tr>
<tr><td><p>[3:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_boot_ctrl2_error">error</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Status indication per channel to show when a channel has<p></p>
encountered an error. When SECEXT_PRESENT is set to 1, then<p></p>
channels must be separated based on the ch_nonsec signals</p>
</td>
</tr>
<tr><td><p>[5:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_boot_ctrl2_stopped">stopped</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Status indication per channel to show when the channel is<p></p>
stopped. When<p></p>
SECEXT_PRESENT is set to 1, then channels must be separated<p></p>
based on the ch_nonsec signals</p>
</td>
</tr>
<tr><td><p>[7:6]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_boot_ctrl2_paused">paused</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Status indication per channel to show when the channel is<p></p>
paused. When<p></p>
SECEXT_PRESENT is set to 1, then channels must be separated<p></p>
based on the ch_nonsec signals</p>
</td>
</tr>
<tr><td><p>[9:8]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_boot_ctrl2_privilage">privilage</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Status indication per channel to show the privilege setting of<p></p>
the channel. When<p></p>
SECEXT_PRESENT is set to 1, then channels must be separated<p></p>
based on the ch_nonsec signals</p>
</td>
</tr>
<tr><td><p>[11:10]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_boot_ctrl2_nonsec">nonsec</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Status indication per channel to show the security setting of<p></p>
the channel.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_0">lp_gbl_sec_PPC_AP_0</a></p>
</td>
<td><p>32'h0000008C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_0_cfg_ap">cfg_ap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_ap of PPCs to define the privileged access<p></p>
rights of subordinates.<p></p>
0: Non-privileged access not allowed<p></p>
1: Non-privileged access allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_0">lp_gbl_sec_PPC_NS_0</a></p>
</td>
<td><p>32'h00000090</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_0_cfg_nonsec">cfg_nonsec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_nonsec of PPCs to define the secure access<p></p>
rights of subordinates<p></p>
0: Only secure access allowed<p></p>
1: Only non-Secure allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_1">lp_gbl_sec_PPC_AP_1</a></p>
</td>
<td><p>32'h00000094</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_1_cfg_ap">cfg_ap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_ap of PPCs to define the privileged access<p></p>
rights of subordinates.<p></p>
0: Non-privileged access not allowed<p></p>
1: Non-privileged access allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_1">lp_gbl_sec_PPC_NS_1</a></p>
</td>
<td><p>32'h00000098</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_1_cfg_nonsec">cfg_nonsec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_nonsec of PPCs to define the secure access<p></p>
rights of subordinates<p></p>
0: Only secure access allowed<p></p>
1: Only non-Secure allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_2">lp_gbl_sec_PPC_AP_2</a></p>
</td>
<td><p>32'h0000009C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_2_cfg_ap">cfg_ap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_ap of PPCs to define the privileged access<p></p>
rights of subordinates.<p></p>
0: Non-privileged access not allowed<p></p>
1: Non-privileged access allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_2">lp_gbl_sec_PPC_NS_2</a></p>
</td>
<td><p>32'h000000A0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_2_cfg_nonsec">cfg_nonsec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_nonsec of PPCs to define the secure access<p></p>
rights of subordinates<p></p>
0: Only secure access allowed<p></p>
1: Only non-Secure allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_3">lp_gbl_sec_PPC_AP_3</a></p>
</td>
<td><p>32'h000000A4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_3_cfg_ap">cfg_ap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_ap of PPCs to define the privileged access<p></p>
rights of subordinates.<p></p>
0: Non-privileged access not allowed<p></p>
1: Non-privileged access allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_3">lp_gbl_sec_PPC_NS_3</a></p>
</td>
<td><p>32'h000000A8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_3_cfg_nonsec">cfg_nonsec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_nonsec of PPCs to define the secure access<p></p>
rights of subordinates<p></p>
0: Only secure access allowed<p></p>
1: Only non-Secure allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_4">lp_gbl_sec_PPC_AP_4</a></p>
</td>
<td><p>32'h000000AC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_4_cfg_ap">cfg_ap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_ap of PPCs to define the privileged access<p></p>
rights of subordinates.<p></p>
0: Non-privileged access not allowed<p></p>
1: Non-privileged access allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_4">lp_gbl_sec_PPC_NS_4</a></p>
</td>
<td><p>32'h000000B0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_4_cfg_nonsec">cfg_nonsec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_nonsec of PPCs to define the secure access<p></p>
rights of subordinates<p></p>
0: Only secure access allowed<p></p>
1: Only non-Secure allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_5">lp_gbl_sec_PPC_AP_5</a></p>
</td>
<td><p>32'h000000B4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_5_cfg_ap">cfg_ap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_ap of PPCs to define the privileged access<p></p>
rights of subordinates.<p></p>
0: Non-privileged access not allowed<p></p>
1: Non-privileged access allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_5">lp_gbl_sec_PPC_NS_5</a></p>
</td>
<td><p>32'h000000B8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_5_cfg_nonsec">cfg_nonsec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_nonsec of PPCs to define the secure access<p></p>
rights of subordinates<p></p>
0: Only secure access allowed<p></p>
1: Only non-Secure allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_6">lp_gbl_sec_PPC_AP_6</a></p>
</td>
<td><p>32'h000000BC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_6_cfg_ap">cfg_ap</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_ap of PPCs to define the privileged access<p></p>
rights of subordinates.<p></p>
0: Non-privileged access not allowed<p></p>
1: Non-privileged access allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_6">lp_gbl_sec_PPC_NS_6</a></p>
</td>
<td><p>32'h000000C0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_6_cfg_nonsec">cfg_nonsec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_nonsec of PPCs to define the secure access<p></p>
rights of subordinates<p></p>
0: Only secure access allowed<p></p>
1: Only non-Secure allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_7">lp_gbl_sec_PPC_AP_7</a></p>
</td>
<td><p>32'h000000C4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_AP_7_cfg_ap">cfg_ap</a></p>
</td>
<td><p>0x2C0</p>
</td>
<td><p>Connected to cfg_ap of PPCs to define the privileged access<p></p>
rights of subordinates.<p></p>
0: Non-privileged access not allowed<p></p>
1: Non-privileged access allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_7">lp_gbl_sec_PPC_NS_7</a></p>
</td>
<td><p>32'h000000C8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_NS_7_cfg_nonsec">cfg_nonsec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Connected to cfg_nonsec of PPCs to define the secure access<p></p>
rights of subordinates<p></p>
0: Only secure access allowed<p></p>
1: Only non-Secure allowed</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_INT_EN">lp_gbl_sec_PPC_INT_EN</a></p>
</td>
<td><p>32'h000000CC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_INT_EN_irq_enable">irq_enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Each bit controls the irq_enable of a specific PPC in the system</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_INT_CLR">lp_gbl_sec_PPC_INT_CLR</a></p>
</td>
<td><p>32'h000000D0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_INT_CLR_irq_clear">irq_clear</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Each bit controls the irq_clear of a specific PPC in the system</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_INT_STAT">lp_gbl_sec_PPC_INT_STAT</a></p>
</td>
<td><p>32'h000000D4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PPC_INT_STAT_irq_stat">irq_stat</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Each bit reflects the interrupt status of a specific PPC in the<p></p>
system</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_MPC_INT_EN">lp_gbl_sec_MPC_INT_EN</a></p>
</td>
<td><p>32'h000000D8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_MPC_INT_EN_irq_enable">irq_enable</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Each bit controls the irq_enable of a specific MPC in the system</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_OTF_CRYPTO">lp_gbl_sec_OTF_CRYPTO</a></p>
</td>
<td><p>32'h000000DC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_OTF_CRYPTO_bypass">bypass</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to 1 will bypass the ahb < - > axi bridges, the ahb_cache<p></p>
and the otf_crypto.<p></p>
Improves performance when the crypto is not needed. Only change<p></p>
this setting<p></p>
When the XSPI interface is idle and there are no outstanding<p></p>
transactions</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_TRIM0">lp_gbl_sec_DIG_SENSE_TRIM0</a></p>
</td>
<td><p>32'h000000E0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_TRIM0_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Trimming value of all the Sensitive Chains of clock cluster.<p></p>
Starting from Sensitive Chain 0 to Sensitive Chain 3 of the<p></p>
cluster</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_TRIM1">lp_gbl_sec_DIG_SENSE_TRIM1</a></p>
</td>
<td><p>32'h000000E4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_TRIM1_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Trimming value of all the Sensitive Chains of clock cluster.<p></p>
Starting from Sensitive Chain 0 to Sensitive Chain 3 of the<p></p>
cluster</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_TRIM2">lp_gbl_sec_DIG_SENSE_TRIM2</a></p>
</td>
<td><p>32'h000000E8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_TRIM2_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Trimming value of all the Sensitive Chains of secondary clock<p></p>
cluster. Starting from Sensitive Chain 0 to Sensitive Chain 1<p></p>
of the cluster</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_TRIM_VALID">lp_gbl_sec_DIG_SENSE_TRIM_VALID</a></p>
</td>
<td><p>32'h000000EC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_TRIM_VALID_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: trimming_i is not valid<p></p>
1: trimming_i is valid</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_FAULT_INJECT0">lp_gbl_sec_DIG_SENSE_FAULT_INJECT0</a></p>
</td>
<td><p>32'h000000F0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_FAULT_INJECT0_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Inject fault into Sensitive Chains of clock cluster. Starting<p></p>
from Sensitive Chain 0 to Sensitive Chain 3 of the cluster</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_FAULT_INJECT1">lp_gbl_sec_DIG_SENSE_FAULT_INJECT1</a></p>
</td>
<td><p>32'h000000F4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_FAULT_INJECT1_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Inject fault into Sensitive Chains of clock cluster. Starting<p></p>
from Sensitive Chain 0 to Sensitive Chain 3 of the cluster</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_FAULT_INJECT2">lp_gbl_sec_DIG_SENSE_FAULT_INJECT2</a></p>
</td>
<td><p>32'h000000F8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_FAULT_INJECT2_value">value</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Inject fault into Sensitive Chains<p></p>
of secondary clock cluster. Starting from Sensitive Chain 0 to<p></p>
Sensitive Chain 1 of the cluster</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_CTRL">lp_gbl_sec_DIG_SENSE_CTRL</a></p>
</td>
<td><p>32'h000000FC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_CTRL_srstn">srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Asynchronous sensor reset (active-low):<p></p>
Bit 0: Sensor reset of Clock Cluster<p></p>
Bit 1: Sensor reset of Secondary Clock Cluster</p>
</td>
</tr>
<tr><td><p>[3:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_CTRL_sclk_en">sclk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable the corresponding controller of an IP. Active HIGH.<p></p>
Bit 0: Enable the digital sensor controller of the IP Clock<p></p>
Cluster<p></p>
Bit 1: Enable the digital sensor controller of the IP Secondary<p></p>
Clock Cluster</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_STATUS">lp_gbl_sec_DIG_SENSE_STATUS</a></p>
</td>
<td><p>32'h00000100</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_STATUS_alarm">alarm</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Alarm detected.<p></p>
00: No alarm<p></p>
01: Indicate only one alarm occurs<p></p>
10: Indicate multiple alarm occurs<p></p>
11: No possible</p>
</td>
</tr>
<tr><td><p>[5:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_STATUS_fsm_secded">fsm_secded</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Automatic error detection and correction of the FSM<p></p>
(FSM secded error signal).<p></p>
Two bits by cluster<p></p>
00 No errors<p></p>
01: Error detected and corrected<p></p>
10: Errors detected, stop operation and return to IDLE state<p></p>
11: No possible.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_CLEAR">lp_gbl_sec_DIG_SENSE_CLEAR</a></p>
</td>
<td><p>32'h00000104</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_CLEAR_alarm">alarm</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Alarm clear</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_DIG_SENSE_CLEAR_irq">irq</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>IRQ clear</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_HFRCOSC_CTRL">lp_gbl_sec_HFRCOSC_CTRL</a></p>
</td>
<td><p>32'h00000108</p>
</td>
<td><p>HFRCOSC Control Register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_HFRCOSC_CTRL_hfrc_en">hfrc_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Enable the HFRCOSC<p></p>
0:Disable HFRCOSC<p></p>
1:Enable HFRCOSC</p>
</td>
</tr>
<tr><td><p>[8:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_HFRCOSC_CTRL_hfrc_trim">hfrc_trim</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>HFRC OSC TRIM</p>
</td>
</tr>
<tr><td><p>[16:9]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_HFRCOSC_CTRL_hfrc_ctrl">hfrc_ctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>HFRC OSC Control</p>
</td>
</tr>
<tr><td><p>[18:17]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_HFRCOSC_CTRL_clkout_sel_0">clkout_sel_0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Selection<p></p>
00: 0<p></p>
01: main_pll_div_clk<p></p>
10: secondary_pll_div_clk<p></p>
11: audio_pll_div_clk</p>
</td>
</tr>
<tr><td><p>[20:19]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_HFRCOSC_CTRL_clkout_sel_1">clkout_sel_1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>CLKOUT Selection<p></p>
00: HFRCOSC<p></p>
01: XTAL_CLK<p></p>
10: aon2lp_hfclk<p></p>
11: PLL OUT + Divider Output</p>
</td>
</tr>
<tr><td><p>[22:21]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_HFRCOSC_CTRL_clkout_sel_2">clkout_sel_2</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>CLKOUT Selection<p></p>
00: HFRCOSC<p></p>
01: XTAL_CLK<p></p>
10: aon2lp_hfclk<p></p>
11: PLL OUT + Divider Output</p>
</td>
</tr>
<tr><td><p>[24:23]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_HFRCOSC_CTRL_clkout_sel_3">clkout_sel_3</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>CLKOUT Selection<p></p>
00: HFRCOSC<p></p>
01: XTAL_CLK<p></p>
10: aon2lp_hfclk<p></p>
11: PLL OUT + Divider Output</p>
</td>
</tr>
<tr><td><p>[26:25]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_HFRCOSC_CTRL_clkout_sel_4">clkout_sel_4</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>CLKOUT Selection<p></p>
00: HFRCOSC<p></p>
01: XTAL_CLK<p></p>
10: aon2lp_hfclk<p></p>
11: PLL OUT + Divider Output</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_HFRCOSC_STATUS">lp_gbl_sec_HFRCOSC_STATUS</a></p>
</td>
<td><p>32'h0000010C</p>
</td>
<td><p>RSOSC Status Register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_HFRCOSC_STATUS_hfrc_clk_valid">hfrc_clk_valid</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Status of the HFRC clock<p></p>
0: Not valid<p></p>
1: Valid</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_HFRCOSC_STATUS_hfrc_failsafe_active">hfrc_failsafe_active</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Indicates if the RCOSC is not generating clock and Failsafe mode<p></p>
is activated to boot from XTAL<p></p>
0: Normal Mode, Boot using HFRCOSC<p></p>
1: Fail Safe Mode. During boot HW didn’t get the clock on RCOSC,<p></p>
so fail safe activated and the clock is now from HFXTAL.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_APSRAM_MPC">lp_gbl_sec_APSRAM_MPC</a></p>
</td>
<td><p>32'h00000110</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[1:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_APSRAM_MPC_apb_sel">apb_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>APB Read operation<p></p>
00: mpc0<p></p>
01: mpc1<p></p>
10: mpc2<p></p>
11: mpc3</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_allch_ctrl0">lp_gbl_sec_pdma_allch_ctrl0</a></p>
</td>
<td><p>32'h00000114</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_allch_ctrl0_stop_req_sec">stop_req_sec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>All channel stop request for Secure channels. When asserted, all<p></p>
Se-cure channels that are not in IDLE will be stopped. Channels<p></p>
can be enabled by SW, but will be imme-diately stopped if this<p></p>
request is asserted.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_allch_ctrl0_pause_req_sec">pause_req_sec</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>All channel pause request for Se-cure channels. When asserted,<p></p>
then all Secure channels that are not in IDLE will be paused.<p></p>
Chan-nels can be enabled by SW, but will be immediately paused<p></p>
if this request is asserted. When the re-quest is deasserted,<p></p>
the operation continues.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_allch_ctrl1">lp_gbl_sec_pdma_allch_ctrl1</a></p>
</td>
<td><p>32'h00000118</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_allch_ctrl1_stop_ack_sec">stop_ack_sec</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>All channel stopped acknowledge for Secure channels. When<p></p>
assert-ed, all Secure channels are stopped or inactive.<p></p>
Four-phase handshake pair of allch_stop_req_sec.</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_allch_ctrl1_pause_ack_sec">pause_ack_sec</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>All channel pause acknowledge for Secure channels. When<p></p>
asserted, all Secure channels are paused or inactive.<p></p>
Four-phase handshake pair of allch_pause_req_sec.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_boot_ctrl0">lp_gbl_sec_pdma_boot_ctrl0</a></p>
</td>
<td><p>32'h0000011C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[29:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_boot_ctrl0_addr">addr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Word aligned address for the boot process. When SECEXT_PRESENT<p></p>
is set to 1, then the boot_addr needs to point to a secure<p></p>
memory region because channel 0 boots as secure. Sampled once<p></p>
after reset when power and clock have become stable and boot_en<p></p>
is HIGH.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_boot_ctrl1">lp_gbl_sec_pdma_boot_ctrl1</a></p>
</td>
<td><p>32'h00000120</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_boot_ctrl1_memattr">memattr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Boot address memory attributes. Has the same encoding as the<p></p>
LINKMEMATTRHI and LINKMEMATTRLO registers combined. Sampled<p></p>
once after reset when power and clock have become stable and<p></p>
boot_en is HIGH</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_boot_ctrl1_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the channel 0 to load a first command after reset from<p></p>
the specified input address set by boot_addr. Sampled once<p></p>
after reset when power and clock have become stable</p>
</td>
</tr>
<tr><td><p>[10:9]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_boot_ctrl1_shareattr">shareattr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Boot address memory shareability attributes. Has the same<p></p>
encoding as the LINKSHAREATTR register.</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_boot_ctrl1_privilage">privilage</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Privilege status setting for channel 0. Sampled once after reset<p></p>
when power and clock have become stable and boot_en is HIGH</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_initial">lp_gbl_sec_pdma_initial</a></p>
</td>
<td><p>32'h00000124</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[19:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_initial_cntxbase">cntxbase</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>4-KB aligned context area base pointer. When SECEXT_PRESENT is<p></p>
set to 1, then it will be sampled to SEC_CNTXBASE, otherwise to<p></p>
NSEC_CNTXBASE register. Sampled once after reset when power and<p></p>
clock have become stable.</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_initial_cntxmem_clr">cntxmem_clr</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables context memory initialization after reset. Sampled once<p></p>
after reset when power and clock have become stable</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_ch_ctrl2">lp_gbl_sec_pdma_ch_ctrl2</a></p>
</td>
<td><p>32'h00000128</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_ch_ctrl2_enabled">enabled</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Status indication per channel to show when a channel is active.<p></p>
When SECEXT_PRESENT is set to 1, then channels must be<p></p>
separated based on the ch_nonsec signals.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_ch_ctrl3">lp_gbl_sec_pdma_ch_ctrl3</a></p>
</td>
<td><p>32'h0000012C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_ch_ctrl3_error">error</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Status indication per channel to show when a channel has<p></p>
encountered an error. When SECEXT_PRESENT is set to 1, then<p></p>
channels must be separated based on the ch_nonsec signals</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_ch_ctrl4">lp_gbl_sec_pdma_ch_ctrl4</a></p>
</td>
<td><p>32'h00000130</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_ch_ctrl4_stopped">stopped</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Status indication per channel to show when the channel is<p></p>
stopped. When<p></p>
SECEXT_PRESENT is set to 1, then channels must be separated<p></p>
based on the ch_nonsec signals</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_ch_ctrl5">lp_gbl_sec_pdma_ch_ctrl5</a></p>
</td>
<td><p>32'h00000134</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_ch_ctrl5_paused">paused</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Status indication per channel to show when the channel is<p></p>
paused. When<p></p>
SECEXT_PRESENT is set to 1, then channels must be separated<p></p>
based on the ch_nonsec signals</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_ch_ctrl6">lp_gbl_sec_pdma_ch_ctrl6</a></p>
</td>
<td><p>32'h00000138</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_ch_ctrl6_privilage">privilage</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Status indication per channel to show the privilege setting of<p></p>
the channel. When<p></p>
SECEXT_PRESENT is set to 1, then channels must be separated<p></p>
based on the ch_nonsec signals</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_ch_ctrl7">lp_gbl_sec_pdma_ch_ctrl7</a></p>
</td>
<td><p>32'h0000013C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_pdma_ch_ctrl7_nonsec">nonsec</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Status indication per channel to show the security setting of<p></p>
the channel.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl">lp_gbl_sec_lp_main_clk_ctrl</a></p>
</td>
<td><p>32'h00000140</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_clk_lp_osc_byp_mux0_sel">clk_lp_osc_byp_mux0_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: XTAL 24MHz Clock<p></p>
1: clk_hfclk_aon2lp</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_clk_lp_osc_byp_mux1_sel">clk_lp_osc_byp_mux1_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clk_lp_rcosc_fs_div2_q<p></p>
1: clk_lp_osc_byp_mux0_out</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_clk_lp_pll_byp_mux_sel_0">clk_lp_pll_byp_mux_sel_0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clk_lp_osc_byp_mux1_out<p></p>
1: lp_pll_main_div_clk</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_clk_lp_pll_byp_mux_sel_1">clk_lp_pll_byp_mux_sel_1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clk_lp_osc_byp_mux1_out<p></p>
1: lp_pll_half_div_clk</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_lp_pll1_clk_out_mux_sel">lp_pll1_clk_out_mux_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: FOUTPOSTDIV_u1<p></p>
1: FOUTPOSTDIV_u0</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_clk_lp_pll_byp_mux_sel_2">clk_lp_pll_byp_mux_sel_2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clk_lp_osc_byp_mux1_out<p></p>
1: lp_pll_sec_div_clk</p>
</td>
</tr>
<tr><td><p>[7:6]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_clkSel4x1">clkSel4x1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clk_hfclk_aon2lp<p></p>
1: lp_pll_audio_div_clk<p></p>
2: frac_divider_clk_out<p></p>
3: 0</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_clk_lp_pll_byp_mux_sel_3">clk_lp_pll_byp_mux_sel_3</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clk_lp_osc_byp_mux1_out<p></p>
1: clkOut1234</p>
</td>
</tr>
<tr><td><p>[10:9]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_lp_rgmii_ptp_ref_clk_sel_0">lp_rgmii_ptp_ref_clk_sel_0</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>0: 0<p></p>
1: LP_XTAL_I_XC<p></p>
2: clk_hfrcosc_g<p></p>
3: clk_lp_cfg</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_lp_sec_pll_clk_out_mux_sel0">lp_sec_pll_clk_out_mux_sel0</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clk_lp_sec<p></p>
1: clk_lp_half</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_lp_sec_pll_clk_out_mux_sel1">lp_sec_pll_clk_out_mux_sel1</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clk_lp_sec<p></p>
1: clk_lp_half</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_lp_sec_pll_clk_out_mux_sel2">lp_sec_pll_clk_out_mux_sel2</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: clk_lp_sec<p></p>
1: clk_lp_half</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_pll2_fbdiv_frac_clk_mux_sel">pll2_fbdiv_frac_clk_mux_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: refClk<p></p>
1: PLL2 output CLKSSCG clk</p>
</td>
</tr>
<tr><td><p>[17:15]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_lp_main_clk_ctrl_timer_cnt_wdg_clock_mux_sel">timer_cnt_wdg_clock_mux_sel</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: AHB clock<p></p>
1: APB clock<p></p>
2: RCOSC clock<p></p>
3: AON_PLL clock<p></p>
4: LP_XTAL clock<p></p>
5: 0<p></p>
6: 0<p></p>
7: test_clk_200 OCC clock</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl">lp_gbl_sec_clk_div_ctrl</a></p>
</td>
<td><p>32'h00000144</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp_pll_main_out_div">lp_pll_main_out_div</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Divider value on the FPLL Output.</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp_pll_main_out_div_update">lp_pll_main_out_div_update</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Output divider Change.</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp_pll_main_out_div_en">lp_pll_main_out_div_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Output divider Enable<p></p>
0: Clock gated and divider disabled<p></p>
1: Clock is enabled and divider running</p>
</td>
</tr>
<tr><td><p>[7:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp_pll_half_out_div">lp_pll_half_out_div</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Divider value on the FPLL Output.</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp_pll_half_out_div_update">lp_pll_half_out_div_update</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Output divider Change.</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp_pll_half_out_div_en">lp_pll_half_out_div_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Output divider Enable<p></p>
0: Clock gated and divider disabled<p></p>
1: Clock is enabled and divider running</p>
</td>
</tr>
<tr><td><p>[12:10]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp_pll_sec_out_div">lp_pll_sec_out_div</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Divider value on the FPLL Output.</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp_pll_sec_out_div_update">lp_pll_sec_out_div_update</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Output divider Change.</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp_pll_sec_out_div_en">lp_pll_sec_out_div_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Output divider Enable<p></p>
0: Clock gated and divider disabled<p></p>
1: Clock is enabled and divider running</p>
</td>
</tr>
<tr><td><p>[17:15]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp_pll_audio_out_div">lp_pll_audio_out_div</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p>Divider value on the FPLL Output.</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp_pll_audio_out_div_update">lp_pll_audio_out_div_update</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Output divider Change.</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp_pll_audio_out_div_en">lp_pll_audio_out_div_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Output divider Enable<p></p>
0: Clock gated and divider disabled<p></p>
1: Clock is enabled and divider running</p>
</td>
</tr>
<tr><td><p>[22:20]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp2ulp_out_div">lp2ulp_out_div</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Divider value on the LP2ULP Output.</p>
</td>
</tr>
<tr><td><p>[23:23]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp2ulp_out_div_update">lp2ulp_out_div_update</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>LP2ULP Output divider Change.</p>
</td>
</tr>
<tr><td><p>[24:24]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_div_ctrl_lp2ulp_out_div_en">lp2ulp_out_div_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>LP2ULP Output divider Enable<p></p>
0: Clock gated and divider disabled<p></p>
1: Clock is enabled and divider running</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_frac_div_ctrl0">lp_gbl_sec_frac_div_ctrl0</a></p>
</td>
<td><p>32'h00000148</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_frac_div_ctrl0_clk_div_int">clk_div_int</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Integer part of Audio clock divider. DIV_OUT_FREQ =<p></p>
DIV_IN_FREQ/(DIV_INT+DIV_FRAC/2^24)<p></p>
If (DIV_INT=DIV_FRAC=0) then,DIV_OUT_FREQ=DIV_IN_FREQ (bypass,<p></p>
no division)<p></p>
DIV_INT=0_& DIV_FRAC!=0 is not a valid configuration</p>
</td>
</tr>
<tr><td><p>[31:8]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_frac_div_ctrl0_clk_div_frac">clk_div_frac</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Fractional part of DM clock divider.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_frac_div_ctrl1">lp_gbl_sec_frac_div_ctrl1</a></p>
</td>
<td><p>32'h0000014C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_frac_div_ctrl1_div_cfg_update">div_cfg_update</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Update clock divider configuration<p></p>
CLK_DIV_INT and CLK_DIV_FRAC new values are used only after<p></p>
writing 1 to DM_DIV_CFG update</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_frac_div_ctrl1_clk_div_en">clk_div_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable clocks</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0">lp_gbl_sec_rst_sync_sticky_rst0</a></p>
</td>
<td><p>32'h00000150</p>
</td>
<td><p>Register to control all sticky Resets - Reg:0</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_app_crypto_sticky_rstn">app_crypto_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset app_crypto_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_apsram_sticky_srstn">apsram_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset apsram_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_bmc_sticky_rstn">bmc_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset bmc_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_calib_sticky_rstn">calib_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset calib_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_flexa_sticky_srstn">flexa_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset flexa_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_intr_ts_sticky_rstn">intr_ts_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset intr_ts_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_ispf_gfx_sticky_rstn">ispf_gfx_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset ispf_gfx_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_ispf_sticky_rstn">ispf_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset ispf_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_ispf_streaming_sticky_rstn">ispf_streaming_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset ispf_streaming_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_ispl_gfx_sticky_rstn">ispl_gfx_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset ispl_gfx_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_ispl_sticky_rstn">ispl_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset ispl_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_ispl_streaming_sticky_rstn">ispl_streaming_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset ispl_streaming_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_adma_sticky_rstn">lp_adma_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_adma_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_ahb_app_crypto_sticky_rstn">lp_ahb_app_crypto_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_ahb_app_crypto_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cfg_dsense_sticky_srstn">lp_cfg_dsense_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_cfg_dsense_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cfg_flexa_sticky_srstn">lp_cfg_flexa_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_cfg_flexa_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cfg_gpv_sticky_srstn">lp_cfg_gpv_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_cfg_gpv_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cfg_ipc_sticky_srstn">lp_cfg_ipc_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_cfg_ipc_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cfg_mcwrap_sticky_srstn">lp_cfg_mcwrap_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_cfg_mcwrap_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cfg_npu_sticky_srstn">lp_cfg_npu_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_cfg_npu_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cfg_vis_sticky_srstn">lp_cfg_vis_sticky_srstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_cfg_vis_sticky_srstn</p>
</td>
</tr>
<tr><td><p>[21:21]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cnt_sticky_rstn">lp_cnt_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_cnt_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[22:22]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cpu_dbg_lret_sticky_rstn">lp_cpu_dbg_lret_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_cpu_dbg_lret_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[23:23]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cpu_dbg_sticky_rstn">lp_cpu_dbg_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_cpu_dbg_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[24:24]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cpu_por_sticky_rstn">lp_cpu_por_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_cpu_por_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cpu_sys_sticky_rstn">lp_cpu_sys_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_cpu_sys_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cpu_tdma_sticky_rstn">lp_cpu_tdma_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_cpu_tdma_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[27:27]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_cssys_dbg_sticky_rstn">lp_cssys_dbg_sticky_rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Sticky Reset lp_cssys_dbg_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[28:28]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_gfx_pad_sticky_rstn">lp_gfx_pad_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_gfx_pad_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[29:29]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_gfxss_g_sticky_rstn">lp_gfxss_g_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_gfxss_g_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[30:30]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_hifi5_core_sticky_rstn">lp_hifi5_core_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_hifi5_core_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[31:31]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst0_lp_hifi5_dbg_sticky_rstn">lp_hifi5_dbg_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_hifi5_dbg_sticky_rstn</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1">lp_gbl_sec_rst_sync_sticky_rst1</a></p>
</td>
<td><p>32'h00000154</p>
</td>
<td><p>Register to control all sticky Resets - Reg:1</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_lp_hifi5_gbl_sticky_rstn">lp_hifi5_gbl_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_hifi5_gbl_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_lp_m85_axi_sticky_rstn">lp_m85_axi_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_m85_axi_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_lp_pdma_sticky_rstn">lp_pdma_sticky_rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Sticky Reset lp_pdma_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_lp_v2d_g_sticky_rstn">lp_v2d_g_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_v2d_g_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_lp_vdec_g_sticky_rstn">lp_vdec_g_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_vdec_g_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_lp_vis_axi_sticky_rstn">lp_vis_axi_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_vis_axi_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_lp_vis_pad_sticky_rstn">lp_vis_pad_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_vis_pad_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_lp_visp_hw_sticky_rstn">lp_visp_hw_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset lp_visp_hw_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_npu_sticky_rstn">npu_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset npu_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_npuss_sticky_rstn">npuss_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset npuss_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_pll_audio_sticky_rstn">pll_audio_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset pll_audio_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_pll_main_sticky_rstn">pll_main_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset pll_main_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_pll_sec_sticky_rstn">pll_sec_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset pll_sec_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_sysrom_sticky_rstn">sysrom_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset sysrom_sticky_rstn</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_RST_SYNC_SEC_sticky_rst1_trng_sticky_rstn">trng_sticky_rstn</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Sticky Reset trng_sticky_rstn</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0">lp_gbl_sec_clk_gen_clk_gate_ctrl0</a></p>
</td>
<td><p>32'h00000158</p>
</td>
<td><p>Register to control all Individual clock gates used in MCU IP</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_ref_clk_en">clk_lp_ref_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_ref</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_hp_m85ss_clk_en">clk_hp_m85ss_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_hp_m85ss</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_m85_axi_clk_en">clk_lp_m85_axi_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_m85_axi</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_npu_axi_clk_en">clk_lp_npu_axi_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_lp_npu_axi</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_vis_axi_clk_en">clk_lp_vis_axi_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_lp_vis_axi</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_gfx_axi_clk_en">clk_lp_gfx_axi_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_lp_gfx_axi</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_axi_clk_en">clk_lp_axi_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_axi</p>
</td>
</tr>
<tr><td><p>[7:7]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_sys_sprot_clk_en">clk_lp_sys_sprot_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_sys_sprot</p>
</td>
</tr>
<tr><td><p>[8:8]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_m3_sprot_clk_en">clk_lp_m3_sprot_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_m3_sprot</p>
</td>
</tr>
<tr><td><p>[9:9]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_aes_sprot_clk_en">clk_lp_aes_sprot_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_aes_sprot</p>
</td>
</tr>
<tr><td><p>[10:10]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_sha_sprot_clk_en">clk_lp_sha_sprot_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_sha_sprot</p>
</td>
</tr>
<tr><td><p>[11:11]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_pkce_sprot_clk_en">clk_lp_pkce_sprot_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_pkce_sprot</p>
</td>
</tr>
<tr><td><p>[12:12]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_dbg_sprot_clk_en">clk_lp_dbg_sprot_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_dbg_sprot</p>
</td>
</tr>
<tr><td><p>[13:13]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_trng_sprot_clk_en">clk_lp_trng_sprot_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_trng_sprot</p>
</td>
</tr>
<tr><td><p>[14:14]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_app_crypto_clk_en">clk_lp_app_crypto_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_app_crypto</p>
</td>
</tr>
<tr><td><p>[15:15]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_hp_cfg_m85_clk_en">clk_hp_cfg_m85_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_hp_cfg_m85</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_trng_clk_en">clk_lp_trng_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_lp_trng</p>
</td>
</tr>
<tr><td><p>[17:17]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_lcs_clk_en">clk_lp_lcs_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_lcs</p>
</td>
</tr>
<tr><td><p>[18:18]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_pdma_clk_en">clk_lp_pdma_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_pdma</p>
</td>
</tr>
<tr><td><p>[19:19]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_adma_clk_en">clk_lp_adma_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_lp_adma</p>
</td>
</tr>
<tr><td><p>[20:20]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_cfg_gpv_clk_en">clk_lp_cfg_gpv_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_lp_cfg_gpv</p>
</td>
</tr>
<tr><td><p>[21:21]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_cfg_npu_clk_en">clk_lp_cfg_npu_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_lp_cfg_npu</p>
</td>
</tr>
<tr><td><p>[22:22]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_cfg_gfx_clk_en">clk_lp_cfg_gfx_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_lp_cfg_gfx</p>
</td>
</tr>
<tr><td><p>[23:23]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_cfg_vis_clk_en">clk_lp_cfg_vis_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_lp_cfg_vis</p>
</td>
</tr>
<tr><td><p>[24:24]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_cfg_flexa_clk_en">clk_lp_cfg_flexa_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_lp_cfg_flexa</p>
</td>
</tr>
<tr><td><p>[25:25]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_cfg_gbl_clk_en">clk_lp_cfg_gbl_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_cfg_gbl</p>
</td>
</tr>
<tr><td><p>[26:26]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_cfg_hifi5_clk_en">clk_lp_cfg_hifi5_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_lp_cfg_hifi5</p>
</td>
</tr>
<tr><td><p>[27:27]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_cfg_dsense_clk_en">clk_lp_cfg_dsense_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_lp_cfg_dsense</p>
</td>
</tr>
<tr><td><p>[28:28]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_pow_clk_en">clk_lp_pow_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_pow</p>
</td>
</tr>
<tr><td><p>[29:29]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_gbl_clk_en">clk_lp_gbl_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_gbl</p>
</td>
</tr>
<tr><td><p>[30:30]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_otp_ref_clk_en">clk_lp_otp_ref_clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Gate enable for clk_lp_otp_ref</p>
</td>
</tr>
<tr><td><p>[31:31]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gate_ctrl0_clk_lp_ref_vis_clk_en">clk_lp_ref_vis_clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Gate enable for clk_lp_ref_vis</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_hp_main_ctrl">lp_gbl_sec_clk_gen_clk_hp_main_ctrl</a></p>
</td>
<td><p>32'h0000015C</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_hp_main</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_hp_main_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_hp_main_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_hp_main_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_lp_main_ctrl">lp_gbl_sec_clk_gen_test_clk_lp_main_ctrl</a></p>
</td>
<td><p>32'h00000160</p>
</td>
<td><p>Register to Control the Clock divider setting for: test_clk_lp_main</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_lp_main_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_lp_main_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_lp_main_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_lp_cfg_ctrl">lp_gbl_sec_clk_gen_test_clk_lp_cfg_ctrl</a></p>
</td>
<td><p>32'h00000164</p>
</td>
<td><p>Register to Control the Clock divider setting for: test_clk_lp_cfg</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_lp_cfg_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_lp_cfg_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_lp_cfg_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_exp_ctrl">lp_gbl_sec_clk_gen_clk_lp_exp_ctrl</a></p>
</td>
<td><p>32'h00000168</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_lp_exp</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_exp_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_exp_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_exp_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_usb_test_ctrl">lp_gbl_sec_clk_gen_clk_usb_test_ctrl</a></p>
</td>
<td><p>32'h0000016C</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_usb_test</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_usb_test_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_usb_test_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[5:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_usb_test_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x7</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_calib_ctrl">lp_gbl_sec_clk_gen_clk_lp_calib_ctrl</a></p>
</td>
<td><p>32'h00000170</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_lp_calib</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_calib_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_calib_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[5:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_calib_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_dwarp_ctrl">lp_gbl_sec_clk_gen_clk_vis_dwarp_ctrl</a></p>
</td>
<td><p>32'h00000174</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_vis_dwarp</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_dwarp_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_dwarp_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_dwarp_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_venc_ctrl">lp_gbl_sec_clk_gen_clk_vis_venc_ctrl</a></p>
</td>
<td><p>32'h00000178</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_vis_venc</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_venc_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_venc_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_venc_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gfx_gpu_ctrl">lp_gbl_sec_clk_gen_clk_gfx_gpu_ctrl</a></p>
</td>
<td><p>32'h0000017C</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_gfx_gpu</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gfx_gpu_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gfx_gpu_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[5:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gfx_gpu_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gfx_vdec_ctrl">lp_gbl_sec_clk_gen_clk_gfx_vdec_ctrl</a></p>
</td>
<td><p>32'h00000180</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_gfx_vdec</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gfx_vdec_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gfx_vdec_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gfx_vdec_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_core_npuss_ctrl">lp_gbl_sec_clk_gen_clk_core_npuss_ctrl</a></p>
</td>
<td><p>32'h00000184</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_core_npuss</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_core_npuss_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_core_npuss_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[5:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_core_npuss_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_ispf_ctrl">lp_gbl_sec_clk_gen_clk_ispf_ctrl</a></p>
</td>
<td><p>32'h00000188</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_ispf</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_ispf_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_ispf_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[5:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_ispf_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_ispl_ctrl">lp_gbl_sec_clk_gen_clk_ispl_ctrl</a></p>
</td>
<td><p>32'h0000018C</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_ispl</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_ispl_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_ispl_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[5:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_ispl_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_isp1_ctrl">lp_gbl_sec_clk_gen_clk_vis_isp1_ctrl</a></p>
</td>
<td><p>32'h00000190</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_vis_isp1</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_isp1_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_isp1_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_isp1_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_isp2_ctrl">lp_gbl_sec_clk_gen_clk_vis_isp2_ctrl</a></p>
</td>
<td><p>32'h00000194</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_vis_isp2</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_isp2_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_isp2_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_vis_isp2_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gfx_vppsys_ctrl">lp_gbl_sec_clk_gen_clk_gfx_vppsys_ctrl</a></p>
</td>
<td><p>32'h00000198</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_gfx_vppsys</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gfx_vppsys_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gfx_vppsys_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[5:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_gfx_vppsys_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_trace_ctrl">lp_gbl_sec_clk_gen_clk_trace_ctrl</a></p>
</td>
<td><p>32'h0000019C</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_trace</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_trace_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_trace_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_trace_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_100_ctrl">lp_gbl_sec_clk_gen_test_clk_100_ctrl</a></p>
</td>
<td><p>32'h000001A0</p>
</td>
<td><p>Register to Control the Clock divider setting for: test_clk_100</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_100_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_100_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_100_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_flexa_ctrl">lp_gbl_sec_clk_gen_clk_lp_flexa_ctrl</a></p>
</td>
<td><p>32'h000001A4</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_lp_flexa</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_flexa_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_flexa_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_flexa_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_pix_ctrl">lp_gbl_sec_clk_gen_test_clk_pix_ctrl</a></p>
</td>
<td><p>32'h000001A8</p>
</td>
<td><p>Register to Control the Clock divider setting for: test_clk_pix</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_pix_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_pix_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_pix_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_hifi5_axi_ctrl">lp_gbl_sec_clk_gen_clk_hifi5_axi_ctrl</a></p>
</td>
<td><p>32'h000001AC</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_hifi5_axi</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_hifi5_axi_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_hifi5_axi_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_hifi5_axi_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_rxscan_gmac_ctrl">lp_gbl_sec_clk_gen_clk_lp_rxscan_gmac_ctrl</a></p>
</td>
<td><p>32'h000001B0</p>
</td>
<td><p>Register to Control the Clock divider setting for: clk_lp_rxscan_gmac</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_rxscan_gmac_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_rxscan_gmac_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[5:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_clk_lp_rxscan_gmac_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_lp_bmc_ctrl">lp_gbl_sec_clk_gen_test_clk_lp_bmc_ctrl</a></p>
</td>
<td><p>32'h000001B4</p>
</td>
<td><p>Register to Control the Clock divider setting for: test_clk_lp_bmc</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_lp_bmc_ctrl_clk_en">clk_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Divider Sourcce Clock Enable</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_lp_bmc_ctrl_div_chng_en">div_chng_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Changing this bit from 0- >1 latches the updated divider value in clock divider</p>
</td>
</tr>
<tr><td><p>[4:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_GEN_SEC_test_clk_lp_bmc_ctrl_dctrl">dctrl</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Clock Divider value. 0: div1..4:div5 and so on</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CTRL">lp_gbl_sec_CLK_MON_MAIN_CTRL</a></p>
</td>
<td><p>32'h000001B8</p>
</td>
<td><p>PLL Counter control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CTRL_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the Clock monitor measurement<p></p>
0: Disable<p></p>
1: Enable the monitoring</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CTRL_FAULT_INTR_EN">FAULT_INTR_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable generating the Interrupt from Clock Monitoring logic<p></p>
0: No interrupt generated<p></p>
1: Interrupt generated when the clock is out of bounds</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CTRL_FAULT_RST_EN">FAULT_RST_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable generating the Reset with clock monitoring Fault<p></p>
0: Clock monitoring fault is not generated for Fault monitor<p></p>
block<p></p>
0: Clock monitoring fault is generated for Fault monitor block</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_FASTCLK_ULIMIT">lp_gbl_sec_CLK_MON_MAIN_FASTCLK_ULIMIT</a></p>
</td>
<td><p>32'h000001BC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_FASTCLK_ULIMIT_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Upper limit to detect the overflow when the XTAL clock is faster<p></p>
than expected.<p></p>
f the XTAL clock is faster, this ULIMIT determines on how much<p></p>
higher the counter (Accumulation after the adjustment) can go<p></p>
with in the CLKMON_PERIOD. This should be calculated based on<p></p>
allowable clock range.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_SLOWCLK_LLIMIT">lp_gbl_sec_CLK_MON_MAIN_SLOWCLK_LLIMIT</a></p>
</td>
<td><p>32'h000001C0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_SLOWCLK_LLIMIT_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Lower limit to detect the underflow when the XTAL clock is<p></p>
slower than expected.<p></p>
If the XTAL clock is slower, this LLIMIT determines on how much<p></p>
lower the counter can go with in the CLKMON_PERIOD. This should<p></p>
be calculated based on allowable clock range.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_FASTCLK_ADJUST">lp_gbl_sec_CLK_MON_MAIN_FASTCLK_ADJUST</a></p>
</td>
<td><p>32'h000001C4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_FASTCLK_ADJUST_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>How much the faster clock counter needs to adjust for every<p></p>
measurement period<p></p>
Example:<p></p>
As the oscillator clock is 50Mhz x2 of XTAL expected 25MHz,<p></p>
ideally the Adjust value should be 2x the CLKMON_PERIOD. So for<p></p>
if the clock monitoring period is programmed to be 16, then this<p></p>
value needs to be 32. This value can also be used for any OSC<p></p>
clock offset adjustment.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_SLOWCLK_ADJUST">lp_gbl_sec_CLK_MON_MAIN_SLOWCLK_ADJUST</a></p>
</td>
<td><p>32'h000001C8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_SLOWCLK_ADJUST_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>How much the slower clock counter needs to adjust for every<p></p>
measurement period<p></p>
As the oscillator clock is 50Mhz x2 of XTAL expected 25MHz,<p></p>
ideally the Adjust value should be 2x the CLKMON_PERIOD. So for<p></p>
if the clock monitoring period is programmed to be 16, then this<p></p>
value needs to be 32. This value can also be used for any OSC<p></p>
clock offset adjustment.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CLKMON_PERIOD">lp_gbl_sec_CLK_MON_MAIN_CLKMON_PERIOD</a></p>
</td>
<td><p>32'h000001CC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CLKMON_PERIOD_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Monitoring period in the XTAL clock periods.<p></p>
Ex. Program 0xF to repeat the clock monitoring measuresment for<p></p>
every 16 clock cycles.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_STATUS">lp_gbl_sec_CLK_MON_MAIN_STATUS</a></p>
</td>
<td><p>32'h000001D0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_STATUS_CLK_MON_FAULT_INTR">CLK_MON_FAULT_INTR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Indicates that the Clock Monitor Fault occurred.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CTRL">lp_gbl_sec_CLK_MON_SEC_CTRL</a></p>
</td>
<td><p>32'h000001D4</p>
</td>
<td><p>PLL Counter control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CTRL_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the Clock monitor measurement<p></p>
0: Disable<p></p>
1: Enable the monitoring</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CTRL_FAULT_INTR_EN">FAULT_INTR_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable generating the Interrupt from Clock Monitoring logic<p></p>
0: No interrupt generated<p></p>
1: Interrupt generated when the clock is out of bounds</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CTRL_FAULT_RST_EN">FAULT_RST_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable generating the Reset with clock monitoring Fault<p></p>
0: Clock monitoring fault is not generated for Fault monitor<p></p>
block<p></p>
0: Clock monitoring fault is generated for Fault monitor block</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_FASTCLK_ULIMIT">lp_gbl_sec_CLK_MON_SEC_FASTCLK_ULIMIT</a></p>
</td>
<td><p>32'h000001D8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_FASTCLK_ULIMIT_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Upper limit to detect the overflow when the XTAL clock is faster<p></p>
than expected.<p></p>
f the XTAL clock is faster, this ULIMIT determines on how much<p></p>
higher the counter (Accumulation after the adjustment) can go<p></p>
with in the CLKMON_PERIOD. This should be calculated based on<p></p>
allowable clock range.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_SLOWCLK_LLIMIT">lp_gbl_sec_CLK_MON_SEC_SLOWCLK_LLIMIT</a></p>
</td>
<td><p>32'h000001DC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_SLOWCLK_LLIMIT_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Lower limit to detect the underflow when the XTAL clock is<p></p>
slower than expected.<p></p>
If the XTAL clock is slower, this LLIMIT determines on how much<p></p>
lower the counter can go with in the CLKMON_PERIOD. This should<p></p>
be calculated based on allowable clock range.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_FASTCLK_ADJUST">lp_gbl_sec_CLK_MON_SEC_FASTCLK_ADJUST</a></p>
</td>
<td><p>32'h000001E0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_FASTCLK_ADJUST_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>How much the faster clock counter needs to adjust for every<p></p>
measurement period<p></p>
Example:<p></p>
As the oscillator clock is 50Mhz x2 of XTAL expected 25MHz,<p></p>
ideally the Adjust value should be 2x the CLKMON_PERIOD. So for<p></p>
if the clock monitoring period is programmed to be 16, then this<p></p>
value needs to be 32. This value can also be used for any OSC<p></p>
clock offset adjustment.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_SLOWCLK_ADJUST">lp_gbl_sec_CLK_MON_SEC_SLOWCLK_ADJUST</a></p>
</td>
<td><p>32'h000001E4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_SLOWCLK_ADJUST_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>How much the slower clock counter needs to adjust for every<p></p>
measurement period<p></p>
As the oscillator clock is 50Mhz x2 of XTAL expected 25MHz,<p></p>
ideally the Adjust value should be 2x the CLKMON_PERIOD. So for<p></p>
if the clock monitoring period is programmed to be 16, then this<p></p>
value needs to be 32. This value can also be used for any OSC<p></p>
clock offset adjustment.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CLKMON_PERIOD">lp_gbl_sec_CLK_MON_SEC_CLKMON_PERIOD</a></p>
</td>
<td><p>32'h000001E8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CLKMON_PERIOD_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Monitoring period in the XTAL clock periods.<p></p>
Ex. Program 0xF to repeat the clock monitoring measuresment for<p></p>
every 16 clock cycles.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_STATUS">lp_gbl_sec_CLK_MON_SEC_STATUS</a></p>
</td>
<td><p>32'h000001EC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_STATUS_CLK_MON_FAULT_INTR">CLK_MON_FAULT_INTR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Indicates that the Clock Monitor Fault occurred.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CTRL">lp_gbl_sec_CLK_MON_AUDIO_CTRL</a></p>
</td>
<td><p>32'h000001F0</p>
</td>
<td><p>PLL Counter control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CTRL_EN">EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enables the Clock monitor measurement<p></p>
0: Disable<p></p>
1: Enable the monitoring</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CTRL_FAULT_INTR_EN">FAULT_INTR_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable generating the Interrupt from Clock Monitoring logic<p></p>
0: No interrupt generated<p></p>
1: Interrupt generated when the clock is out of bounds</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CTRL_FAULT_RST_EN">FAULT_RST_EN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable generating the Reset with clock monitoring Fault<p></p>
0: Clock monitoring fault is not generated for Fault monitor<p></p>
block<p></p>
0: Clock monitoring fault is generated for Fault monitor block</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_FASTCLK_ULIMIT">lp_gbl_sec_CLK_MON_AUDIO_FASTCLK_ULIMIT</a></p>
</td>
<td><p>32'h000001F4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_FASTCLK_ULIMIT_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Upper limit to detect the overflow when the XTAL clock is faster<p></p>
than expected.<p></p>
f the XTAL clock is faster, this ULIMIT determines on how much<p></p>
higher the counter (Accumulation after the adjustment) can go<p></p>
with in the CLKMON_PERIOD. This should be calculated based on<p></p>
allowable clock range.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_SLOWCLK_LLIMIT">lp_gbl_sec_CLK_MON_AUDIO_SLOWCLK_LLIMIT</a></p>
</td>
<td><p>32'h000001F8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_SLOWCLK_LLIMIT_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Lower limit to detect the underflow when the XTAL clock is<p></p>
slower than expected.<p></p>
If the XTAL clock is slower, this LLIMIT determines on how much<p></p>
lower the counter can go with in the CLKMON_PERIOD. This should<p></p>
be calculated based on allowable clock range.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_FASTCLK_ADJUST">lp_gbl_sec_CLK_MON_AUDIO_FASTCLK_ADJUST</a></p>
</td>
<td><p>32'h000001FC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_FASTCLK_ADJUST_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>How much the faster clock counter needs to adjust for every<p></p>
measurement period<p></p>
Example:<p></p>
As the oscillator clock is 50Mhz x2 of XTAL expected 25MHz,<p></p>
ideally the Adjust value should be 2x the CLKMON_PERIOD. So for<p></p>
if the clock monitoring period is programmed to be 16, then this<p></p>
value needs to be 32. This value can also be used for any OSC<p></p>
clock offset adjustment.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_SLOWCLK_ADJUST">lp_gbl_sec_CLK_MON_AUDIO_SLOWCLK_ADJUST</a></p>
</td>
<td><p>32'h00000200</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_SLOWCLK_ADJUST_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>How much the slower clock counter needs to adjust for every<p></p>
measurement period<p></p>
As the oscillator clock is 50Mhz x2 of XTAL expected 25MHz,<p></p>
ideally the Adjust value should be 2x the CLKMON_PERIOD. So for<p></p>
if the clock monitoring period is programmed to be 16, then this<p></p>
value needs to be 32. This value can also be used for any OSC<p></p>
clock offset adjustment.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CLKMON_PERIOD">lp_gbl_sec_CLK_MON_AUDIO_CLKMON_PERIOD</a></p>
</td>
<td><p>32'h00000204</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_CLKMON_PERIOD_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Clock Monitoring period in the XTAL clock periods.<p></p>
Ex. Program 0xF to repeat the clock monitoring measuresment for<p></p>
every 16 clock cycles.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(WOC-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_STATUS">lp_gbl_sec_CLK_MON_AUDIO_STATUS</a></p>
</td>
<td><p>32'h00000208</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#LP_CLK_MON_STATUS_CLK_MON_FAULT_INTR">CLK_MON_FAULT_INTR</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Indicates that the Clock Monitor Fault occurred.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_HPCALIB_CTRL">lp_gbl_sec_CLK_CALIB_HPCALIB_CTRL</a></p>
</td>
<td><p>32'h0000020C</p>
</td>
<td><p>Calibration Control Register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_HPCALIB_CTRL_START">START</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Starts the HPRC Calibration when programmed to 1</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_HPCALIB_CNTR">lp_gbl_sec_CLK_CALIB_HPCALIB_CNTR</a></p>
</td>
<td><p>32'h00000210</p>
</td>
<td><p>Calbration Duration Counter</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_HPCALIB_CNTR_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>HP Calibration Duration Counter</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_HPCALIB_RESULT">lp_gbl_sec_CLK_CALIB_HPCALIB_RESULT</a></p>
</td>
<td><p>32'h00000214</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_HPCALIB_RESULT_VALUE">VALUE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>HP Calibration Result Counter</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_LPCALIB_CTRL">lp_gbl_sec_CLK_CALIB_LPCALIB_CTRL</a></p>
</td>
<td><p>32'h00000218</p>
</td>
<td><p>Calibration Control Register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_LPCALIB_CTRL_START">START</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Starts the LPRC Calibration when programmed to 1</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_LPCALIB_CNTR">lp_gbl_sec_CLK_CALIB_LPCALIB_CNTR</a></p>
</td>
<td><p>32'h0000021C</p>
</td>
<td><p>Calbration Duration Counter</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[2:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_LPCALIB_CNTR_VALUE">VALUE</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>LP Calibration Duration Counter</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_LPCALIB_RESULT">lp_gbl_sec_CLK_CALIB_LPCALIB_RESULT</a></p>
</td>
<td><p>32'h00000220</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_LPCALIB_RESULT_VALUE">VALUE</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>LP Calibration Result Counter</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_DLYCALIB_CTRL">lp_gbl_sec_CLK_CALIB_DLYCALIB_CTRL</a></p>
</td>
<td><p>32'h00000224</p>
</td>
<td><p>Calibration Control Register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_DLYCALIB_CTRL_START">START</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Starts the LPRC Calibration when programmed to 1</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_DLYCALIB_CTRL_BYPASS">BYPASS</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Delay Cell Bypass to Pad</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_DLYCALIB_PWM_DS">lp_gbl_sec_CLK_CALIB_DLYCALIB_PWM_DS</a></p>
</td>
<td><p>32'h00000228</p>
</td>
<td><p>Calbration PWM Dutycycle</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[19:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_DLYCALIB_PWM_DS_VALUE">VALUE</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Calbration PWM Dutycycle</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_DLYCALIB_RESULT">lp_gbl_sec_CLK_CALIB_DLYCALIB_RESULT</a></p>
</td>
<td><p>32'h0000022C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_CLK_CALIB_DLYCALIB_RESULT_VALUE">VALUE</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>LP Calibration Result Counter</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_PLL_COUNTER_CTRL">lp_gbl_sec_PLL_COUNTER_CTRL</a></p>
</td>
<td><p>32'h00000230</p>
</td>
<td><p>PLL Counter control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_PLL_COUNTER_CTRL_REF_COUNT_MAX">REF_COUNT_MAX</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>The refClk counter will count for REF_COUNT_MAX number of cycles</p>
</td>
</tr>
<tr><td><p>[16:16]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_PLL_COUNTER_CTRL_START">START</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Starts the counter when programmed to 1</p>
</td>
</tr>
<tr><td><p>[19:17]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_PLL_COUNTER_CTRL_CLK_SEL">CLK_SEL</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Selects the PLL clock source for measurement<p></p>
3’d0 : main_pll_div_clk<p></p>
3’d1 : secondary_pll_div_clk<p></p>
3’d2 : audio_pll_div_clk<p></p>
3’d4 : ulp_pll_div_clk<p></p>
Others: Reserved</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_PLL_COUNTER_STATUS">lp_gbl_sec_PLL_COUNTER_STATUS</a></p>
</td>
<td><p>32'h00000234</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_PLL_COUNTER_STATUS_DONE">DONE</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ref_clk counter has reached REF_COUNT_MAX. Result in PLL_COUNT<p></p>
can be read.</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_PLL_COUNTER_RESULT">lp_gbl_sec_PLL_COUNTER_RESULT</a></p>
</td>
<td><p>32'h00000238</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#MCU_PLL_COUNTER_RESULT_PLL_COUNT">PLL_COUNT</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Measured PLL counter result</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_mux_cg_en">lp_gbl_sec_clk_mux_cg_en</a></p>
</td>
<td><p>32'h0000023C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_mux_cg_en_hfrc_en">hfrc_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Disable hfrcosc clock<p></p>
1: Enable hfrcosc clock</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_mux_cg_en_lp_xtal_en">lp_xtal_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Disable xtal clock<p></p>
1: Enable xtal clock</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_mux_cg_en_hf_aon2lp_en">hf_aon2lp_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Disable hf_aon2lp clock<p></p>
1: Enable hf_aon2lp clock</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_clk_mux_cg_en_lp_pll_div_en">lp_pll_div_en</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0: Disable lp_pll_div clock<p></p>
1: Enable lp_pll_div clock</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PMIC_CTRL">lp_gbl_sec_PMIC_CTRL</a></p>
</td>
<td><p>32'h00000240</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_PMIC_CTRL_if_rstn">if_rstn</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>PMIC_IF_RSTN<p></p>
pinmux signal</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl0">lp_gbl_sec_LP_PLL0_ctrl0</a></p>
</td>
<td><p>32'h00000244</p>
</td>
<td><p>PLL Control Register 0</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl0_PLLEN">PLLEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>PLL Enable:<p></p>
0 - > Entire PLL (except scan mode) is powered down (outputs<p></p>
(except SCANOUT) all held at 1'b0)<p></p>
1 - > Entire PLL is enabled (unless scan mode is turned on<p></p>
SCANMODE=1)<p></p>
Enabling scan mode (SCANMODE=1) has the same effect as setting<p></p>
PLLEN=0</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl0_BYPASS">BYPASS</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 - > Post divided VCO is output on FOUTPOSTDIV<p></p>
1 - > FREF is bypassed to FOUTPOSTDIV and FOUTVCO<p></p>
When PLLEN="1"'b1 and bypass mode is active then PLL input pins<p></p>
must be programmed to correct value</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl0_FOUTVCOEN">FOUTVCOEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable of FOUTVCO clock signal<p></p>
0 - > FOUTVCO clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTVCO clock is enabled</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl0_FOUTPOSTDIVEN">FOUTPOSTDIVEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Post divide power down<p></p>
0 - > FOUTPOSTDIV clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTPOSTDIV clock is enabled</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl0_DACEN">DACEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable fractional noise canceling DAC in FRAC mode (this has<p></p>
no function in integer mode)<p></p>
0 - > Fractional noise canceling DAC is not active (test mode<p></p>
only)<p></p>
1 - > Fractional noise canceling DAC is active (default mode)</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl0_DESKEW">DESKEW</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL deskew mode select<p></p>
1'b0 - > Internal (full-rate VCO) feedback mode to select output<p></p>
of VCO for feedback clock<p></p>
1'b1 - > External feedback mode to select CKFB for feedback clock</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl0_DSMEN">DSMEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable Delta-Sigma Modulator<p></p>
0 - > DSM is powered down (integer mode)<p></p>
1 - > DSM is active (fractional mode)</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl1">lp_gbl_sec_LP_PLL0_ctrl1</a></p>
</td>
<td><p>32'h00000248</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl1_FBDIV">FBDIV</a></p>
</td>
<td><p>0xC8</p>
</td>
<td><p>Feedback Divider<p></p>
PLL Feedback divider value (16-4096 in integer mode, 20 to 4095<p></p>
in fractional mode).</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl2">lp_gbl_sec_LP_PLL0_ctrl2</a></p>
</td>
<td><p>32'h0000024C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl2_POSTDIV">POSTDIV</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Post Divider value (1 to 32)<p></p>
Actual divide value is POSTDIV+1</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl3">lp_gbl_sec_LP_PLL0_ctrl3</a></p>
</td>
<td><p>32'h00000250</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl3_REFDIV">REFDIV</a></p>
</td>
<td><p>0x3</p>
</td>
<td><p>Reference divide value (1 to 63), Divide value is REFDIV<p></p>
When programmed to REFDIV="6"'d0 it will divide by 1</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl4">lp_gbl_sec_LP_PLL0_ctrl4</a></p>
</td>
<td><p>32'h00000254</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl4_FRAC">FRAC</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Fractional portion of feedback divide value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl5">lp_gbl_sec_LP_PLL0_ctrl5</a></p>
</td>
<td><p>32'h00000258</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_ctrl5_UTILITY">UTILITY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[1:0] -- > Programmable lock_int counter:<p></p>
if(UTILITY[1:0]==2'b00) lock_int_count="64;<p"></p>
if(UTILITY[1:0]==2'b01) lock_int_count="16;<p"></p>
if(UTILITY[1:0]==2'b10) lock_int_count="32;<p"></p>
if(UTILITY[1:0]==2'b11) lock_int_count="128;<p"></p>
[3:2] -- > Programmable LOCKF counter:<p></p>
if(UTILITY[3:2]==2'b00) LOCKF_count="lock_int_count+32;<p"></p>
if(UTILITY[3:2]==2'b01) LOCKF_count="lock_int_count+8;<p"></p>
if(UTILITY[3:2]==2'b10) LOCKF_count="lock_int_count+16;<p"></p>
if(UTILITY[3:2]==2'b11) LOCKF_count="lock_int_count+64;<p"></p>
[5:4] -- > Programmable LOCKP counter:<p></p>
if(UTILITY[5:4]==2'b00) LOCKP_count="LOCKF_count+512;<p"></p>
if(UTILITY[5:4]==2'b01) LOCKP_count="LOCKF_count+256;<p"></p>
if(UTILITY[5:4]==2'b10) LOCKP_count="LOCKF_count+1024;<p"></p>
if(UTILITY[5:4]==2'b11) LOCKP_count="LOCKF_count+2048;<p"></p>
[15:6] -- > Unassigned<p></p>
In FRAC mode lock_int_count is equal to programmed value + 128</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_status">lp_gbl_sec_LP_PLL0_status</a></p>
</td>
<td><p>32'h0000025C</p>
</td>
<td><p>PLL status register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_status_LOCKF">LOCKF</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Output. Frequency Lock signal<p></p>
Indicates frequency settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll0_status_LOCKP">LOCKP</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Output. Phase Lock signal<p></p>
Indicates full phase settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl0">lp_gbl_sec_LP_PLL1_ctrl0</a></p>
</td>
<td><p>32'h00000260</p>
</td>
<td><p>PLL Control Register 0</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl0_PLLEN">PLLEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>PLL Enable:<p></p>
0 - > Entire PLL (except scan mode) is powered down (outputs<p></p>
(except SCANOUT) all held at 1'b0)<p></p>
1 - > Entire PLL is enabled (unless scan mode is turned on<p></p>
SCANMODE=1)<p></p>
Enabling scan mode (SCANMODE=1) has the same effect as setting<p></p>
PLLEN=0</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl0_BYPASS">BYPASS</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 - > Post divided VCO is output on FOUTPOSTDIV<p></p>
1 - > FREF is bypassed to FOUTPOSTDIV and FOUTVCO<p></p>
When PLLEN="1"'b1 and bypass mode is active then PLL input pins<p></p>
must be programmed to correct value</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl0_FOUTVCOEN">FOUTVCOEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable of FOUTVCO clock signal<p></p>
0 - > FOUTVCO clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTVCO clock is enabled</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl0_FOUTPOSTDIVEN">FOUTPOSTDIVEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Post divide power down<p></p>
0 - > FOUTPOSTDIV clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTPOSTDIV clock is enabled</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl0_DACEN">DACEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable fractional noise canceling DAC in FRAC mode (this has<p></p>
no function in integer mode)<p></p>
0 - > Fractional noise canceling DAC is not active (test mode<p></p>
only)<p></p>
1 - > Fractional noise canceling DAC is active (default mode)</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl0_DESKEW">DESKEW</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL deskew mode select<p></p>
1'b0 - > Internal (full-rate VCO) feedback mode to select output<p></p>
of VCO for feedback clock<p></p>
1'b1 - > External feedback mode to select CKFB for feedback clock</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl0_DSMEN">DSMEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable Delta-Sigma Modulator<p></p>
0 - > DSM is powered down (integer mode)<p></p>
1 - > DSM is active (fractional mode)</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl1">lp_gbl_sec_LP_PLL1_ctrl1</a></p>
</td>
<td><p>32'h00000264</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl1_FBDIV">FBDIV</a></p>
</td>
<td><p>0xFA</p>
</td>
<td><p>Feedback Divider<p></p>
PLL Feedback divider value (16-4096 in integer mode, 20 to 4095<p></p>
in fractional mode).</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl2">lp_gbl_sec_LP_PLL1_ctrl2</a></p>
</td>
<td><p>32'h00000268</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl2_POSTDIV">POSTDIV</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Post Divider value (1 to 32)<p></p>
Actual divide value is POSTDIV+1</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl3">lp_gbl_sec_LP_PLL1_ctrl3</a></p>
</td>
<td><p>32'h0000026C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl3_REFDIV">REFDIV</a></p>
</td>
<td><p>0x6</p>
</td>
<td><p>Reference divide value (1 to 63), Divide value is REFDIV<p></p>
When programmed to REFDIV="6"'d0 it will divide by 1</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl4">lp_gbl_sec_LP_PLL1_ctrl4</a></p>
</td>
<td><p>32'h00000270</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl4_FRAC">FRAC</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Fractional portion of feedback divide value</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl5">lp_gbl_sec_LP_PLL1_ctrl5</a></p>
</td>
<td><p>32'h00000274</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_ctrl5_UTILITY">UTILITY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[1:0] -- > Programmable lock_int counter:<p></p>
if(UTILITY[1:0]==2'b00) lock_int_count="64;<p"></p>
if(UTILITY[1:0]==2'b01) lock_int_count="16;<p"></p>
if(UTILITY[1:0]==2'b10) lock_int_count="32;<p"></p>
if(UTILITY[1:0]==2'b11) lock_int_count="128;<p"></p>
[3:2] -- > Programmable LOCKF counter:<p></p>
if(UTILITY[3:2]==2'b00) LOCKF_count="lock_int_count+32;<p"></p>
if(UTILITY[3:2]==2'b01) LOCKF_count="lock_int_count+8;<p"></p>
if(UTILITY[3:2]==2'b10) LOCKF_count="lock_int_count+16;<p"></p>
if(UTILITY[3:2]==2'b11) LOCKF_count="lock_int_count+64;<p"></p>
[5:4] -- > Programmable LOCKP counter:<p></p>
if(UTILITY[5:4]==2'b00) LOCKP_count="LOCKF_count+512;<p"></p>
if(UTILITY[5:4]==2'b01) LOCKP_count="LOCKF_count+256;<p"></p>
if(UTILITY[5:4]==2'b10) LOCKP_count="LOCKF_count+1024;<p"></p>
if(UTILITY[5:4]==2'b11) LOCKP_count="LOCKF_count+2048;<p"></p>
[15:6] -- > Unassigned<p></p>
In FRAC mode lock_int_count is equal to programmed value + 128</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_status">lp_gbl_sec_LP_PLL1_status</a></p>
</td>
<td><p>32'h00000278</p>
</td>
<td><p>PLL status register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_status_LOCKF">LOCKF</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Output. Frequency Lock signal<p></p>
Indicates frequency settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll1_status_LOCKP">LOCKP</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Output. Phase Lock signal<p></p>
Indicates full phase settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl0">lp_gbl_sec_LP_PLL2_ctrl0</a></p>
</td>
<td><p>32'h0000027C</p>
</td>
<td><p>PLL Control Register 0</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl0_PLLEN">PLLEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL Enable:<p></p>
0 - > Entire PLL (except scan mode) is powered down (outputs<p></p>
(except SCANOUT) all held at 1'b0)<p></p>
1 - > Entire PLL is enabled (unless scan mode is turned on<p></p>
SCANMODE=1)<p></p>
Enabling scan mode (SCANMODE=1) has the same effect as setting<p></p>
PLLEN=0</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl0_BYPASS">BYPASS</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>0 - > Post divided VCO is output on FOUTPOSTDIV<p></p>
1 - > FREF is bypassed to FOUTPOSTDIV and FOUTVCO<p></p>
When PLLEN="1"'b1 and bypass mode is active then PLL input pins<p></p>
must be programmed to correct value</p>
</td>
</tr>
<tr><td><p>[2:2]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl0_FOUTVCOEN">FOUTVCOEN</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Enable of FOUTVCO clock signal<p></p>
0 - > FOUTVCO clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTVCO clock is enabled</p>
</td>
</tr>
<tr><td><p>[3:3]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl0_FOUTPOSTDIVEN">FOUTPOSTDIVEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Post divide power down<p></p>
0 - > FOUTPOSTDIV clock is powered down (outputs held at 1'b0)<p></p>
1 - > FOUTPOSTDIV clock is enabled</p>
</td>
</tr>
<tr><td><p>[4:4]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl0_DACEN">DACEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Enable fractional noise canceling DAC in FRAC mode (this has<p></p>
no function in integer mode)<p></p>
0 - > Fractional noise canceling DAC is not active (test mode<p></p>
only)<p></p>
1 - > Fractional noise canceling DAC is active (default mode)</p>
</td>
</tr>
<tr><td><p>[5:5]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl0_DESKEW">DESKEW</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>PLL deskew mode select<p></p>
1'b0 - > Internal (full-rate VCO) feedback mode to select output<p></p>
of VCO for feedback clock<p></p>
1'b1 - > External feedback mode to select CKFB for feedback clock</p>
</td>
</tr>
<tr><td><p>[6:6]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl0_DSMEN">DSMEN</a></p>
</td>
<td><p>0x1</p>
</td>
<td><p>Enable Delta-Sigma Modulator<p></p>
0 - > DSM is powered down (integer mode)<p></p>
1 - > DSM is active (fractional mode)</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl1">lp_gbl_sec_LP_PLL2_ctrl1</a></p>
</td>
<td><p>32'h00000280</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[11:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl1_FBDIV">FBDIV</a></p>
</td>
<td><p>0xC4</p>
</td>
<td><p>Feedback Divider<p></p>
PLL Feedback divider value (16-4096 in integer mode, 20 to 4095<p></p>
in fractional mode).</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl2">lp_gbl_sec_LP_PLL2_ctrl2</a></p>
</td>
<td><p>32'h00000284</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[4:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl2_POSTDIV">POSTDIV</a></p>
</td>
<td><p>0x2</p>
</td>
<td><p>Post Divider value (1 to 32)<p></p>
Actual divide value is POSTDIV+1</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl3">lp_gbl_sec_LP_PLL2_ctrl3</a></p>
</td>
<td><p>32'h00000288</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[5:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl3_REFDIV">REFDIV</a></p>
</td>
<td><p>0x4</p>
</td>
<td><p>Reference divide value (1 to 63), Divide value is REFDIV<p></p>
When programmed to REFDIV="6"'d0 it will divide by 1</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl4">lp_gbl_sec_LP_PLL2_ctrl4</a></p>
</td>
<td><p>32'h0000028C</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[23:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl4_FRAC">FRAC</a></p>
</td>
<td><p>0x9BA5C3</p>
</td>
<td><p>Fractional portion of feedback divide value(Hex value E57FB)</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl5">lp_gbl_sec_LP_PLL2_ctrl5</a></p>
</td>
<td><p>32'h00000290</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_ctrl5_UTILITY">UTILITY</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>[1:0] -- > Programmable lock_int counter:<p></p>
if(UTILITY[1:0]==2'b00) lock_int_count="64;<p"></p>
if(UTILITY[1:0]==2'b01) lock_int_count="16;<p"></p>
if(UTILITY[1:0]==2'b10) lock_int_count="32;<p"></p>
if(UTILITY[1:0]==2'b11) lock_int_count="128;<p"></p>
[3:2] -- > Programmable LOCKF counter:<p></p>
if(UTILITY[3:2]==2'b00) LOCKF_count="lock_int_count+32;<p"></p>
if(UTILITY[3:2]==2'b01) LOCKF_count="lock_int_count+8;<p"></p>
if(UTILITY[3:2]==2'b10) LOCKF_count="lock_int_count+16;<p"></p>
if(UTILITY[3:2]==2'b11) LOCKF_count="lock_int_count+64;<p"></p>
[5:4] -- > Programmable LOCKP counter:<p></p>
if(UTILITY[5:4]==2'b00) LOCKP_count="LOCKF_count+512;<p"></p>
if(UTILITY[5:4]==2'b01) LOCKP_count="LOCKF_count+256;<p"></p>
if(UTILITY[5:4]==2'b10) LOCKP_count="LOCKF_count+1024;<p"></p>
if(UTILITY[5:4]==2'b11) LOCKP_count="LOCKF_count+2048;<p"></p>
[15:6] -- > Unassigned<p></p>
In FRAC mode lock_int_count is equal to programmed value + 128</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_status">lp_gbl_sec_LP_PLL2_status</a></p>
</td>
<td><p>32'h00000294</p>
</td>
<td><p>PLL status register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_status_LOCKF">LOCKF</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Output. Frequency Lock signal<p></p>
Indicates frequency settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#frac_pll2_status_LOCKP">LOCKP</a></p>
</td>
<td><p><p></p>
</p>
</td>
<td><p>Output. Phase Lock signal<p></p>
Indicates full phase settling within threshold provided in<p></p>
specification</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#ROMPWR_ctrl">lp_gbl_sec_synaprot_rom_pwr_ctrl_ctrl</a></p>
</td>
<td><p>32'h00000298</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#ROMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#ROMPWR_ctrl">lp_gbl_sec_sysrom_rom_pwr_ctrl_ctrl</a></p>
</td>
<td><p>32'h0000029C</p>
</td>
<td><p>Control register</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#ROMPWR_ctrl_SD">SD</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Shut down mode achieves highest leakage reduction without<p></p>
data retention</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(RW)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_SPARE_REG">lp_gbl_sec_SPARE_REG</a></p>
</td>
<td><p>32'h000002A0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[7:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_SPARE_REG_Reg">Reg</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>Spare registers reserved for future use</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(R-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_repair_shift_done">lp_gbl_sec_repair_shift_done</a></p>
</td>
<td><p>32'h000002A4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_repair_shift_done_ulp">ulp</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ULP repair shift done status</p>
</td>
</tr>
<tr><td><p>[1:1]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_repair_shift_done_bmc">bmc</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>BMC repair shift done status</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P-)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_vdec_dwarp">lp_gbl_sec_vdec_dwarp</a></p>
</td>
<td><p>32'h000002A8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[31:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_vdec_dwarp_vDec_feature_disable">vDec_feature_disable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>static fuse bits to disable certain features<p></p>
set bit-7 = 1 to disable jpeg<p></p>
set bit-8 = 1 to disable h.264</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p0_awqos">lp_gbl_sec_ummc_p0_awqos</a></p>
</td>
<td><p>32'h000002AC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p0_awqos_awid">awid</a></p>
</td>
<td><p>0xFFFF</p>
</td>
<td><p>AWID to match with Txn AWID</p>
</td>
</tr>
<tr><td><p>[19:16]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p0_awqos_awqos">awqos</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AWQOS to override if ID matches</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p0_arqos">lp_gbl_sec_ummc_p0_arqos</a></p>
</td>
<td><p>32'h000002B0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p0_arqos_arid">arid</a></p>
</td>
<td><p>0xFFFF</p>
</td>
<td><p>ARID to match with Txn ARID</p>
</td>
</tr>
<tr><td><p>[19:16]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p0_arqos_arqos">arqos</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ARQOS to override if ID matches</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p1_awqos">lp_gbl_sec_ummc_p1_awqos</a></p>
</td>
<td><p>32'h000002B4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p1_awqos_awid">awid</a></p>
</td>
<td><p>0xFFFF</p>
</td>
<td><p>AWID to match with Txn AWID</p>
</td>
</tr>
<tr><td><p>[19:16]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p1_awqos_awqos">awqos</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AWQOS to override if ID matches</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p1_arqos">lp_gbl_sec_ummc_p1_arqos</a></p>
</td>
<td><p>32'h000002B8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p1_arqos_arid">arid</a></p>
</td>
<td><p>0xFFFF</p>
</td>
<td><p>ARID to match with Txn ARID</p>
</td>
</tr>
<tr><td><p>[19:16]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p1_arqos_arqos">arqos</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ARQOS to override if ID matches</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p2_awqos">lp_gbl_sec_ummc_p2_awqos</a></p>
</td>
<td><p>32'h000002BC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p2_awqos_awid">awid</a></p>
</td>
<td><p>0xFFFF</p>
</td>
<td><p>AWID to match with Txn AWID</p>
</td>
</tr>
<tr><td><p>[19:16]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p2_awqos_awqos">awqos</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AWQOS to override if ID matches</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p2_arqos">lp_gbl_sec_ummc_p2_arqos</a></p>
</td>
<td><p>32'h000002C0</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p2_arqos_arid">arid</a></p>
</td>
<td><p>0xFFFF</p>
</td>
<td><p>ARID to match with Txn ARID</p>
</td>
</tr>
<tr><td><p>[19:16]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p2_arqos_arqos">arqos</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ARQOS to override if ID matches</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p3_awqos">lp_gbl_sec_ummc_p3_awqos</a></p>
</td>
<td><p>32'h000002C4</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p3_awqos_awid">awid</a></p>
</td>
<td><p>0xFFFF</p>
</td>
<td><p>AWID to match with Txn AWID</p>
</td>
</tr>
<tr><td><p>[19:16]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p3_awqos_awqos">awqos</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>AWQOS to override if ID matches</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p3_arqos">lp_gbl_sec_ummc_p3_arqos</a></p>
</td>
<td><p>32'h000002C8</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[15:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p3_arqos_arid">arid</a></p>
</td>
<td><p>0xFFFF</p>
</td>
<td><p>ARID to match with Txn ARID</p>
</td>
</tr>
<tr><td><p>[19:16]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_ummc_p3_arqos_arqos">arqos</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>ARQOS to override if ID matches</p>
</td>
</tr>
</table><p><p></p>
</p>
<table width="100%"><tr><td><p>Access</p>
</td>
<td><p>Register</p>
</td>
<td><p>Address</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>(P)</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_sysreset_req">lp_gbl_sec_sysreset_req</a></p>
</td>
<td><p>32'h000002CC</p>
</td>
<td><p><p></p>
</p>
</td>
</tr>
<tr><td><p>Range</p>
</td>
<td><p>Field</p>
</td>
<td><p>Reset</p>
</td>
<td><p>Description</p>
</td>
</tr>
<tr><td><p>[0:0]</p>
</td>
<td><p><a HREF="lp_gbl.htm#lp_gbl_sec_sysreset_req_enable">enable</a></p>
</td>
<td><p>0x0</p>
</td>
<td><p>When set to 1, sysresetreq output from CM85 will be used to<p></p>
assert rstn_por and rstn_sys inputs of CM85</p>
</td>
</tr>
</table><p><p></p>
</p>
</body></html>