//------------------------------------------------------------------------------
// Copyright (c) 2012 by Silicon Laboratories. 
// All rights reserved. This program and the accompanying materials
// are made available under the terms of the Silicon Laboratories End User 
// License Agreement which accompanies this distribution, and is available at
// http://developer.silabs.com/legal/version/v10/License_Agreement_v10.htm
// Original content and implementation provided by Silicon Laboratories.
//------------------------------------------------------------------------------
//
// This file applies to the SIM3L1XX_DMAXBAR_A module
//
// Version: 1

#ifndef __SI32_DMAXBAR_A_Support_Guard__
#define __SI32_DMAXBAR_A_Support_Guard__

#include <stdint.h>

#ifdef __cplusplus
extern "C" {
#endif

//-----------------------------------------------------------------------------
// Define the number of DMA channels.

#define SI32_DMACTRL_NUM_CHANNELS   10

//-----------------------------------------------------------------------------
// Define the DMA Crossbar Channel Select Enum Type

typedef enum SI32_DMAXBAR_CHNSEL_Enum
{
    SI32_DMAXBAR_CHAN0_DTM0_A         = 0x00,
    SI32_DMAXBAR_CHAN0_SPI0_TX        = 0x01,
    SI32_DMAXBAR_CHAN0_AES0_TX        = 0x02,
    SI32_DMAXBAR_CHAN0_USART0_RX      = 0x03,
    SI32_DMAXBAR_CHAN0_I2C0_RX        = 0x04,
    SI32_DMAXBAR_CHAN0_I2C0_TX        = 0x05,
    SI32_DMAXBAR_CHAN0_EPCA0_CAPTURE  = 0x06,
    SI32_DMAXBAR_CHAN0_TIMER0L        = 0x07,
    SI32_DMAXBAR_CHAN0_TIMER0H        = 0x08,
    SI32_DMAXBAR_CHAN0_DMA0T0_RISE    = 0x09,
    SI32_DMAXBAR_CHAN0_DMA0T0_FALL    = 0x0A,
    SI32_DMAXBAR_CHAN0_NONE           = 0x0F,

    SI32_DMAXBAR_CHAN1_DTM0_B         = 0x10,
    SI32_DMAXBAR_CHAN1_SPI0_RX        = 0x11,
    SI32_DMAXBAR_CHAN1_AES0_RX        = 0x12,
    SI32_DMAXBAR_CHAN1_USART0_TX      = 0x13,
    SI32_DMAXBAR_CHAN1_SARADC0        = 0x14,
    SI32_DMAXBAR_CHAN1_EPCA0_CAPTURE  = 0x15,
    SI32_DMAXBAR_CHAN1_EPCA0_CONTROL  = 0x16,
    SI32_DMAXBAR_CHAN1_TIMER1L        = 0x17,
    SI32_DMAXBAR_CHAN1_TIMER1H        = 0x18,
    SI32_DMAXBAR_CHAN1_DMA0T1_RISE    = 0x19,
    SI32_DMAXBAR_CHAN1_DMA0T1_FALL    = 0x1A,
    SI32_DMAXBAR_CHAN1_NONE           = 0x1F,

    SI32_DMAXBAR_CHAN2_DTM0_C         = 0x20,
    SI32_DMAXBAR_CHAN2_DTM2_A         = 0x21,
    SI32_DMAXBAR_CHAN2_ENCDEC0_TX     = 0x22,
    SI32_DMAXBAR_CHAN2_AES0_XOR       = 0x23,
    SI32_DMAXBAR_CHAN2_SPI1_TX        = 0x24,
    SI32_DMAXBAR_CHAN2_USART0_RX      = 0x25,
    SI32_DMAXBAR_CHAN2_I2C0_RX        = 0x26,
    SI32_DMAXBAR_CHAN2_IDAC0          = 0x27,
    SI32_DMAXBAR_CHAN2_TIMER0L        = 0x28,
    SI32_DMAXBAR_CHAN2_TIMER0H        = 0x29,
    SI32_DMAXBAR_CHAN2_DMA0T0_RISE    = 0x2A,
    SI32_DMAXBAR_CHAN2_DMA0T0_FALL    = 0x2B,
    SI32_DMAXBAR_CHAN2_NONE           = 0x2F,

    SI32_DMAXBAR_CHAN3_DTM0_D         = 0x30,
    SI32_DMAXBAR_CHAN3_DTM2_B         = 0x31,
    SI32_DMAXBAR_CHAN3_ENCDEC0_RX     = 0x32,
    SI32_DMAXBAR_CHAN3_SPI1_RX        = 0x33,
    SI32_DMAXBAR_CHAN3_USART0_TX      = 0x34,
    SI32_DMAXBAR_CHAN3_I2C0_RX        = 0x35,
    SI32_DMAXBAR_CHAN3_I2C0_TX        = 0x36,
    SI32_DMAXBAR_CHAN3_TIMER1L        = 0x37,
    SI32_DMAXBAR_CHAN3_TIMER1H        = 0x38,
    SI32_DMAXBAR_CHAN3_DMA0T1_RISE    = 0x39,
    SI32_DMAXBAR_CHAN3_DMA0T1_FALL    = 0x3A,
    SI32_DMAXBAR_CHAN3_NONE           = 0x3F,

    SI32_DMAXBAR_CHAN4_DTM1_A         = 0x40,
    SI32_DMAXBAR_CHAN4_DTM2_C         = 0x41,
    SI32_DMAXBAR_CHAN4_SPI0_TX        = 0x42,
    SI32_DMAXBAR_CHAN4_AES0_TX        = 0x43,
    SI32_DMAXBAR_CHAN4_SARADC0        = 0x44,
    SI32_DMAXBAR_CHAN4_EPCA0_CAPTURE  = 0x45,
    SI32_DMAXBAR_CHAN4_EPCA0_CONTROL  = 0x46,
    SI32_DMAXBAR_CHAN4_TIMER0L        = 0x47,
    SI32_DMAXBAR_CHAN4_TIMER0H        = 0x48,
    SI32_DMAXBAR_CHAN4_DMA0T0_RISE    = 0x49,
    SI32_DMAXBAR_CHAN4_DMA0T0_FALL    = 0x4A,
    SI32_DMAXBAR_CHAN4_NONE           = 0x4F,

    SI32_DMAXBAR_CHAN5_DTM1_B         = 0x50,
    SI32_DMAXBAR_CHAN5_DTM2_D         = 0x51,
    SI32_DMAXBAR_CHAN5_SPI0_RX        = 0x52,
    SI32_DMAXBAR_CHAN5_AES0_RX        = 0x53,
    SI32_DMAXBAR_CHAN5_USART0_RX      = 0x54,
    SI32_DMAXBAR_CHAN5_I2C0_RX        = 0x55,
    SI32_DMAXBAR_CHAN5_IDAC0          = 0x56,
    SI32_DMAXBAR_CHAN5_EPCA0_CONTROL  = 0x57,
    SI32_DMAXBAR_CHAN5_TIMER1L        = 0x58,
    SI32_DMAXBAR_CHAN5_TIMER1H        = 0x59,
    SI32_DMAXBAR_CHAN5_DMA0T1_RISE    = 0x5A,
    SI32_DMAXBAR_CHAN5_DMA0T1_FALL    = 0x5B,
    SI32_DMAXBAR_CHAN5_NONE           = 0x5F,

    SI32_DMAXBAR_CHAN6_DTM1_C         = 0x60,
    SI32_DMAXBAR_CHAN6_DTM2_A         = 0x61,
    SI32_DMAXBAR_CHAN6_ENCDEC0_TX     = 0x62,
    SI32_DMAXBAR_CHAN6_AES0_XOR       = 0x63,
    SI32_DMAXBAR_CHAN6_USART0_TX      = 0x64,
    SI32_DMAXBAR_CHAN6_I2C0_RX        = 0x65,
    SI32_DMAXBAR_CHAN6_I2C0_TX        = 0x66,
    SI32_DMAXBAR_CHAN6_SARADC0        = 0x67,
    SI32_DMAXBAR_CHAN6_TIMER0L        = 0x68,
    SI32_DMAXBAR_CHAN6_TIMER0H        = 0x69,
    SI32_DMAXBAR_CHAN6_DMA0T0_RISE    = 0x6A,
    SI32_DMAXBAR_CHAN6_DMA0T0_FALL    = 0x6B,
    SI32_DMAXBAR_CHAN6_NONE           = 0x6F,

    SI32_DMAXBAR_CHAN7_DTM1_D         = 0x70,
    SI32_DMAXBAR_CHAN7_DTM2_B         = 0x71,
    SI32_DMAXBAR_CHAN7_ENCDEC0_RX     = 0x72,
    SI32_DMAXBAR_CHAN7_SPI1_TX        = 0x73,
    SI32_DMAXBAR_CHAN7_USART0_RX      = 0x74,
    SI32_DMAXBAR_CHAN7_IDAC0          = 0x75,
    SI32_DMAXBAR_CHAN7_TIMER1L        = 0x76,
    SI32_DMAXBAR_CHAN7_TIMER1H        = 0x77,
    SI32_DMAXBAR_CHAN7_DMA0T1_RISE    = 0x78,
    SI32_DMAXBAR_CHAN7_DMA0T1_FALL    = 0x79,
    SI32_DMAXBAR_CHAN7_NONE           = 0x7F,

    SI32_DMAXBAR_CHAN8_DTM2_C         = 0x80,
    SI32_DMAXBAR_CHAN8_SPI0_TX        = 0x81,
    SI32_DMAXBAR_CHAN8_SPI1_RX        = 0x82,
    SI32_DMAXBAR_CHAN8_USART0_TX      = 0x83,
    SI32_DMAXBAR_CHAN8_I2C0_RX        = 0x84,
    SI32_DMAXBAR_CHAN8_SARADC0        = 0x85,
    SI32_DMAXBAR_CHAN8_EPCA0_CAPTURE  = 0x86,
    SI32_DMAXBAR_CHAN8_TIMER0L        = 0x87,
    SI32_DMAXBAR_CHAN8_TIMER0H        = 0x88,
    SI32_DMAXBAR_CHAN8_DMA0T0_RISE    = 0x89,
    SI32_DMAXBAR_CHAN8_DMA0T0_FALL    = 0x8A,
    SI32_DMAXBAR_CHAN8_NONE           = 0x8F,

    SI32_DMAXBAR_CHAN9_DTM2_D         = 0x90,
    SI32_DMAXBAR_CHAN9_SPI0_RX        = 0x91,
    SI32_DMAXBAR_CHAN9_I2C0_RX        = 0x92,
    SI32_DMAXBAR_CHAN9_I2C0_TX        = 0x93,
    SI32_DMAXBAR_CHAN9_IDAC0          = 0x94,
    SI32_DMAXBAR_CHAN9_EPCA0_CAPTURE  = 0x95,
    SI32_DMAXBAR_CHAN9_EPCA0_CONTROL  = 0x96,
    SI32_DMAXBAR_CHAN9_TIMER1L        = 0x97,
    SI32_DMAXBAR_CHAN9_TIMER1H        = 0x98,
    SI32_DMAXBAR_CHAN9_DMA0T1_RISE    = 0x99,
    SI32_DMAXBAR_CHAN9_DMA0T1_FALL    = 0x9A,
    SI32_DMAXBAR_CHAN9_NONE           = 0x9F
}
SI32_DMAXBAR_CHNSEL_Enum_Type;

// Extracts DMA channel number from SI32_DMAXBAR_CHNSEL_Enum_Type
#define SI32_DMAXBAR_CHANNEL_OF(chsel)  (((chsel) & 0xF0) >> 4)

//-----------------------------------------------------------------------------
// Define the DMA Endpoints

#define  SI32_ADC_0_RX_ENDPOINT     &SI32_ADC_0->DATA.U32
#define  SI32_AES_0_TX_ENDPOINT     &SI32_AES_0->DATAFIFO.U32
#define  SI32_AES_0_RX_ENDPOINT     &SI32_AES_0->DATAFIFO.U32
#define  SI32_AES_0_XOR_ENDPOINT    &SI32_AES_0->XORFIFO.U32
#define  SI32_ENCDEC_0_RX_ENDPOINT  &SI32_ENCDEC_0->DATAOUT.U32
#define  SI32_ENCDEC_0_TX_ENDPOINT  &SI32_ENCDEC_0->DATAIN.U32
#define  SI32_EPCA_0_CH0_RX_ENDPOINT    &SI32_EPCA_0_CH0->CCAPV.U32
#define  SI32_EPCA_0_CH1_RX_ENDPOINT    &SI32_EPCA_0_CH1->CCAPV.U32
#define  SI32_EPCA_0_CH2_RX_ENDPOINT    &SI32_EPCA_0_CH2->CCAPV.U32
#define  SI32_EPCA_0_CH3_RX_ENDPOINT    &SI32_EPCA_0_CH3->CCAPV.U32
#define  SI32_EPCA_0_CH4_RX_ENDPOINT    &SI32_EPCA_0_CH4->CCAPV.U32
#define  SI32_EPCA_0_CH5_RX_ENDPOINT    &SI32_EPCA_0_CH5->CCAPV.U32
#define  SI32_EPCA_0_TX_ENDPOINT        &SI32_EPCA_0->DTARGET.U32
#define  SI32_EPCA_0_CH0_TX_ENDPOINT    &SI32_EPCA_0_CH0->CCAPVUPD.U32
#define  SI32_EPCA_0_CH1_TX_ENDPOINT    &SI32_EPCA_0_CH1->CCAPVUPD.U32
#define  SI32_EPCA_0_CH2_TX_ENDPOINT    &SI32_EPCA_0_CH2->CCAPVUPD.U32
#define  SI32_EPCA_0_CH3_TX_ENDPOINT    &SI32_EPCA_0_CH3->CCAPVUPD.U32
#define  SI32_EPCA_0_CH4_TX_ENDPOINT    &SI32_EPCA_0_CH4->CCAPVUPD.U32
#define  SI32_EPCA_0_CH5_TX_ENDPOINT    &SI32_EPCA_0_CH5->CCAPVUPD.U32
#define  SI32_I2C_0_RX_ENDPOINT     &SI32_I2C_0->DATA.U32
#define  SI32_I2C_0_TX_ENDPOINT     &SI32_I2C_0->DATA.U32
#define  SI32_IDAC_0_TX_ENDPOINT    &SI32_IDAC_0->DATA.U32
#define  SI32_SPI_0_RX_ENDPOINT     &SI32_SPI_0->DATA.U32
#define  SI32_SPI_0_TX_ENDPOINT     &SI32_SPI_0->DATA.U32
#define  SI32_SPI_1_RX_ENDPOINT     &SI32_SPI_1->DATA.U32
#define  SI32_SPI_1_TX_ENDPOINT     &SI32_SPI_1->DATA.U32
#define  SI32_USART_0_RX_ENDPOINT   &SI32_USART_0->DATA.U32
#define  SI32_USART_0_TX_ENDPOINT   &SI32_USART_0->DATA.U32

#ifdef __cplusplus
}
#endif

#endif // __SI32_DMAXBAR_A_Support_Guard__

//-eof--------------------------------------------------------------------------
