<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_A_M_4e10f310_D143e0p0</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_A_M_4e10f310_D143e0p0'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_A_M_4e10f310_D143e0p0')">rsnoc_z_H_R_U_A_M_4e10f310_D143e0p0</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.94</td>
<td class="s7 cl rt"><a href="mod398.html#Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod398.html#Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod398.html#Toggle" >  0.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod398.html#Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod398.html#inst_tag_141012"  onclick="showContent('inst_tag_141012')">config_ss_tb.DUT.flexnoc.Switch23_main.Mux_sram_axi_s0_T.Am</a></td>
<td class="s4 cl rt"> 46.94</td>
<td class="s7 cl rt"><a href="mod398.html#inst_tag_141012_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod398.html#inst_tag_141012_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod398.html#inst_tag_141012_Toggle" >  0.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod398.html#inst_tag_141012_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod398.html#inst_tag_141013"  onclick="showContent('inst_tag_141013')">config_ss_tb.DUT.flexnoc.Switch20_main.Mux_sram_axi_s3_T.Am</a></td>
<td class="s4 cl rt"> 46.94</td>
<td class="s7 cl rt"><a href="mod398.html#inst_tag_141013_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod398.html#inst_tag_141013_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod398.html#inst_tag_141013_Toggle" >  0.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod398.html#inst_tag_141013_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod398.html#inst_tag_141014"  onclick="showContent('inst_tag_141014')">config_ss_tb.DUT.flexnoc.Switch14_main.Mux_sram_axi_s2_T.Am</a></td>
<td class="s4 cl rt"> 46.94</td>
<td class="s7 cl rt"><a href="mod398.html#inst_tag_141014_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod398.html#inst_tag_141014_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod398.html#inst_tag_141014_Toggle" >  0.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod398.html#inst_tag_141014_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod398.html#inst_tag_141015"  onclick="showContent('inst_tag_141015')">config_ss_tb.DUT.flexnoc.Switch13_main.Mux_sram_axi_s1_T.Am</a></td>
<td class="s4 cl rt"> 46.94</td>
<td class="s7 cl rt"><a href="mod398.html#inst_tag_141015_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod398.html#inst_tag_141015_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod398.html#inst_tag_141015_Toggle" >  0.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod398.html#inst_tag_141015_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_141012'>
<hr>
<a name="inst_tag_141012"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_141012" >config_ss_tb.DUT.flexnoc.Switch23_main.Mux_sram_axi_s0_T.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.94</td>
<td class="s7 cl rt"><a href="mod398.html#inst_tag_141012_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod398.html#inst_tag_141012_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod398.html#inst_tag_141012_Toggle" >  0.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod398.html#inst_tag_141012_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.65</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.80</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod219.html#inst_tag_44101" >Mux_sram_axi_s0_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357018" id="tag_urg_inst_357018">un9c3a7914</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357019" id="tag_urg_inst_357019">un9c3a7914_0</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357020" id="tag_urg_inst_357020">un9c3a7914_1</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357021" id="tag_urg_inst_357021">un9c3a7914_2</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298292" id="tag_urg_inst_298292">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_750" id="tag_urg_inst_750">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_141013'>
<hr>
<a name="inst_tag_141013"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_141013" >config_ss_tb.DUT.flexnoc.Switch20_main.Mux_sram_axi_s3_T.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.94</td>
<td class="s7 cl rt"><a href="mod398.html#inst_tag_141013_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod398.html#inst_tag_141013_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod398.html#inst_tag_141013_Toggle" >  0.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod398.html#inst_tag_141013_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.65</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.80</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod219.html#inst_tag_44102" >Mux_sram_axi_s3_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357028" id="tag_urg_inst_357028">un9c3a7914</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357029" id="tag_urg_inst_357029">un9c3a7914_0</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357030" id="tag_urg_inst_357030">un9c3a7914_1</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357031" id="tag_urg_inst_357031">un9c3a7914_2</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298316" id="tag_urg_inst_298316">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_813" id="tag_urg_inst_813">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_141014'>
<hr>
<a name="inst_tag_141014"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_141014" >config_ss_tb.DUT.flexnoc.Switch14_main.Mux_sram_axi_s2_T.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.94</td>
<td class="s7 cl rt"><a href="mod398.html#inst_tag_141014_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod398.html#inst_tag_141014_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod398.html#inst_tag_141014_Toggle" >  0.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod398.html#inst_tag_141014_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.65</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.80</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod219.html#inst_tag_44103" >Mux_sram_axi_s2_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357034" id="tag_urg_inst_357034">un9c3a7914</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357035" id="tag_urg_inst_357035">un9c3a7914_0</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357036" id="tag_urg_inst_357036">un9c3a7914_1</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357037" id="tag_urg_inst_357037">un9c3a7914_2</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298317" id="tag_urg_inst_298317">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_1.html#inst_tag_832" id="tag_urg_inst_832">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_141015'>
<hr>
<a name="inst_tag_141015"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_141015" >config_ss_tb.DUT.flexnoc.Switch13_main.Mux_sram_axi_s1_T.Am</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.94</td>
<td class="s7 cl rt"><a href="mod398.html#inst_tag_141015_Line" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod398.html#inst_tag_141015_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod398.html#inst_tag_141015_Toggle" >  0.25</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod398.html#inst_tag_141015_Branch" > 62.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.65</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.80</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod219.html#inst_tag_44104" >Mux_sram_axi_s1_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357038" id="tag_urg_inst_357038">un9c3a7914</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357039" id="tag_urg_inst_357039">un9c3a7914_0</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357040" id="tag_urg_inst_357040">un9c3a7914_1</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1145.html#inst_tag_357041" id="tag_urg_inst_357041">un9c3a7914_2</a></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298322" id="tag_urg_inst_298322">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_2.html#inst_tag_847" id="tag_urg_inst_847">ursrrrg</a></td>
<td class="s7 cl rt"> 77.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_A_M_4e10f310_D143e0p0'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod398.html" >rsnoc_z_H_R_U_A_M_4e10f310_D143e0p0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>28483</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>28516</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
28482                   	assign CxtPkt_Len1 = u_4e00 [31:26];
28483      1/1          	assign CxtPkt_OpcT = u_4e00 [22:19];
28484      1/1          	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
28485      1/1          	assign u_b46 = Cxt_0;
28486      <font color = "red">0/1     ==>  	assign CxtRsp1_Head = u_b46 [10];</font>
                        MISSING_ELSE
28487                   	assign Rsp1_Head = CxtRsp1_Head;
28488                   	assign Rsp_Head = Rsp1_Head;
28489                   	assign RxPkt_Head = Rsp_Head;
28490                   	assign Rsp0_Last = GenLcl_Rsp_Last;
28491                   	assign Rsp1_Last = Rsp0_Last;
28492                   	assign Rsp_Last = Rsp1_Last;
28493                   	assign RxPkt_Last = Rsp_Last;
28494                   	assign CxtRsp1_OpcT = u_b46 [22:19];
28495                   	assign Rsp_OpcT = CxtRsp1_OpcT;
28496                   	assign RxPkt_Opc = Rsp_OpcT;
28497                   	assign CxtRsp1_Addr4Be = u_b46 [9:8];
28498                   	assign CxtRsp1_Len1 = u_b46 [31:26];
28499                   	assign Rsp_Be =
28500                   		RspBe
28501                   		&amp;	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
28502                   	assign Rsp0_Data = GenLcl_Rsp_Data;
28503                   	assign Rsp1_Data = Rsp0_Data;
28504                   	assign Rsp_Data = Rsp1_Data;
28505                   	assign Rsp_DataLast = Rsp_Last;
28506                   	assign Rsp0_Status = GenLcl_Rsp_Status;
28507                   	assign Rsp1_Status = Rsp0_Status;
28508                   	assign Rsp2_Status = Rsp1_Status;
28509                   	assign Rsp_DataErr = Rsp2_Status == 2'b01;
28510                   	assign RxPkt_Pld = Rsp_Pld;
28511                   	assign RxPkt_Status = Rsp_Status;
28512                   	assign Rsp_Vld = Rsp1_Vld;
28513                   	assign RxPkt_Vld = Rsp_Vld;
28514                   	assign uu_4e00_caseSel = { TxPktCxtId } ;
28515                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28516      1/1          		if ( ! Sys_Clk_RstN )
28517      1/1          			u_3d2e &lt;= #1.0 ( 6'b0 );
28518      1/1          		else if ( u_5717 )
28519      <font color = "red">0/1     ==>  			u_3d2e &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod398.html" >rsnoc_z_H_R_U_A_M_4e10f310_D143e0p0</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28373
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod398.html" >rsnoc_z_H_R_U_A_M_4e10f310_D143e0p0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">79</td>
<td class="rt">2</td>
<td class="rt">2.53  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2756</td>
<td class="rt">7</td>
<td class="rt">0.25  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1378</td>
<td class="rt">4</td>
<td class="rt">0.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1378</td>
<td class="rt">3</td>
<td class="rt">0.22  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1524</td>
<td class="rt">7</td>
<td class="rt">0.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">4</td>
<td class="rt">0.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">3</td>
<td class="rt">0.39  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">39</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1232</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">616</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">616</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod398.html" >rsnoc_z_H_R_U_A_M_4e10f310_D143e0p0</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28373</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">28483</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">28516</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28373      	,	.Rx_Vld( TxPkt_Vld )
           	 	                    
28374      	,	.Sys_Clk( Sys_Clk )
           	 	                   
28375      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
28376      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
28377      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
28378      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
28379      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
28380      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
28381      	,	.Sys_Pwr_Idle( Pwr_RspPipe_Idle )
           	 	                                 
28382      	,	.Sys_Pwr_WakeUp( Pwr_RspPipe_WakeUp )
           	 	                                     
28383      	,	.Tx_Data( TxErr_Data )
           	 	                      
28384      	,	.Tx_Head( TxErr_Head )
           	 	                      
28385      	,	.Tx_Rdy( TxErr_Rdy )
           	 	                    
28386      	,	.Tx_Tail( TxErr_Tail )
           	 	                      
28387      	,	.Tx_Vld( TxErr_Vld )
           	 	                    
28388      	,	.WakeUp_Rx( )
           	 	             
28389      	);
           	  
28390      	assign Empty = CxtUsed == 1'b0 & Pwr_RspPipe_Idle & Pwr_Trn_Idle & Pwr_FwdPostAlloc_Idle;
           	                                                                                         
28391      	assign RxInt_Data = Rx_Data;
           	                            
28392      	assign u_2c5e = RxInt_Data [107:38];
           	                                    
28393      	assign RxInData = RxInt_Data [37:0];
           	                                    
28394      	assign RxIn_Data =
           	                  
28395      		{			{	u_2c5e [69]
           		 			 	           
28396      			,	u_2c5e [68:55]
           			 	              
28397      			,	u_2c5e [54:51]
           			 	              
28398      			,	u_2c5e [50:49]
           			 	              
28399      			,	u_2c5e [48:42]
           			 	              
28400      			,	u_2c5e [41:11]
           			 	              
28401      			,	u_2c5e [10:3]
           			 	             
28402      			,	u_2c5e [2:0]
           			 	            
28403      			}
           			 
28404      		,
           		 
28405      		RxInData
           		        
28406      		};
           		  
28407      	assign RxInt_Head = Rx_Head;
           	                            
28408      	assign RxIn_Head = RxInt_Head;
           	                              
28409      	assign RxInt_Tail = Rx_Tail;
           	                            
28410      	assign RxIn_Tail = RxInt_Tail;
           	                              
28411      	assign RxInt_Vld = Rx_Vld;
           	                          
28412      	assign RxIn_Vld = RxInt_Vld;
           	                            
28413      	assign TxLcl_Rdy = Tx_Rdy;
           	                          
28414      	assign TxIn_Rdy = TxLcl_Rdy;
           	                            
28415      	rsnoc_z_H_R_G_T2_F_U_0abfadf8 If(
           	                                 
28416      		.AddrMask( IdInfo_0_AddrMask )
           		                              
28417      	,	.CxtRd_AddLd0( ErrCxtRd_AddLd0 )
           	 	                                
28418      	,	.CxtRd_Addr4Be( ErrCxtRd_Addr4Be )
           	 	                                  
28419      	,	.CxtRd_Echo( ErrCxtRd_Echo )
           	 	                            
28420      	,	.CxtRd_Head( ErrCxtRd_Head )
           	 	                            
28421      	,	.CxtRd_Len1( ErrCxtRd_Len1 )
           	 	                            
28422      	,	.CxtRd_OpcT( ErrCxtRd_OpcT )
           	 	                            
28423      	,	.CxtRd_RouteIdZ( ErrCxtRd_RouteIdZ )
           	 	                                    
28424      	,	.CxtWr_AddLd0( ErrCxtWr_AddLd0 )
           	 	                                
28425      	,	.CxtWr_Addr4Be( ErrCxtWr_Addr4Be )
           	 	                                  
28426      	,	.CxtWr_Echo( ErrCxtWr_Echo )
           	 	                            
28427      	,	.CxtWr_Head( ErrCxtWr_Head )
           	 	                            
28428      	,	.CxtWr_Len1( ErrCxtWr_Len1 )
           	 	                            
28429      	,	.CxtWr_OpcT( ErrCxtWr_OpcT )
           	 	                            
28430      	,	.CxtWr_RouteIdZ( ErrCxtWr_RouteIdZ )
           	 	                                    
28431      	,	.Debug( IdInfo_0_Debug )
           	 	                        
28432      	,	.Empty( Empty )
           	 	               
28433      	,	.PathFound( Translation_0_PathFound )
           	 	                                     
28434      	,	.ReqRx_Data( RxIn_Data )
           	 	                        
28435      	,	.ReqRx_Head( RxIn_Head )
           	 	                        
28436      	,	.ReqRx_Rdy( RxIn_Rdy )
           	 	                      
28437      	,	.ReqRx_Tail( RxIn_Tail )
           	 	                        
28438      	,	.ReqRx_Vld( RxIn_Vld )
           	 	                      
28439      	,	.ReqTx_Data( RxErr_Data )
           	 	                         
28440      	,	.ReqTx_Head( RxErr_Head )
           	 	                         
28441      	,	.ReqTx_Rdy( RxErr_Rdy )
           	 	                       
28442      	,	.ReqTx_Tail( RxErr_Tail )
           	 	                         
28443      	,	.ReqTx_Vld( RxErr_Vld )
           	 	                       
28444      	,	.RspRx_Data( TxErr_Data )
           	 	                         
28445      	,	.RspRx_Head( TxErr_Head )
           	 	                         
28446      	,	.RspRx_Rdy( TxErr_Rdy )
           	 	                       
28447      	,	.RspRx_Tail( TxErr_Tail )
           	 	                         
28448      	,	.RspRx_Vld( TxErr_Vld )
           	 	                       
28449      	,	.RspTx_Data( TxIn_Data )
           	 	                        
28450      	,	.RspTx_Head( TxIn_Head )
           	 	                        
28451      	,	.RspTx_Rdy( TxIn_Rdy )
           	 	                      
28452      	,	.RspTx_Tail( TxIn_Tail )
           	 	                        
28453      	,	.RspTx_Vld( TxIn_Vld )
           	 	                      
28454      	,	.SubFound( Translation_0_SubFound )
           	 	                                   
28455      	,	.Sys_Clk( Sys_Clk )
           	 	                   
28456      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
28457      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
28458      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
28459      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
28460      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
28461      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
28462      	,	.Sys_Pwr_Idle( Pwr_Err_Idle )
           	 	                             
28463      	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
           	 	                                 
28464      	,	.WrCxt( ErrWrCxt )
           	 	                  
28465      	);
           	  
28466      	assign Req1_Urg = Req1_OpcT == 4'b1001;
           	                                       
28467      	assign CxtEn = NextTrn & ReqHead & ~ ( Req1_Urg );
           	                                                  
28468      	assign u_5717 = CxtEn & CxtId | ErrWrCxt;
           	                                         
28469      	assign Req1_AddNttp = Req1_RawAddr & ~ { IdInfo_1_AddrMask , 2'b0 };
           	                                                                    
28470      	assign Req1_AddLd0 = Req1_AddNttp [7:0];
           	                                        
28471      	assign Rsp0_Vld = GenLcl_Rsp_Vld;
           	                                 
28472      	assign Rsp1_Vld = Rsp0_Vld;
           	                           
28473      	assign Rsp_Rdy = RxPkt_Rdy;
           	                           
28474      	assign Rsp1_Rdy = Rsp_Rdy;
           	                          
28475      	assign NextRsp1 = Rsp1_Vld & Rsp1_Rdy;
           	                                      
28476      	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
28477      	assign Cxt_0 = { u_3d2e , u_77fb , u_da22 , u_31e2 , u_bb4d , u_f3f5 , u_703a };
           	                                                                                
28478      	assign CxtPkt_AddLd0 = u_4e00 [18:11];
           	                                      
28479      	assign CxtPkt_Addr4Be = u_4e00 [9:8];
           	                                     
28480      	assign CxtPkt_Echo = u_4e00 [25:23];
           	                                    
28481      	assign CxtPkt_Head = u_4e00 [10];
           	                                 
28482      	assign CxtPkt_Len1 = u_4e00 [31:26];
           	                                    
28483      	assign CxtPkt_OpcT = u_4e00 [22:19];
           	                                    
28484      	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
           	                                      
28485      	assign u_b46 = Cxt_0;
           	                     
28486      	assign CxtRsp1_Head = u_b46 [10];
           	                                 
28487      	assign Rsp1_Head = CxtRsp1_Head;
           	                                
28488      	assign Rsp_Head = Rsp1_Head;
           	                            
28489      	assign RxPkt_Head = Rsp_Head;
           	                             
28490      	assign Rsp0_Last = GenLcl_Rsp_Last;
           	                                   
28491      	assign Rsp1_Last = Rsp0_Last;
           	                             
28492      	assign Rsp_Last = Rsp1_Last;
           	                            
28493      	assign RxPkt_Last = Rsp_Last;
           	                             
28494      	assign CxtRsp1_OpcT = u_b46 [22:19];
           	                                    
28495      	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
28496      	assign RxPkt_Opc = Rsp_OpcT;
           	                            
28497      	assign CxtRsp1_Addr4Be = u_b46 [9:8];
           	                                     
28498      	assign CxtRsp1_Len1 = u_b46 [31:26];
           	                                    
28499      	assign Rsp_Be =
           	               
28500      		RspBe
           		     
28501      		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
28502      	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
28503      	assign Rsp1_Data = Rsp0_Data;
           	                             
28504      	assign Rsp_Data = Rsp1_Data;
           	                            
28505      	assign Rsp_DataLast = Rsp_Last;
           	                               
28506      	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
28507      	assign Rsp1_Status = Rsp0_Status;
           	                                 
28508      	assign Rsp2_Status = Rsp1_Status;
           	                                 
28509      	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
28510      	assign RxPkt_Pld = Rsp_Pld;
           	                           
28511      	assign RxPkt_Status = Rsp_Status;
           	                                 
28512      	assign Rsp_Vld = Rsp1_Vld;
           	                          
28513      	assign RxPkt_Vld = Rsp_Vld;
           	                           
28514      	assign uu_4e00_caseSel = { TxPktCxtId } ;
           	                                         
28515      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
28516      		if ( ! Sys_Clk_RstN )
           		                     
28517      			u_3d2e <= #1.0 ( 6'b0 );
           			                        
28518      		else if ( u_5717 )
           		                  
28519      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28483      	assign CxtPkt_OpcT = u_4e00 [22:19];
           	<font color = "green">-1-</font>                                    
28484      	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
           <font color = "green">	==></font>
28485      	assign u_b46 = Cxt_0;
           	<font color = "red">-2-</font>                     
28486      	assign CxtRsp1_Head = u_b46 [10];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28516      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28517      			u_3d2e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
28518      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
28519      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_141012'>
<a name="inst_tag_141012_Line"></a>
<b>Line Coverage for Instance : <a href="mod398.html#inst_tag_141012" >config_ss_tb.DUT.flexnoc.Switch23_main.Mux_sram_axi_s0_T.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>28483</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>28516</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
28482                   	assign CxtPkt_Len1 = u_4e00 [31:26];
28483      1/1          	assign CxtPkt_OpcT = u_4e00 [22:19];
28484      1/1          	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
28485      1/1          	assign u_b46 = Cxt_0;
28486      <font color = "red">0/1     ==>  	assign CxtRsp1_Head = u_b46 [10];</font>
                        MISSING_ELSE
28487                   	assign Rsp1_Head = CxtRsp1_Head;
28488                   	assign Rsp_Head = Rsp1_Head;
28489                   	assign RxPkt_Head = Rsp_Head;
28490                   	assign Rsp0_Last = GenLcl_Rsp_Last;
28491                   	assign Rsp1_Last = Rsp0_Last;
28492                   	assign Rsp_Last = Rsp1_Last;
28493                   	assign RxPkt_Last = Rsp_Last;
28494                   	assign CxtRsp1_OpcT = u_b46 [22:19];
28495                   	assign Rsp_OpcT = CxtRsp1_OpcT;
28496                   	assign RxPkt_Opc = Rsp_OpcT;
28497                   	assign CxtRsp1_Addr4Be = u_b46 [9:8];
28498                   	assign CxtRsp1_Len1 = u_b46 [31:26];
28499                   	assign Rsp_Be =
28500                   		RspBe
28501                   		&amp;	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
28502                   	assign Rsp0_Data = GenLcl_Rsp_Data;
28503                   	assign Rsp1_Data = Rsp0_Data;
28504                   	assign Rsp_Data = Rsp1_Data;
28505                   	assign Rsp_DataLast = Rsp_Last;
28506                   	assign Rsp0_Status = GenLcl_Rsp_Status;
28507                   	assign Rsp1_Status = Rsp0_Status;
28508                   	assign Rsp2_Status = Rsp1_Status;
28509                   	assign Rsp_DataErr = Rsp2_Status == 2'b01;
28510                   	assign RxPkt_Pld = Rsp_Pld;
28511                   	assign RxPkt_Status = Rsp_Status;
28512                   	assign Rsp_Vld = Rsp1_Vld;
28513                   	assign RxPkt_Vld = Rsp_Vld;
28514                   	assign uu_4e00_caseSel = { TxPktCxtId } ;
28515                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28516      1/1          		if ( ! Sys_Clk_RstN )
28517      1/1          			u_3d2e &lt;= #1.0 ( 6'b0 );
28518      1/1          		else if ( u_5717 )
28519      <font color = "red">0/1     ==>  			u_3d2e &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_141012_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod398.html#inst_tag_141012" >config_ss_tb.DUT.flexnoc.Switch23_main.Mux_sram_axi_s0_T.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28373
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_141012_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod398.html#inst_tag_141012" >config_ss_tb.DUT.flexnoc.Switch23_main.Mux_sram_axi_s0_T.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">79</td>
<td class="rt">2</td>
<td class="rt">2.53  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2756</td>
<td class="rt">7</td>
<td class="rt">0.25  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1378</td>
<td class="rt">4</td>
<td class="rt">0.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1378</td>
<td class="rt">3</td>
<td class="rt">0.22  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1524</td>
<td class="rt">7</td>
<td class="rt">0.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">4</td>
<td class="rt">0.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">3</td>
<td class="rt">0.39  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">39</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1232</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">616</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">616</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_141012_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod398.html#inst_tag_141012" >config_ss_tb.DUT.flexnoc.Switch23_main.Mux_sram_axi_s0_T.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28373</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">28483</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">28516</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28373      	,	.Rx_Vld( TxPkt_Vld )
           	 	                    
28374      	,	.Sys_Clk( Sys_Clk )
           	 	                   
28375      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
28376      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
28377      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
28378      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
28379      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
28380      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
28381      	,	.Sys_Pwr_Idle( Pwr_RspPipe_Idle )
           	 	                                 
28382      	,	.Sys_Pwr_WakeUp( Pwr_RspPipe_WakeUp )
           	 	                                     
28383      	,	.Tx_Data( TxErr_Data )
           	 	                      
28384      	,	.Tx_Head( TxErr_Head )
           	 	                      
28385      	,	.Tx_Rdy( TxErr_Rdy )
           	 	                    
28386      	,	.Tx_Tail( TxErr_Tail )
           	 	                      
28387      	,	.Tx_Vld( TxErr_Vld )
           	 	                    
28388      	,	.WakeUp_Rx( )
           	 	             
28389      	);
           	  
28390      	assign Empty = CxtUsed == 1'b0 & Pwr_RspPipe_Idle & Pwr_Trn_Idle & Pwr_FwdPostAlloc_Idle;
           	                                                                                         
28391      	assign RxInt_Data = Rx_Data;
           	                            
28392      	assign u_2c5e = RxInt_Data [107:38];
           	                                    
28393      	assign RxInData = RxInt_Data [37:0];
           	                                    
28394      	assign RxIn_Data =
           	                  
28395      		{			{	u_2c5e [69]
           		 			 	           
28396      			,	u_2c5e [68:55]
           			 	              
28397      			,	u_2c5e [54:51]
           			 	              
28398      			,	u_2c5e [50:49]
           			 	              
28399      			,	u_2c5e [48:42]
           			 	              
28400      			,	u_2c5e [41:11]
           			 	              
28401      			,	u_2c5e [10:3]
           			 	             
28402      			,	u_2c5e [2:0]
           			 	            
28403      			}
           			 
28404      		,
           		 
28405      		RxInData
           		        
28406      		};
           		  
28407      	assign RxInt_Head = Rx_Head;
           	                            
28408      	assign RxIn_Head = RxInt_Head;
           	                              
28409      	assign RxInt_Tail = Rx_Tail;
           	                            
28410      	assign RxIn_Tail = RxInt_Tail;
           	                              
28411      	assign RxInt_Vld = Rx_Vld;
           	                          
28412      	assign RxIn_Vld = RxInt_Vld;
           	                            
28413      	assign TxLcl_Rdy = Tx_Rdy;
           	                          
28414      	assign TxIn_Rdy = TxLcl_Rdy;
           	                            
28415      	rsnoc_z_H_R_G_T2_F_U_0abfadf8 If(
           	                                 
28416      		.AddrMask( IdInfo_0_AddrMask )
           		                              
28417      	,	.CxtRd_AddLd0( ErrCxtRd_AddLd0 )
           	 	                                
28418      	,	.CxtRd_Addr4Be( ErrCxtRd_Addr4Be )
           	 	                                  
28419      	,	.CxtRd_Echo( ErrCxtRd_Echo )
           	 	                            
28420      	,	.CxtRd_Head( ErrCxtRd_Head )
           	 	                            
28421      	,	.CxtRd_Len1( ErrCxtRd_Len1 )
           	 	                            
28422      	,	.CxtRd_OpcT( ErrCxtRd_OpcT )
           	 	                            
28423      	,	.CxtRd_RouteIdZ( ErrCxtRd_RouteIdZ )
           	 	                                    
28424      	,	.CxtWr_AddLd0( ErrCxtWr_AddLd0 )
           	 	                                
28425      	,	.CxtWr_Addr4Be( ErrCxtWr_Addr4Be )
           	 	                                  
28426      	,	.CxtWr_Echo( ErrCxtWr_Echo )
           	 	                            
28427      	,	.CxtWr_Head( ErrCxtWr_Head )
           	 	                            
28428      	,	.CxtWr_Len1( ErrCxtWr_Len1 )
           	 	                            
28429      	,	.CxtWr_OpcT( ErrCxtWr_OpcT )
           	 	                            
28430      	,	.CxtWr_RouteIdZ( ErrCxtWr_RouteIdZ )
           	 	                                    
28431      	,	.Debug( IdInfo_0_Debug )
           	 	                        
28432      	,	.Empty( Empty )
           	 	               
28433      	,	.PathFound( Translation_0_PathFound )
           	 	                                     
28434      	,	.ReqRx_Data( RxIn_Data )
           	 	                        
28435      	,	.ReqRx_Head( RxIn_Head )
           	 	                        
28436      	,	.ReqRx_Rdy( RxIn_Rdy )
           	 	                      
28437      	,	.ReqRx_Tail( RxIn_Tail )
           	 	                        
28438      	,	.ReqRx_Vld( RxIn_Vld )
           	 	                      
28439      	,	.ReqTx_Data( RxErr_Data )
           	 	                         
28440      	,	.ReqTx_Head( RxErr_Head )
           	 	                         
28441      	,	.ReqTx_Rdy( RxErr_Rdy )
           	 	                       
28442      	,	.ReqTx_Tail( RxErr_Tail )
           	 	                         
28443      	,	.ReqTx_Vld( RxErr_Vld )
           	 	                       
28444      	,	.RspRx_Data( TxErr_Data )
           	 	                         
28445      	,	.RspRx_Head( TxErr_Head )
           	 	                         
28446      	,	.RspRx_Rdy( TxErr_Rdy )
           	 	                       
28447      	,	.RspRx_Tail( TxErr_Tail )
           	 	                         
28448      	,	.RspRx_Vld( TxErr_Vld )
           	 	                       
28449      	,	.RspTx_Data( TxIn_Data )
           	 	                        
28450      	,	.RspTx_Head( TxIn_Head )
           	 	                        
28451      	,	.RspTx_Rdy( TxIn_Rdy )
           	 	                      
28452      	,	.RspTx_Tail( TxIn_Tail )
           	 	                        
28453      	,	.RspTx_Vld( TxIn_Vld )
           	 	                      
28454      	,	.SubFound( Translation_0_SubFound )
           	 	                                   
28455      	,	.Sys_Clk( Sys_Clk )
           	 	                   
28456      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
28457      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
28458      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
28459      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
28460      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
28461      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
28462      	,	.Sys_Pwr_Idle( Pwr_Err_Idle )
           	 	                             
28463      	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
           	 	                                 
28464      	,	.WrCxt( ErrWrCxt )
           	 	                  
28465      	);
           	  
28466      	assign Req1_Urg = Req1_OpcT == 4'b1001;
           	                                       
28467      	assign CxtEn = NextTrn & ReqHead & ~ ( Req1_Urg );
           	                                                  
28468      	assign u_5717 = CxtEn & CxtId | ErrWrCxt;
           	                                         
28469      	assign Req1_AddNttp = Req1_RawAddr & ~ { IdInfo_1_AddrMask , 2'b0 };
           	                                                                    
28470      	assign Req1_AddLd0 = Req1_AddNttp [7:0];
           	                                        
28471      	assign Rsp0_Vld = GenLcl_Rsp_Vld;
           	                                 
28472      	assign Rsp1_Vld = Rsp0_Vld;
           	                           
28473      	assign Rsp_Rdy = RxPkt_Rdy;
           	                           
28474      	assign Rsp1_Rdy = Rsp_Rdy;
           	                          
28475      	assign NextRsp1 = Rsp1_Vld & Rsp1_Rdy;
           	                                      
28476      	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
28477      	assign Cxt_0 = { u_3d2e , u_77fb , u_da22 , u_31e2 , u_bb4d , u_f3f5 , u_703a };
           	                                                                                
28478      	assign CxtPkt_AddLd0 = u_4e00 [18:11];
           	                                      
28479      	assign CxtPkt_Addr4Be = u_4e00 [9:8];
           	                                     
28480      	assign CxtPkt_Echo = u_4e00 [25:23];
           	                                    
28481      	assign CxtPkt_Head = u_4e00 [10];
           	                                 
28482      	assign CxtPkt_Len1 = u_4e00 [31:26];
           	                                    
28483      	assign CxtPkt_OpcT = u_4e00 [22:19];
           	                                    
28484      	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
           	                                      
28485      	assign u_b46 = Cxt_0;
           	                     
28486      	assign CxtRsp1_Head = u_b46 [10];
           	                                 
28487      	assign Rsp1_Head = CxtRsp1_Head;
           	                                
28488      	assign Rsp_Head = Rsp1_Head;
           	                            
28489      	assign RxPkt_Head = Rsp_Head;
           	                             
28490      	assign Rsp0_Last = GenLcl_Rsp_Last;
           	                                   
28491      	assign Rsp1_Last = Rsp0_Last;
           	                             
28492      	assign Rsp_Last = Rsp1_Last;
           	                            
28493      	assign RxPkt_Last = Rsp_Last;
           	                             
28494      	assign CxtRsp1_OpcT = u_b46 [22:19];
           	                                    
28495      	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
28496      	assign RxPkt_Opc = Rsp_OpcT;
           	                            
28497      	assign CxtRsp1_Addr4Be = u_b46 [9:8];
           	                                     
28498      	assign CxtRsp1_Len1 = u_b46 [31:26];
           	                                    
28499      	assign Rsp_Be =
           	               
28500      		RspBe
           		     
28501      		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
28502      	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
28503      	assign Rsp1_Data = Rsp0_Data;
           	                             
28504      	assign Rsp_Data = Rsp1_Data;
           	                            
28505      	assign Rsp_DataLast = Rsp_Last;
           	                               
28506      	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
28507      	assign Rsp1_Status = Rsp0_Status;
           	                                 
28508      	assign Rsp2_Status = Rsp1_Status;
           	                                 
28509      	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
28510      	assign RxPkt_Pld = Rsp_Pld;
           	                           
28511      	assign RxPkt_Status = Rsp_Status;
           	                                 
28512      	assign Rsp_Vld = Rsp1_Vld;
           	                          
28513      	assign RxPkt_Vld = Rsp_Vld;
           	                           
28514      	assign uu_4e00_caseSel = { TxPktCxtId } ;
           	                                         
28515      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
28516      		if ( ! Sys_Clk_RstN )
           		                     
28517      			u_3d2e <= #1.0 ( 6'b0 );
           			                        
28518      		else if ( u_5717 )
           		                  
28519      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28483      	assign CxtPkt_OpcT = u_4e00 [22:19];
           	<font color = "green">-1-</font>                                    
28484      	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
           <font color = "green">	==></font>
28485      	assign u_b46 = Cxt_0;
           	<font color = "red">-2-</font>                     
28486      	assign CxtRsp1_Head = u_b46 [10];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28516      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28517      			u_3d2e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
28518      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
28519      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_141013'>
<a name="inst_tag_141013_Line"></a>
<b>Line Coverage for Instance : <a href="mod398.html#inst_tag_141013" >config_ss_tb.DUT.flexnoc.Switch20_main.Mux_sram_axi_s3_T.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>28483</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>28516</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
28482                   	assign CxtPkt_Len1 = u_4e00 [31:26];
28483      1/1          	assign CxtPkt_OpcT = u_4e00 [22:19];
28484      1/1          	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
28485      1/1          	assign u_b46 = Cxt_0;
28486      <font color = "red">0/1     ==>  	assign CxtRsp1_Head = u_b46 [10];</font>
                        MISSING_ELSE
28487                   	assign Rsp1_Head = CxtRsp1_Head;
28488                   	assign Rsp_Head = Rsp1_Head;
28489                   	assign RxPkt_Head = Rsp_Head;
28490                   	assign Rsp0_Last = GenLcl_Rsp_Last;
28491                   	assign Rsp1_Last = Rsp0_Last;
28492                   	assign Rsp_Last = Rsp1_Last;
28493                   	assign RxPkt_Last = Rsp_Last;
28494                   	assign CxtRsp1_OpcT = u_b46 [22:19];
28495                   	assign Rsp_OpcT = CxtRsp1_OpcT;
28496                   	assign RxPkt_Opc = Rsp_OpcT;
28497                   	assign CxtRsp1_Addr4Be = u_b46 [9:8];
28498                   	assign CxtRsp1_Len1 = u_b46 [31:26];
28499                   	assign Rsp_Be =
28500                   		RspBe
28501                   		&amp;	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
28502                   	assign Rsp0_Data = GenLcl_Rsp_Data;
28503                   	assign Rsp1_Data = Rsp0_Data;
28504                   	assign Rsp_Data = Rsp1_Data;
28505                   	assign Rsp_DataLast = Rsp_Last;
28506                   	assign Rsp0_Status = GenLcl_Rsp_Status;
28507                   	assign Rsp1_Status = Rsp0_Status;
28508                   	assign Rsp2_Status = Rsp1_Status;
28509                   	assign Rsp_DataErr = Rsp2_Status == 2'b01;
28510                   	assign RxPkt_Pld = Rsp_Pld;
28511                   	assign RxPkt_Status = Rsp_Status;
28512                   	assign Rsp_Vld = Rsp1_Vld;
28513                   	assign RxPkt_Vld = Rsp_Vld;
28514                   	assign uu_4e00_caseSel = { TxPktCxtId } ;
28515                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28516      1/1          		if ( ! Sys_Clk_RstN )
28517      1/1          			u_3d2e &lt;= #1.0 ( 6'b0 );
28518      1/1          		else if ( u_5717 )
28519      <font color = "red">0/1     ==>  			u_3d2e &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_141013_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod398.html#inst_tag_141013" >config_ss_tb.DUT.flexnoc.Switch20_main.Mux_sram_axi_s3_T.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28373
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_141013_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod398.html#inst_tag_141013" >config_ss_tb.DUT.flexnoc.Switch20_main.Mux_sram_axi_s3_T.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">79</td>
<td class="rt">2</td>
<td class="rt">2.53  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2756</td>
<td class="rt">7</td>
<td class="rt">0.25  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1378</td>
<td class="rt">4</td>
<td class="rt">0.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1378</td>
<td class="rt">3</td>
<td class="rt">0.22  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1524</td>
<td class="rt">7</td>
<td class="rt">0.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">4</td>
<td class="rt">0.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">3</td>
<td class="rt">0.39  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">39</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1232</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">616</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">616</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_141013_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod398.html#inst_tag_141013" >config_ss_tb.DUT.flexnoc.Switch20_main.Mux_sram_axi_s3_T.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28373</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">28483</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">28516</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28373      	,	.Rx_Vld( TxPkt_Vld )
           	 	                    
28374      	,	.Sys_Clk( Sys_Clk )
           	 	                   
28375      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
28376      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
28377      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
28378      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
28379      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
28380      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
28381      	,	.Sys_Pwr_Idle( Pwr_RspPipe_Idle )
           	 	                                 
28382      	,	.Sys_Pwr_WakeUp( Pwr_RspPipe_WakeUp )
           	 	                                     
28383      	,	.Tx_Data( TxErr_Data )
           	 	                      
28384      	,	.Tx_Head( TxErr_Head )
           	 	                      
28385      	,	.Tx_Rdy( TxErr_Rdy )
           	 	                    
28386      	,	.Tx_Tail( TxErr_Tail )
           	 	                      
28387      	,	.Tx_Vld( TxErr_Vld )
           	 	                    
28388      	,	.WakeUp_Rx( )
           	 	             
28389      	);
           	  
28390      	assign Empty = CxtUsed == 1'b0 & Pwr_RspPipe_Idle & Pwr_Trn_Idle & Pwr_FwdPostAlloc_Idle;
           	                                                                                         
28391      	assign RxInt_Data = Rx_Data;
           	                            
28392      	assign u_2c5e = RxInt_Data [107:38];
           	                                    
28393      	assign RxInData = RxInt_Data [37:0];
           	                                    
28394      	assign RxIn_Data =
           	                  
28395      		{			{	u_2c5e [69]
           		 			 	           
28396      			,	u_2c5e [68:55]
           			 	              
28397      			,	u_2c5e [54:51]
           			 	              
28398      			,	u_2c5e [50:49]
           			 	              
28399      			,	u_2c5e [48:42]
           			 	              
28400      			,	u_2c5e [41:11]
           			 	              
28401      			,	u_2c5e [10:3]
           			 	             
28402      			,	u_2c5e [2:0]
           			 	            
28403      			}
           			 
28404      		,
           		 
28405      		RxInData
           		        
28406      		};
           		  
28407      	assign RxInt_Head = Rx_Head;
           	                            
28408      	assign RxIn_Head = RxInt_Head;
           	                              
28409      	assign RxInt_Tail = Rx_Tail;
           	                            
28410      	assign RxIn_Tail = RxInt_Tail;
           	                              
28411      	assign RxInt_Vld = Rx_Vld;
           	                          
28412      	assign RxIn_Vld = RxInt_Vld;
           	                            
28413      	assign TxLcl_Rdy = Tx_Rdy;
           	                          
28414      	assign TxIn_Rdy = TxLcl_Rdy;
           	                            
28415      	rsnoc_z_H_R_G_T2_F_U_0abfadf8 If(
           	                                 
28416      		.AddrMask( IdInfo_0_AddrMask )
           		                              
28417      	,	.CxtRd_AddLd0( ErrCxtRd_AddLd0 )
           	 	                                
28418      	,	.CxtRd_Addr4Be( ErrCxtRd_Addr4Be )
           	 	                                  
28419      	,	.CxtRd_Echo( ErrCxtRd_Echo )
           	 	                            
28420      	,	.CxtRd_Head( ErrCxtRd_Head )
           	 	                            
28421      	,	.CxtRd_Len1( ErrCxtRd_Len1 )
           	 	                            
28422      	,	.CxtRd_OpcT( ErrCxtRd_OpcT )
           	 	                            
28423      	,	.CxtRd_RouteIdZ( ErrCxtRd_RouteIdZ )
           	 	                                    
28424      	,	.CxtWr_AddLd0( ErrCxtWr_AddLd0 )
           	 	                                
28425      	,	.CxtWr_Addr4Be( ErrCxtWr_Addr4Be )
           	 	                                  
28426      	,	.CxtWr_Echo( ErrCxtWr_Echo )
           	 	                            
28427      	,	.CxtWr_Head( ErrCxtWr_Head )
           	 	                            
28428      	,	.CxtWr_Len1( ErrCxtWr_Len1 )
           	 	                            
28429      	,	.CxtWr_OpcT( ErrCxtWr_OpcT )
           	 	                            
28430      	,	.CxtWr_RouteIdZ( ErrCxtWr_RouteIdZ )
           	 	                                    
28431      	,	.Debug( IdInfo_0_Debug )
           	 	                        
28432      	,	.Empty( Empty )
           	 	               
28433      	,	.PathFound( Translation_0_PathFound )
           	 	                                     
28434      	,	.ReqRx_Data( RxIn_Data )
           	 	                        
28435      	,	.ReqRx_Head( RxIn_Head )
           	 	                        
28436      	,	.ReqRx_Rdy( RxIn_Rdy )
           	 	                      
28437      	,	.ReqRx_Tail( RxIn_Tail )
           	 	                        
28438      	,	.ReqRx_Vld( RxIn_Vld )
           	 	                      
28439      	,	.ReqTx_Data( RxErr_Data )
           	 	                         
28440      	,	.ReqTx_Head( RxErr_Head )
           	 	                         
28441      	,	.ReqTx_Rdy( RxErr_Rdy )
           	 	                       
28442      	,	.ReqTx_Tail( RxErr_Tail )
           	 	                         
28443      	,	.ReqTx_Vld( RxErr_Vld )
           	 	                       
28444      	,	.RspRx_Data( TxErr_Data )
           	 	                         
28445      	,	.RspRx_Head( TxErr_Head )
           	 	                         
28446      	,	.RspRx_Rdy( TxErr_Rdy )
           	 	                       
28447      	,	.RspRx_Tail( TxErr_Tail )
           	 	                         
28448      	,	.RspRx_Vld( TxErr_Vld )
           	 	                       
28449      	,	.RspTx_Data( TxIn_Data )
           	 	                        
28450      	,	.RspTx_Head( TxIn_Head )
           	 	                        
28451      	,	.RspTx_Rdy( TxIn_Rdy )
           	 	                      
28452      	,	.RspTx_Tail( TxIn_Tail )
           	 	                        
28453      	,	.RspTx_Vld( TxIn_Vld )
           	 	                      
28454      	,	.SubFound( Translation_0_SubFound )
           	 	                                   
28455      	,	.Sys_Clk( Sys_Clk )
           	 	                   
28456      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
28457      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
28458      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
28459      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
28460      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
28461      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
28462      	,	.Sys_Pwr_Idle( Pwr_Err_Idle )
           	 	                             
28463      	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
           	 	                                 
28464      	,	.WrCxt( ErrWrCxt )
           	 	                  
28465      	);
           	  
28466      	assign Req1_Urg = Req1_OpcT == 4'b1001;
           	                                       
28467      	assign CxtEn = NextTrn & ReqHead & ~ ( Req1_Urg );
           	                                                  
28468      	assign u_5717 = CxtEn & CxtId | ErrWrCxt;
           	                                         
28469      	assign Req1_AddNttp = Req1_RawAddr & ~ { IdInfo_1_AddrMask , 2'b0 };
           	                                                                    
28470      	assign Req1_AddLd0 = Req1_AddNttp [7:0];
           	                                        
28471      	assign Rsp0_Vld = GenLcl_Rsp_Vld;
           	                                 
28472      	assign Rsp1_Vld = Rsp0_Vld;
           	                           
28473      	assign Rsp_Rdy = RxPkt_Rdy;
           	                           
28474      	assign Rsp1_Rdy = Rsp_Rdy;
           	                          
28475      	assign NextRsp1 = Rsp1_Vld & Rsp1_Rdy;
           	                                      
28476      	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
28477      	assign Cxt_0 = { u_3d2e , u_77fb , u_da22 , u_31e2 , u_bb4d , u_f3f5 , u_703a };
           	                                                                                
28478      	assign CxtPkt_AddLd0 = u_4e00 [18:11];
           	                                      
28479      	assign CxtPkt_Addr4Be = u_4e00 [9:8];
           	                                     
28480      	assign CxtPkt_Echo = u_4e00 [25:23];
           	                                    
28481      	assign CxtPkt_Head = u_4e00 [10];
           	                                 
28482      	assign CxtPkt_Len1 = u_4e00 [31:26];
           	                                    
28483      	assign CxtPkt_OpcT = u_4e00 [22:19];
           	                                    
28484      	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
           	                                      
28485      	assign u_b46 = Cxt_0;
           	                     
28486      	assign CxtRsp1_Head = u_b46 [10];
           	                                 
28487      	assign Rsp1_Head = CxtRsp1_Head;
           	                                
28488      	assign Rsp_Head = Rsp1_Head;
           	                            
28489      	assign RxPkt_Head = Rsp_Head;
           	                             
28490      	assign Rsp0_Last = GenLcl_Rsp_Last;
           	                                   
28491      	assign Rsp1_Last = Rsp0_Last;
           	                             
28492      	assign Rsp_Last = Rsp1_Last;
           	                            
28493      	assign RxPkt_Last = Rsp_Last;
           	                             
28494      	assign CxtRsp1_OpcT = u_b46 [22:19];
           	                                    
28495      	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
28496      	assign RxPkt_Opc = Rsp_OpcT;
           	                            
28497      	assign CxtRsp1_Addr4Be = u_b46 [9:8];
           	                                     
28498      	assign CxtRsp1_Len1 = u_b46 [31:26];
           	                                    
28499      	assign Rsp_Be =
           	               
28500      		RspBe
           		     
28501      		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
28502      	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
28503      	assign Rsp1_Data = Rsp0_Data;
           	                             
28504      	assign Rsp_Data = Rsp1_Data;
           	                            
28505      	assign Rsp_DataLast = Rsp_Last;
           	                               
28506      	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
28507      	assign Rsp1_Status = Rsp0_Status;
           	                                 
28508      	assign Rsp2_Status = Rsp1_Status;
           	                                 
28509      	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
28510      	assign RxPkt_Pld = Rsp_Pld;
           	                           
28511      	assign RxPkt_Status = Rsp_Status;
           	                                 
28512      	assign Rsp_Vld = Rsp1_Vld;
           	                          
28513      	assign RxPkt_Vld = Rsp_Vld;
           	                           
28514      	assign uu_4e00_caseSel = { TxPktCxtId } ;
           	                                         
28515      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
28516      		if ( ! Sys_Clk_RstN )
           		                     
28517      			u_3d2e <= #1.0 ( 6'b0 );
           			                        
28518      		else if ( u_5717 )
           		                  
28519      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28483      	assign CxtPkt_OpcT = u_4e00 [22:19];
           	<font color = "green">-1-</font>                                    
28484      	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
           <font color = "green">	==></font>
28485      	assign u_b46 = Cxt_0;
           	<font color = "red">-2-</font>                     
28486      	assign CxtRsp1_Head = u_b46 [10];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28516      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28517      			u_3d2e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
28518      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
28519      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_141014'>
<a name="inst_tag_141014_Line"></a>
<b>Line Coverage for Instance : <a href="mod398.html#inst_tag_141014" >config_ss_tb.DUT.flexnoc.Switch14_main.Mux_sram_axi_s2_T.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>28483</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>28516</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
28482                   	assign CxtPkt_Len1 = u_4e00 [31:26];
28483      1/1          	assign CxtPkt_OpcT = u_4e00 [22:19];
28484      1/1          	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
28485      1/1          	assign u_b46 = Cxt_0;
28486      <font color = "red">0/1     ==>  	assign CxtRsp1_Head = u_b46 [10];</font>
                        MISSING_ELSE
28487                   	assign Rsp1_Head = CxtRsp1_Head;
28488                   	assign Rsp_Head = Rsp1_Head;
28489                   	assign RxPkt_Head = Rsp_Head;
28490                   	assign Rsp0_Last = GenLcl_Rsp_Last;
28491                   	assign Rsp1_Last = Rsp0_Last;
28492                   	assign Rsp_Last = Rsp1_Last;
28493                   	assign RxPkt_Last = Rsp_Last;
28494                   	assign CxtRsp1_OpcT = u_b46 [22:19];
28495                   	assign Rsp_OpcT = CxtRsp1_OpcT;
28496                   	assign RxPkt_Opc = Rsp_OpcT;
28497                   	assign CxtRsp1_Addr4Be = u_b46 [9:8];
28498                   	assign CxtRsp1_Len1 = u_b46 [31:26];
28499                   	assign Rsp_Be =
28500                   		RspBe
28501                   		&amp;	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
28502                   	assign Rsp0_Data = GenLcl_Rsp_Data;
28503                   	assign Rsp1_Data = Rsp0_Data;
28504                   	assign Rsp_Data = Rsp1_Data;
28505                   	assign Rsp_DataLast = Rsp_Last;
28506                   	assign Rsp0_Status = GenLcl_Rsp_Status;
28507                   	assign Rsp1_Status = Rsp0_Status;
28508                   	assign Rsp2_Status = Rsp1_Status;
28509                   	assign Rsp_DataErr = Rsp2_Status == 2'b01;
28510                   	assign RxPkt_Pld = Rsp_Pld;
28511                   	assign RxPkt_Status = Rsp_Status;
28512                   	assign Rsp_Vld = Rsp1_Vld;
28513                   	assign RxPkt_Vld = Rsp_Vld;
28514                   	assign uu_4e00_caseSel = { TxPktCxtId } ;
28515                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28516      1/1          		if ( ! Sys_Clk_RstN )
28517      1/1          			u_3d2e &lt;= #1.0 ( 6'b0 );
28518      1/1          		else if ( u_5717 )
28519      <font color = "red">0/1     ==>  			u_3d2e &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_141014_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod398.html#inst_tag_141014" >config_ss_tb.DUT.flexnoc.Switch14_main.Mux_sram_axi_s2_T.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28373
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_141014_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod398.html#inst_tag_141014" >config_ss_tb.DUT.flexnoc.Switch14_main.Mux_sram_axi_s2_T.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">79</td>
<td class="rt">2</td>
<td class="rt">2.53  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2756</td>
<td class="rt">7</td>
<td class="rt">0.25  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1378</td>
<td class="rt">4</td>
<td class="rt">0.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1378</td>
<td class="rt">3</td>
<td class="rt">0.22  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1524</td>
<td class="rt">7</td>
<td class="rt">0.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">4</td>
<td class="rt">0.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">3</td>
<td class="rt">0.39  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">39</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1232</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">616</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">616</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_141014_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod398.html#inst_tag_141014" >config_ss_tb.DUT.flexnoc.Switch14_main.Mux_sram_axi_s2_T.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28373</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">28483</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">28516</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28373      	,	.Rx_Vld( TxPkt_Vld )
           	 	                    
28374      	,	.Sys_Clk( Sys_Clk )
           	 	                   
28375      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
28376      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
28377      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
28378      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
28379      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
28380      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
28381      	,	.Sys_Pwr_Idle( Pwr_RspPipe_Idle )
           	 	                                 
28382      	,	.Sys_Pwr_WakeUp( Pwr_RspPipe_WakeUp )
           	 	                                     
28383      	,	.Tx_Data( TxErr_Data )
           	 	                      
28384      	,	.Tx_Head( TxErr_Head )
           	 	                      
28385      	,	.Tx_Rdy( TxErr_Rdy )
           	 	                    
28386      	,	.Tx_Tail( TxErr_Tail )
           	 	                      
28387      	,	.Tx_Vld( TxErr_Vld )
           	 	                    
28388      	,	.WakeUp_Rx( )
           	 	             
28389      	);
           	  
28390      	assign Empty = CxtUsed == 1'b0 & Pwr_RspPipe_Idle & Pwr_Trn_Idle & Pwr_FwdPostAlloc_Idle;
           	                                                                                         
28391      	assign RxInt_Data = Rx_Data;
           	                            
28392      	assign u_2c5e = RxInt_Data [107:38];
           	                                    
28393      	assign RxInData = RxInt_Data [37:0];
           	                                    
28394      	assign RxIn_Data =
           	                  
28395      		{			{	u_2c5e [69]
           		 			 	           
28396      			,	u_2c5e [68:55]
           			 	              
28397      			,	u_2c5e [54:51]
           			 	              
28398      			,	u_2c5e [50:49]
           			 	              
28399      			,	u_2c5e [48:42]
           			 	              
28400      			,	u_2c5e [41:11]
           			 	              
28401      			,	u_2c5e [10:3]
           			 	             
28402      			,	u_2c5e [2:0]
           			 	            
28403      			}
           			 
28404      		,
           		 
28405      		RxInData
           		        
28406      		};
           		  
28407      	assign RxInt_Head = Rx_Head;
           	                            
28408      	assign RxIn_Head = RxInt_Head;
           	                              
28409      	assign RxInt_Tail = Rx_Tail;
           	                            
28410      	assign RxIn_Tail = RxInt_Tail;
           	                              
28411      	assign RxInt_Vld = Rx_Vld;
           	                          
28412      	assign RxIn_Vld = RxInt_Vld;
           	                            
28413      	assign TxLcl_Rdy = Tx_Rdy;
           	                          
28414      	assign TxIn_Rdy = TxLcl_Rdy;
           	                            
28415      	rsnoc_z_H_R_G_T2_F_U_0abfadf8 If(
           	                                 
28416      		.AddrMask( IdInfo_0_AddrMask )
           		                              
28417      	,	.CxtRd_AddLd0( ErrCxtRd_AddLd0 )
           	 	                                
28418      	,	.CxtRd_Addr4Be( ErrCxtRd_Addr4Be )
           	 	                                  
28419      	,	.CxtRd_Echo( ErrCxtRd_Echo )
           	 	                            
28420      	,	.CxtRd_Head( ErrCxtRd_Head )
           	 	                            
28421      	,	.CxtRd_Len1( ErrCxtRd_Len1 )
           	 	                            
28422      	,	.CxtRd_OpcT( ErrCxtRd_OpcT )
           	 	                            
28423      	,	.CxtRd_RouteIdZ( ErrCxtRd_RouteIdZ )
           	 	                                    
28424      	,	.CxtWr_AddLd0( ErrCxtWr_AddLd0 )
           	 	                                
28425      	,	.CxtWr_Addr4Be( ErrCxtWr_Addr4Be )
           	 	                                  
28426      	,	.CxtWr_Echo( ErrCxtWr_Echo )
           	 	                            
28427      	,	.CxtWr_Head( ErrCxtWr_Head )
           	 	                            
28428      	,	.CxtWr_Len1( ErrCxtWr_Len1 )
           	 	                            
28429      	,	.CxtWr_OpcT( ErrCxtWr_OpcT )
           	 	                            
28430      	,	.CxtWr_RouteIdZ( ErrCxtWr_RouteIdZ )
           	 	                                    
28431      	,	.Debug( IdInfo_0_Debug )
           	 	                        
28432      	,	.Empty( Empty )
           	 	               
28433      	,	.PathFound( Translation_0_PathFound )
           	 	                                     
28434      	,	.ReqRx_Data( RxIn_Data )
           	 	                        
28435      	,	.ReqRx_Head( RxIn_Head )
           	 	                        
28436      	,	.ReqRx_Rdy( RxIn_Rdy )
           	 	                      
28437      	,	.ReqRx_Tail( RxIn_Tail )
           	 	                        
28438      	,	.ReqRx_Vld( RxIn_Vld )
           	 	                      
28439      	,	.ReqTx_Data( RxErr_Data )
           	 	                         
28440      	,	.ReqTx_Head( RxErr_Head )
           	 	                         
28441      	,	.ReqTx_Rdy( RxErr_Rdy )
           	 	                       
28442      	,	.ReqTx_Tail( RxErr_Tail )
           	 	                         
28443      	,	.ReqTx_Vld( RxErr_Vld )
           	 	                       
28444      	,	.RspRx_Data( TxErr_Data )
           	 	                         
28445      	,	.RspRx_Head( TxErr_Head )
           	 	                         
28446      	,	.RspRx_Rdy( TxErr_Rdy )
           	 	                       
28447      	,	.RspRx_Tail( TxErr_Tail )
           	 	                         
28448      	,	.RspRx_Vld( TxErr_Vld )
           	 	                       
28449      	,	.RspTx_Data( TxIn_Data )
           	 	                        
28450      	,	.RspTx_Head( TxIn_Head )
           	 	                        
28451      	,	.RspTx_Rdy( TxIn_Rdy )
           	 	                      
28452      	,	.RspTx_Tail( TxIn_Tail )
           	 	                        
28453      	,	.RspTx_Vld( TxIn_Vld )
           	 	                      
28454      	,	.SubFound( Translation_0_SubFound )
           	 	                                   
28455      	,	.Sys_Clk( Sys_Clk )
           	 	                   
28456      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
28457      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
28458      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
28459      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
28460      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
28461      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
28462      	,	.Sys_Pwr_Idle( Pwr_Err_Idle )
           	 	                             
28463      	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
           	 	                                 
28464      	,	.WrCxt( ErrWrCxt )
           	 	                  
28465      	);
           	  
28466      	assign Req1_Urg = Req1_OpcT == 4'b1001;
           	                                       
28467      	assign CxtEn = NextTrn & ReqHead & ~ ( Req1_Urg );
           	                                                  
28468      	assign u_5717 = CxtEn & CxtId | ErrWrCxt;
           	                                         
28469      	assign Req1_AddNttp = Req1_RawAddr & ~ { IdInfo_1_AddrMask , 2'b0 };
           	                                                                    
28470      	assign Req1_AddLd0 = Req1_AddNttp [7:0];
           	                                        
28471      	assign Rsp0_Vld = GenLcl_Rsp_Vld;
           	                                 
28472      	assign Rsp1_Vld = Rsp0_Vld;
           	                           
28473      	assign Rsp_Rdy = RxPkt_Rdy;
           	                           
28474      	assign Rsp1_Rdy = Rsp_Rdy;
           	                          
28475      	assign NextRsp1 = Rsp1_Vld & Rsp1_Rdy;
           	                                      
28476      	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
28477      	assign Cxt_0 = { u_3d2e , u_77fb , u_da22 , u_31e2 , u_bb4d , u_f3f5 , u_703a };
           	                                                                                
28478      	assign CxtPkt_AddLd0 = u_4e00 [18:11];
           	                                      
28479      	assign CxtPkt_Addr4Be = u_4e00 [9:8];
           	                                     
28480      	assign CxtPkt_Echo = u_4e00 [25:23];
           	                                    
28481      	assign CxtPkt_Head = u_4e00 [10];
           	                                 
28482      	assign CxtPkt_Len1 = u_4e00 [31:26];
           	                                    
28483      	assign CxtPkt_OpcT = u_4e00 [22:19];
           	                                    
28484      	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
           	                                      
28485      	assign u_b46 = Cxt_0;
           	                     
28486      	assign CxtRsp1_Head = u_b46 [10];
           	                                 
28487      	assign Rsp1_Head = CxtRsp1_Head;
           	                                
28488      	assign Rsp_Head = Rsp1_Head;
           	                            
28489      	assign RxPkt_Head = Rsp_Head;
           	                             
28490      	assign Rsp0_Last = GenLcl_Rsp_Last;
           	                                   
28491      	assign Rsp1_Last = Rsp0_Last;
           	                             
28492      	assign Rsp_Last = Rsp1_Last;
           	                            
28493      	assign RxPkt_Last = Rsp_Last;
           	                             
28494      	assign CxtRsp1_OpcT = u_b46 [22:19];
           	                                    
28495      	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
28496      	assign RxPkt_Opc = Rsp_OpcT;
           	                            
28497      	assign CxtRsp1_Addr4Be = u_b46 [9:8];
           	                                     
28498      	assign CxtRsp1_Len1 = u_b46 [31:26];
           	                                    
28499      	assign Rsp_Be =
           	               
28500      		RspBe
           		     
28501      		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
28502      	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
28503      	assign Rsp1_Data = Rsp0_Data;
           	                             
28504      	assign Rsp_Data = Rsp1_Data;
           	                            
28505      	assign Rsp_DataLast = Rsp_Last;
           	                               
28506      	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
28507      	assign Rsp1_Status = Rsp0_Status;
           	                                 
28508      	assign Rsp2_Status = Rsp1_Status;
           	                                 
28509      	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
28510      	assign RxPkt_Pld = Rsp_Pld;
           	                           
28511      	assign RxPkt_Status = Rsp_Status;
           	                                 
28512      	assign Rsp_Vld = Rsp1_Vld;
           	                          
28513      	assign RxPkt_Vld = Rsp_Vld;
           	                           
28514      	assign uu_4e00_caseSel = { TxPktCxtId } ;
           	                                         
28515      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
28516      		if ( ! Sys_Clk_RstN )
           		                     
28517      			u_3d2e <= #1.0 ( 6'b0 );
           			                        
28518      		else if ( u_5717 )
           		                  
28519      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28483      	assign CxtPkt_OpcT = u_4e00 [22:19];
           	<font color = "green">-1-</font>                                    
28484      	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
           <font color = "green">	==></font>
28485      	assign u_b46 = Cxt_0;
           	<font color = "red">-2-</font>                     
28486      	assign CxtRsp1_Head = u_b46 [10];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28516      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28517      			u_3d2e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
28518      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
28519      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_141015'>
<a name="inst_tag_141015_Line"></a>
<b>Line Coverage for Instance : <a href="mod398.html#inst_tag_141015" >config_ss_tb.DUT.flexnoc.Switch13_main.Mux_sram_axi_s1_T.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>28483</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>28516</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
28482                   	assign CxtPkt_Len1 = u_4e00 [31:26];
28483      1/1          	assign CxtPkt_OpcT = u_4e00 [22:19];
28484      1/1          	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
28485      1/1          	assign u_b46 = Cxt_0;
28486      <font color = "red">0/1     ==>  	assign CxtRsp1_Head = u_b46 [10];</font>
                        MISSING_ELSE
28487                   	assign Rsp1_Head = CxtRsp1_Head;
28488                   	assign Rsp_Head = Rsp1_Head;
28489                   	assign RxPkt_Head = Rsp_Head;
28490                   	assign Rsp0_Last = GenLcl_Rsp_Last;
28491                   	assign Rsp1_Last = Rsp0_Last;
28492                   	assign Rsp_Last = Rsp1_Last;
28493                   	assign RxPkt_Last = Rsp_Last;
28494                   	assign CxtRsp1_OpcT = u_b46 [22:19];
28495                   	assign Rsp_OpcT = CxtRsp1_OpcT;
28496                   	assign RxPkt_Opc = Rsp_OpcT;
28497                   	assign CxtRsp1_Addr4Be = u_b46 [9:8];
28498                   	assign CxtRsp1_Len1 = u_b46 [31:26];
28499                   	assign Rsp_Be =
28500                   		RspBe
28501                   		&amp;	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
28502                   	assign Rsp0_Data = GenLcl_Rsp_Data;
28503                   	assign Rsp1_Data = Rsp0_Data;
28504                   	assign Rsp_Data = Rsp1_Data;
28505                   	assign Rsp_DataLast = Rsp_Last;
28506                   	assign Rsp0_Status = GenLcl_Rsp_Status;
28507                   	assign Rsp1_Status = Rsp0_Status;
28508                   	assign Rsp2_Status = Rsp1_Status;
28509                   	assign Rsp_DataErr = Rsp2_Status == 2'b01;
28510                   	assign RxPkt_Pld = Rsp_Pld;
28511                   	assign RxPkt_Status = Rsp_Status;
28512                   	assign Rsp_Vld = Rsp1_Vld;
28513                   	assign RxPkt_Vld = Rsp_Vld;
28514                   	assign uu_4e00_caseSel = { TxPktCxtId } ;
28515                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
28516      1/1          		if ( ! Sys_Clk_RstN )
28517      1/1          			u_3d2e &lt;= #1.0 ( 6'b0 );
28518      1/1          		else if ( u_5717 )
28519      <font color = "red">0/1     ==>  			u_3d2e &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_141015_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod398.html#inst_tag_141015" >config_ss_tb.DUT.flexnoc.Switch13_main.Mux_sram_axi_s1_T.Am</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       28373
 EXPRESSION (Keep ? GntReg : Gnt)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_141015_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod398.html#inst_tag_141015" >config_ss_tb.DUT.flexnoc.Switch13_main.Mux_sram_axi_s1_T.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">79</td>
<td class="rt">2</td>
<td class="rt">2.53  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">2756</td>
<td class="rt">7</td>
<td class="rt">0.25  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1378</td>
<td class="rt">4</td>
<td class="rt">0.29  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1378</td>
<td class="rt">3</td>
<td class="rt">0.22  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">1524</td>
<td class="rt">7</td>
<td class="rt">0.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">762</td>
<td class="rt">4</td>
<td class="rt">0.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">762</td>
<td class="rt">3</td>
<td class="rt">0.39  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">39</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">1232</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">616</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">616</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Req[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ReqArbIn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxLock[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GntReg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_0_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_1_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_2_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Data[142:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Int_3_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntReq[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Keep</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>LockSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_0_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_1_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_2_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PwrPipe_3_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sel[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_141015_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod398.html#inst_tag_141015" >config_ss_tb.DUT.flexnoc.Switch13_main.Mux_sram_axi_s1_T.Am</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">28373</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">28483</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">28516</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28373      	,	.Rx_Vld( TxPkt_Vld )
           	 	                    
28374      	,	.Sys_Clk( Sys_Clk )
           	 	                   
28375      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
28376      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
28377      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
28378      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
28379      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
28380      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
28381      	,	.Sys_Pwr_Idle( Pwr_RspPipe_Idle )
           	 	                                 
28382      	,	.Sys_Pwr_WakeUp( Pwr_RspPipe_WakeUp )
           	 	                                     
28383      	,	.Tx_Data( TxErr_Data )
           	 	                      
28384      	,	.Tx_Head( TxErr_Head )
           	 	                      
28385      	,	.Tx_Rdy( TxErr_Rdy )
           	 	                    
28386      	,	.Tx_Tail( TxErr_Tail )
           	 	                      
28387      	,	.Tx_Vld( TxErr_Vld )
           	 	                    
28388      	,	.WakeUp_Rx( )
           	 	             
28389      	);
           	  
28390      	assign Empty = CxtUsed == 1'b0 & Pwr_RspPipe_Idle & Pwr_Trn_Idle & Pwr_FwdPostAlloc_Idle;
           	                                                                                         
28391      	assign RxInt_Data = Rx_Data;
           	                            
28392      	assign u_2c5e = RxInt_Data [107:38];
           	                                    
28393      	assign RxInData = RxInt_Data [37:0];
           	                                    
28394      	assign RxIn_Data =
           	                  
28395      		{			{	u_2c5e [69]
           		 			 	           
28396      			,	u_2c5e [68:55]
           			 	              
28397      			,	u_2c5e [54:51]
           			 	              
28398      			,	u_2c5e [50:49]
           			 	              
28399      			,	u_2c5e [48:42]
           			 	              
28400      			,	u_2c5e [41:11]
           			 	              
28401      			,	u_2c5e [10:3]
           			 	             
28402      			,	u_2c5e [2:0]
           			 	            
28403      			}
           			 
28404      		,
           		 
28405      		RxInData
           		        
28406      		};
           		  
28407      	assign RxInt_Head = Rx_Head;
           	                            
28408      	assign RxIn_Head = RxInt_Head;
           	                              
28409      	assign RxInt_Tail = Rx_Tail;
           	                            
28410      	assign RxIn_Tail = RxInt_Tail;
           	                              
28411      	assign RxInt_Vld = Rx_Vld;
           	                          
28412      	assign RxIn_Vld = RxInt_Vld;
           	                            
28413      	assign TxLcl_Rdy = Tx_Rdy;
           	                          
28414      	assign TxIn_Rdy = TxLcl_Rdy;
           	                            
28415      	rsnoc_z_H_R_G_T2_F_U_0abfadf8 If(
           	                                 
28416      		.AddrMask( IdInfo_0_AddrMask )
           		                              
28417      	,	.CxtRd_AddLd0( ErrCxtRd_AddLd0 )
           	 	                                
28418      	,	.CxtRd_Addr4Be( ErrCxtRd_Addr4Be )
           	 	                                  
28419      	,	.CxtRd_Echo( ErrCxtRd_Echo )
           	 	                            
28420      	,	.CxtRd_Head( ErrCxtRd_Head )
           	 	                            
28421      	,	.CxtRd_Len1( ErrCxtRd_Len1 )
           	 	                            
28422      	,	.CxtRd_OpcT( ErrCxtRd_OpcT )
           	 	                            
28423      	,	.CxtRd_RouteIdZ( ErrCxtRd_RouteIdZ )
           	 	                                    
28424      	,	.CxtWr_AddLd0( ErrCxtWr_AddLd0 )
           	 	                                
28425      	,	.CxtWr_Addr4Be( ErrCxtWr_Addr4Be )
           	 	                                  
28426      	,	.CxtWr_Echo( ErrCxtWr_Echo )
           	 	                            
28427      	,	.CxtWr_Head( ErrCxtWr_Head )
           	 	                            
28428      	,	.CxtWr_Len1( ErrCxtWr_Len1 )
           	 	                            
28429      	,	.CxtWr_OpcT( ErrCxtWr_OpcT )
           	 	                            
28430      	,	.CxtWr_RouteIdZ( ErrCxtWr_RouteIdZ )
           	 	                                    
28431      	,	.Debug( IdInfo_0_Debug )
           	 	                        
28432      	,	.Empty( Empty )
           	 	               
28433      	,	.PathFound( Translation_0_PathFound )
           	 	                                     
28434      	,	.ReqRx_Data( RxIn_Data )
           	 	                        
28435      	,	.ReqRx_Head( RxIn_Head )
           	 	                        
28436      	,	.ReqRx_Rdy( RxIn_Rdy )
           	 	                      
28437      	,	.ReqRx_Tail( RxIn_Tail )
           	 	                        
28438      	,	.ReqRx_Vld( RxIn_Vld )
           	 	                      
28439      	,	.ReqTx_Data( RxErr_Data )
           	 	                         
28440      	,	.ReqTx_Head( RxErr_Head )
           	 	                         
28441      	,	.ReqTx_Rdy( RxErr_Rdy )
           	 	                       
28442      	,	.ReqTx_Tail( RxErr_Tail )
           	 	                         
28443      	,	.ReqTx_Vld( RxErr_Vld )
           	 	                       
28444      	,	.RspRx_Data( TxErr_Data )
           	 	                         
28445      	,	.RspRx_Head( TxErr_Head )
           	 	                         
28446      	,	.RspRx_Rdy( TxErr_Rdy )
           	 	                       
28447      	,	.RspRx_Tail( TxErr_Tail )
           	 	                         
28448      	,	.RspRx_Vld( TxErr_Vld )
           	 	                       
28449      	,	.RspTx_Data( TxIn_Data )
           	 	                        
28450      	,	.RspTx_Head( TxIn_Head )
           	 	                        
28451      	,	.RspTx_Rdy( TxIn_Rdy )
           	 	                      
28452      	,	.RspTx_Tail( TxIn_Tail )
           	 	                        
28453      	,	.RspTx_Vld( TxIn_Vld )
           	 	                      
28454      	,	.SubFound( Translation_0_SubFound )
           	 	                                   
28455      	,	.Sys_Clk( Sys_Clk )
           	 	                   
28456      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
28457      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
28458      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
28459      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
28460      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
28461      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
28462      	,	.Sys_Pwr_Idle( Pwr_Err_Idle )
           	 	                             
28463      	,	.Sys_Pwr_WakeUp( Pwr_Err_WakeUp )
           	 	                                 
28464      	,	.WrCxt( ErrWrCxt )
           	 	                  
28465      	);
           	  
28466      	assign Req1_Urg = Req1_OpcT == 4'b1001;
           	                                       
28467      	assign CxtEn = NextTrn & ReqHead & ~ ( Req1_Urg );
           	                                                  
28468      	assign u_5717 = CxtEn & CxtId | ErrWrCxt;
           	                                         
28469      	assign Req1_AddNttp = Req1_RawAddr & ~ { IdInfo_1_AddrMask , 2'b0 };
           	                                                                    
28470      	assign Req1_AddLd0 = Req1_AddNttp [7:0];
           	                                        
28471      	assign Rsp0_Vld = GenLcl_Rsp_Vld;
           	                                 
28472      	assign Rsp1_Vld = Rsp0_Vld;
           	                           
28473      	assign Rsp_Rdy = RxPkt_Rdy;
           	                           
28474      	assign Rsp1_Rdy = Rsp_Rdy;
           	                          
28475      	assign NextRsp1 = Rsp1_Vld & Rsp1_Rdy;
           	                                      
28476      	assign Req1_Addr4Be = Req1_Addr [1:0];
           	                                      
28477      	assign Cxt_0 = { u_3d2e , u_77fb , u_da22 , u_31e2 , u_bb4d , u_f3f5 , u_703a };
           	                                                                                
28478      	assign CxtPkt_AddLd0 = u_4e00 [18:11];
           	                                      
28479      	assign CxtPkt_Addr4Be = u_4e00 [9:8];
           	                                     
28480      	assign CxtPkt_Echo = u_4e00 [25:23];
           	                                    
28481      	assign CxtPkt_Head = u_4e00 [10];
           	                                 
28482      	assign CxtPkt_Len1 = u_4e00 [31:26];
           	                                    
28483      	assign CxtPkt_OpcT = u_4e00 [22:19];
           	                                    
28484      	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
           	                                      
28485      	assign u_b46 = Cxt_0;
           	                     
28486      	assign CxtRsp1_Head = u_b46 [10];
           	                                 
28487      	assign Rsp1_Head = CxtRsp1_Head;
           	                                
28488      	assign Rsp_Head = Rsp1_Head;
           	                            
28489      	assign RxPkt_Head = Rsp_Head;
           	                             
28490      	assign Rsp0_Last = GenLcl_Rsp_Last;
           	                                   
28491      	assign Rsp1_Last = Rsp0_Last;
           	                             
28492      	assign Rsp_Last = Rsp1_Last;
           	                            
28493      	assign RxPkt_Last = Rsp_Last;
           	                             
28494      	assign CxtRsp1_OpcT = u_b46 [22:19];
           	                                    
28495      	assign Rsp_OpcT = CxtRsp1_OpcT;
           	                               
28496      	assign RxPkt_Opc = Rsp_OpcT;
           	                            
28497      	assign CxtRsp1_Addr4Be = u_b46 [9:8];
           	                                     
28498      	assign CxtRsp1_Len1 = u_b46 [31:26];
           	                                    
28499      	assign Rsp_Be =
           	               
28500      		RspBe
           		     
28501      		&	{ 4 { ( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) }  };
           		 	                                                                                                                     
28502      	assign Rsp0_Data = GenLcl_Rsp_Data;
           	                                   
28503      	assign Rsp1_Data = Rsp0_Data;
           	                             
28504      	assign Rsp_Data = Rsp1_Data;
           	                            
28505      	assign Rsp_DataLast = Rsp_Last;
           	                               
28506      	assign Rsp0_Status = GenLcl_Rsp_Status;
           	                                       
28507      	assign Rsp1_Status = Rsp0_Status;
           	                                 
28508      	assign Rsp2_Status = Rsp1_Status;
           	                                 
28509      	assign Rsp_DataErr = Rsp2_Status == 2'b01;
           	                                          
28510      	assign RxPkt_Pld = Rsp_Pld;
           	                           
28511      	assign RxPkt_Status = Rsp_Status;
           	                                 
28512      	assign Rsp_Vld = Rsp1_Vld;
           	                          
28513      	assign RxPkt_Vld = Rsp_Vld;
           	                           
28514      	assign uu_4e00_caseSel = { TxPktCxtId } ;
           	                                         
28515      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
28516      		if ( ! Sys_Clk_RstN )
           		                     
28517      			u_3d2e <= #1.0 ( 6'b0 );
           			                        
28518      		else if ( u_5717 )
           		                  
28519      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-1-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28483      	assign CxtPkt_OpcT = u_4e00 [22:19];
           	<font color = "green">-1-</font>                                    
28484      	assign CxtPkt_RouteIdZ = u_4e00 [7:0];
           <font color = "green">	==></font>
28485      	assign u_b46 = Cxt_0;
           	<font color = "red">-2-</font>                     
28486      	assign CxtRsp1_Head = u_b46 [10];
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
28516      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
28517      			u_3d2e <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
28518      		else if ( u_5717 )
           		     <font color = "red">-2-</font>  
28519      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_141012">
    <li>
      <a href="#inst_tag_141012_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_141012_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_141012_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_141012_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_141013">
    <li>
      <a href="#inst_tag_141013_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_141013_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_141013_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_141013_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_141014">
    <li>
      <a href="#inst_tag_141014_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_141014_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_141014_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_141014_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_141015">
    <li>
      <a href="#inst_tag_141015_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_141015_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_141015_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_141015_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_A_M_4e10f310_D143e0p0">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
