/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 448 208 616 224)
	(text "INPUT" (rect 125 0 161 13)(font "Arial" (font_size 6)))
	(text "SW[1..0]" (rect 5 0 59 15)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 152 20)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 464 160 544 184))
)
(pin
	(output)
	(rect 832 208 1008 224)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "HEX0[6..0]" (rect 90 0 157 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1032 168 1104 192))
)
(pin
	(output)
	(rect 832 224 1008 240)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "LEDR[3..0]" (rect 90 0 159 15)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1040 216 1112 240))
)
(pin
	(output)
	(rect 832 240 1008 256)
	(text "OUTPUT" (rect 1 0 51 13)(font "Arial" (font_size 6)))
	(text "LEDG[3..0]" (rect 90 0 157 19)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1040 256 1112 280))
)
(symbol
	(rect 656 184 832 296)
	(text "Controlador" (rect 5 0 81 15)(font "Arial" ))
	(text "inst7" (rect 8 96 39 115)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "sw[1..0]" (rect 0 0 49 15)(font "Arial" ))
		(text "sw[1..0]" (rect 21 27 70 42)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 21 43 38 58)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 176 32)
		(output)
		(text "HEX0[6..0]" (rect 0 0 67 15)(font "Arial" ))
		(text "HEX0[6..0]" (rect 99 27 166 42)(font "Arial" ))
		(line (pt 176 32)(pt 160 32)(line_width 3))
	)
	(port
		(pt 176 48)
		(output)
		(text "LEDR[3..0]" (rect 0 0 69 15)(font "Arial" ))
		(text "LEDR[3..0]" (rect 97 43 166 58)(font "Arial" ))
		(line (pt 176 48)(pt 160 48)(line_width 3))
	)
	(port
		(pt 176 64)
		(output)
		(text "LEDG[3..0]" (rect 0 0 69 15)(font "Arial" ))
		(text "LEDG[3..0]" (rect 97 59 166 74)(font "Arial" ))
		(line (pt 176 64)(pt 160 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 160 96))
	)
)
(connector
	(pt 432 232)
	(pt 656 232)
)
(connector
	(pt 616 216)
	(pt 656 216)
	(bus)
)
