m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/tsapiv/POC/PureFPGA/Verilog_Components/simulation/modelsim
vClock
Z1 !s110 1610448671
!i10b 1
!s100 dgX]3OCMccOj<8SL@WmO`1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IM5NAWo^9fhhIi1N``9S5C3
R0
Z3 w1609607271
8/home/tsapiv/POC/PureFPGA/Verilog_Components/Clock_sim/Clock.vo
F/home/tsapiv/POC/PureFPGA/Verilog_Components/Clock_sim/Clock.vo
!i122 0
L0 32 267
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OV;L;2020.3;71
r1
!s85 0
31
Z6 !s108 1610448671.000000
!s107 /home/tsapiv/POC/PureFPGA/Verilog_Components/Clock_sim/Clock.vo|
!s90 -reportprogress|300|/home/tsapiv/POC/PureFPGA/Verilog_Components/Clock_sim/Clock.vo|
!i113 1
Z7 tCvgOpt 0
n@clock
vdecoder64
R1
!i10b 1
!s100 PK]V:9UoJg>R[`_AART?O2
R2
I_Ena_X]JW1]^bGG5LezCi1
R0
R3
8/home/tsapiv/POC/PureFPGA/Verilog_Components/Decoder64.v
F/home/tsapiv/POC/PureFPGA/Verilog_Components/Decoder64.v
!i122 2
L0 1 69
R4
R5
r1
!s85 0
31
R6
!s107 /home/tsapiv/POC/PureFPGA/Verilog_Components/Decoder64.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/tsapiv/POC/PureFPGA/Verilog_Components|/home/tsapiv/POC/PureFPGA/Verilog_Components/Decoder64.v|
!i113 1
Z8 o-vlog01compat -work work
Z9 !s92 -vlog01compat -work work +incdir+/home/tsapiv/POC/PureFPGA/Verilog_Components
R7
vdecoder8
R1
!i10b 1
!s100 DQ@YclAjAQ@>j2S@DJTd;0
R2
I?m:LeSNUbGg>5ck:D=?aN1
R0
R3
8/home/tsapiv/POC/PureFPGA/Verilog_Components/Decoder8.v
F/home/tsapiv/POC/PureFPGA/Verilog_Components/Decoder8.v
!i122 3
L0 1 14
R4
R5
r1
!s85 0
31
R6
!s107 /home/tsapiv/POC/PureFPGA/Verilog_Components/Decoder8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/tsapiv/POC/PureFPGA/Verilog_Components|/home/tsapiv/POC/PureFPGA/Verilog_Components/Decoder8.v|
!i113 1
R8
R9
R7
vmemory_manager
R1
!i10b 1
!s100 U^PTG@JzQUMX3o:LE8GTT0
R2
IMm5_8]PAE@o^<U8P5zn@71
R0
w1610436871
8/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v
F/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v
!i122 1
L0 1 66
R4
R5
r1
!s85 0
31
R6
!s107 /home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/tsapiv/POC/PureFPGA/Verilog_Components|/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v|
!i113 1
R8
R9
R7
vMemoryManagerTest
R1
!i10b 1
!s100 mI5o]?>1oNUZ=7I:Y9iS@2
R2
I<>1WR5NTnggiB<^<^D9B^0
R0
w1610448558
8/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManagerTest.v
F/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManagerTest.v
!i122 4
L0 1 79
R4
R5
r1
!s85 0
31
R6
!s107 /home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManagerTest.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/tsapiv/POC/PureFPGA/Verilog_Components|/home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManagerTest.v|
!i113 1
R8
R9
R7
n@memory@manager@test
