

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Sun Jan 24 08:16:21 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_top_Pipeline_Loop_children_fu_295     |top_Pipeline_Loop_children     |        5|        5|  16.665 ns|  16.665 ns|    5|    5|       no|
        |grp_top_Pipeline_VITIS_LOOP_154_1_fu_303  |top_Pipeline_VITIS_LOOP_154_1  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_subT1_pipl_fu_312                     |subT1_pipl                     |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_top_Pipeline_VITIS_LOOP_199_1_fu_351  |top_Pipeline_VITIS_LOOP_199_1  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 16 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%max_child_loc = alloca i64 1"   --->   Operation 17 'alloca' 'max_child_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14"   --->   Operation 18 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem0, void @empty_0, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_8, void @empty_7, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %X_V_data_V, i3 %X_V_keep_V, i1 %X_V_last_V, void @empty_6, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %X_V_data_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %X_V_keep_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %X_V_last_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ids_V_data_V, i4 %ids_V_keep_V, i1 %ids_V_last_V, void @empty_6, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ids_V_data_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %ids_V_keep_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ids_V_last_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %out_r, void @empty_6, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %out_r"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %adj_list, void @empty_17, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_16, void @empty_19, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_18"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %adj_list, void @empty_15, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_18"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %flushs"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flushs, void @empty_17, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_16, void @empty_9, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flushs, void @empty_10, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_16, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%xbarpipe = alloca i64 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:43]   --->   Operation 38 'alloca' 'xbarpipe' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 1> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @xbarpipe_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i3 %xbarpipe, i3 %xbarpipe"   --->   Operation 39 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %xbarpipe, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%xbarIDRpipe = alloca i64 1"   --->   Operation 41 'alloca' 'xbarIDRpipe' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 52> <Depth = 1> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @xbarIDRpipe_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i52 %xbarIDRpipe, i52 %xbarIDRpipe"   --->   Operation 42 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %xbarIDRpipe, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%IDRpipe1 = alloca i64 1"   --->   Operation 44 'alloca' 'IDRpipe1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 52> <Depth = 32> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipe1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i52 %IDRpipe1, i52 %IDRpipe1"   --->   Operation 45 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %IDRpipe1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%IDRpipe2 = alloca i64 1"   --->   Operation 47 'alloca' 'IDRpipe2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 52> <Depth = 32> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipe2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i52 %IDRpipe2, i52 %IDRpipe2"   --->   Operation 48 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %IDRpipe2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%IDRpipe3 = alloca i64 1"   --->   Operation 50 'alloca' 'IDRpipe3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 52> <Depth = 32> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipe3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i52 %IDRpipe3, i52 %IDRpipe3"   --->   Operation 51 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %IDRpipe3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Wsigpipe1 = alloca i64 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:63]   --->   Operation 53 'alloca' 'Wsigpipe1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @Wsigpipe1_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %Wsigpipe1, i1 %Wsigpipe1"   --->   Operation 54 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Wsigpipe1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%Wsigpipe2 = alloca i64 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:66]   --->   Operation 56 'alloca' 'Wsigpipe2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @Wsigpipe2_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %Wsigpipe2, i1 %Wsigpipe2"   --->   Operation 57 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Wsigpipe2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%Wsigpipe3 = alloca i64 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:69]   --->   Operation 59 'alloca' 'Wsigpipe3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @Wsigpipe3_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %Wsigpipe3, i1 %Wsigpipe3"   --->   Operation 60 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Wsigpipe3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%OutTuppipe1 = alloca i64 1"   --->   Operation 62 'alloca' 'OutTuppipe1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @OutTuppipe1_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %OutTuppipe1, i128 %OutTuppipe1"   --->   Operation 63 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %OutTuppipe1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%OutTuppipe2 = alloca i64 1"   --->   Operation 65 'alloca' 'OutTuppipe2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @OutTuppipe2_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %OutTuppipe2, i128 %OutTuppipe2"   --->   Operation 66 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %OutTuppipe2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%OutTuppipe3 = alloca i64 1"   --->   Operation 68 'alloca' 'OutTuppipe3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @OutTuppipe3_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i128 %OutTuppipe3, i128 %OutTuppipe3"   --->   Operation 69 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %OutTuppipe3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i3 %xbarpipe, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:44]   --->   Operation 71 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln48 = specmemcore void @_ssdm_op_SpecMemCore, i52 %xbarIDRpipe, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:48]   --->   Operation 72 'specmemcore' 'specmemcore_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln54 = specmemcore void @_ssdm_op_SpecMemCore, i52 %IDRpipe1, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:54]   --->   Operation 73 'specmemcore' 'specmemcore_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln57 = specmemcore void @_ssdm_op_SpecMemCore, i52 %IDRpipe2, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:57]   --->   Operation 74 'specmemcore' 'specmemcore_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln60 = specmemcore void @_ssdm_op_SpecMemCore, i52 %IDRpipe3, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:60]   --->   Operation 75 'specmemcore' 'specmemcore_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln64 = specmemcore void @_ssdm_op_SpecMemCore, i1 %Wsigpipe1, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:64]   --->   Operation 76 'specmemcore' 'specmemcore_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln67 = specmemcore void @_ssdm_op_SpecMemCore, i1 %Wsigpipe2, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:67]   --->   Operation 77 'specmemcore' 'specmemcore_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln70 = specmemcore void @_ssdm_op_SpecMemCore, i1 %Wsigpipe3, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:70]   --->   Operation 78 'specmemcore' 'specmemcore_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln74 = specmemcore void @_ssdm_op_SpecMemCore, i128 %OutTuppipe1, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:74]   --->   Operation 79 'specmemcore' 'specmemcore_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln77 = specmemcore void @_ssdm_op_SpecMemCore, i128 %OutTuppipe2, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:77]   --->   Operation 80 'specmemcore' 'specmemcore_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln80 = specmemcore void @_ssdm_op_SpecMemCore, i128 %OutTuppipe3, i64 666, i64 10, i64 18446744073709551615" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:80]   --->   Operation 81 'specmemcore' 'specmemcore_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln95 = br void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:95]   --->   Operation 82 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.22>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i24P0A.i3P0A.i1P0A, i24 %X_V_data_V, i3 %X_V_keep_V, i1 %X_V_last_V, i32 1"   --->   Operation 83 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %tmp, void, void %_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:95]   --->   Operation 84 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%empty_40 = read i28 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i1P0A, i24 %X_V_data_V, i3 %X_V_keep_V, i1 %X_V_last_V"   --->   Operation 86 'read' 'empty_40' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_cast = extractvalue i28 %empty_40"   --->   Operation 87 'extractvalue' 'p_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln740 = trunc i24 %p_cast"   --->   Operation 88 'trunc' 'trunc_ln740' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%V_V = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %trunc_ln740, i8 0"   --->   Operation 89 'bitconcatenate' 'V_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%empty_41 = read i37 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i1P0A, i32 %ids_V_data_V, i4 %ids_V_keep_V, i1 %ids_V_last_V"   --->   Operation 90 'read' 'empty_41' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i37 %empty_41"   --->   Operation 91 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i32 %tmp_data_V"   --->   Operation 92 'trunc' 'trunc_ln712' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%root_numv_0_load = load i20 %root_numv_0"   --->   Operation 93 'load' 'root_numv_0_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%root_numv_1_load = load i20 %root_numv_1"   --->   Operation 94 'load' 'root_numv_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%root_numv_2_load = load i20 %root_numv_2"   --->   Operation 95 'load' 'root_numv_2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.41ns)   --->   "%tmp_s = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 %root_numv_0_load, i20 %root_numv_1_load, i20 %root_numv_2_load, i2 %trunc_ln712"   --->   Operation 96 'mux' 'tmp_s' <Predicate = (tmp)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.80ns)   --->   "%add_ln712 = add i20 %tmp_s, i20 %V_V"   --->   Operation 97 'add' 'add_ln712' <Predicate = (tmp)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.49ns)   --->   "%switch_ln712 = switch i2 %trunc_ln712, void %branch2, i2 0, void %branch0, i2 1, void %branch1"   --->   Operation 98 'switch' 'switch_ln712' <Predicate = (tmp)> <Delay = 0.49>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln712 = store i20 %add_ln712, i20 %root_numv_1"   --->   Operation 99 'store' 'store_ln712' <Predicate = (tmp & trunc_ln712 == 1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln712 = br void %_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8"   --->   Operation 100 'br' 'br_ln712' <Predicate = (tmp & trunc_ln712 == 1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln712 = store i20 %add_ln712, i20 %root_numv_0"   --->   Operation 101 'store' 'store_ln712' <Predicate = (tmp & trunc_ln712 == 0)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln712 = br void %_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8"   --->   Operation 102 'br' 'br_ln712' <Predicate = (tmp & trunc_ln712 == 0)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln712 = store i20 %add_ln712, i20 %root_numv_2"   --->   Operation 103 'store' 'store_ln712' <Predicate = (tmp & trunc_ln712 != 0 & trunc_ln712 != 1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln712 = br void %_ZN8ap_fixedILi20ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi20ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit8"   --->   Operation 104 'br' 'br_ln712' <Predicate = (tmp & trunc_ln712 != 0 & trunc_ln712 != 1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%root_numv_0_load_1 = load i20 %root_numv_0" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:109]   --->   Operation 105 'load' 'root_numv_0_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%root_numv_1_load_1 = load i20 %root_numv_1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:109]   --->   Operation 106 'load' 'root_numv_1_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%root_numv_2_load_1 = load i20 %root_numv_2" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:109]   --->   Operation 107 'load' 'root_numv_2_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln109 = call void @top_Pipeline_Loop_children, i20 %root_numv_0_load_1, i20 %root_numv_1_load_1, i20 %root_numv_2_load_1, i3 %max_child_loc" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:109]   --->   Operation 108 'call' 'call_ln109' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.34>
ST_3 : Operation 109 [1/2] (0.34ns)   --->   "%call_ln109 = call void @top_Pipeline_Loop_children, i20 %root_numv_0_load_1, i20 %root_numv_1_load_1, i20 %root_numv_2_load_1, i3 %max_child_loc" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:109]   --->   Operation 109 'call' 'call_ln109' <Predicate = true> <Delay = 0.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%max_child_loc_load = load i3 %max_child_loc"   --->   Operation 110 'load' 'max_child_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i3P0A, i3 %xbarpipe, i3 %max_child_loc_load" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 111 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 1> <FIFO>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i12.i8.i32, i12 %trunc_ln740, i8 0, i32 %tmp_data_V" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 112 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i52P0A, i52 %xbarIDRpipe, i52 %tmp_2" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 113 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 52> <Depth = 1> <FIFO>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%empty_42 = wait i32 @_ssdm_op_Wait"   --->   Operation 114 'wait' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_154_1, i52 %xbarIDRpipe, i52 %IDRpipe1, i3 %xbarpipe, i52 %IDRpipe2, i52 %IDRpipe3"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_154_1, i52 %xbarIDRpipe, i52 %IDRpipe1, i3 %xbarpipe, i52 %IDRpipe2, i52 %IDRpipe3"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%empty_43 = wait i32 @_ssdm_op_Wait"   --->   Operation 117 'wait' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %Wsigpipe1, i1 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 118 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_7 : Operation 119 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %Wsigpipe2, i1 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 119 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_7 : Operation 120 [1/1] (1.21ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %Wsigpipe3, i1 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 120 'write' 'write_ln173' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>

State 8 <SV = 7> <Delay = 0.41>
ST_8 : Operation 121 [2/2] (0.41ns)   --->   "%call_ln133 = call void @subT1_pipl, i52 %IDRpipe1, i1 %Wsigpipe1, i128 %OutTuppipe1, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:133]   --->   Operation 121 'call' 'call_ln133' <Predicate = true> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln133 = call void @subT1_pipl, i52 %IDRpipe1, i1 %Wsigpipe1, i128 %OutTuppipe1, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:133]   --->   Operation 122 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.41>
ST_10 : Operation 123 [2/2] (0.41ns)   --->   "%call_ln134 = call void @subT1_pipl, i52 %IDRpipe2, i1 %Wsigpipe2, i128 %OutTuppipe2, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:134]   --->   Operation 123 'call' 'call_ln134' <Predicate = true> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln134 = call void @subT1_pipl, i52 %IDRpipe2, i1 %Wsigpipe2, i128 %OutTuppipe2, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:134]   --->   Operation 124 'call' 'call_ln134' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.41>
ST_12 : Operation 125 [2/2] (0.41ns)   --->   "%call_ln135 = call void @subT1_pipl, i52 %IDRpipe3, i1 %Wsigpipe3, i128 %OutTuppipe3, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:135]   --->   Operation 125 'call' 'call_ln135' <Predicate = true> <Delay = 0.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln135 = call void @subT1_pipl, i52 %IDRpipe3, i1 %Wsigpipe3, i128 %OutTuppipe3, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i1 %lev3_numc_V, i20 %lev3_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev4_numc_V, i20 %lev4_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev5_numc_V, i20 %lev5_ucta_V, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:135]   --->   Operation 126 'call' 'call_ln135' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%empty_44 = wait i32 @_ssdm_op_Wait"   --->   Operation 127 'wait' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_199_1, i128 %OutTuppipe1, i128 %OutTuppipe3, i128 %OutTuppipe2, i128 %out_r"   --->   Operation 128 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.21>
ST_15 : Operation 129 [1/2] (1.21ns)   --->   "%call_ln0 = call void @top_Pipeline_VITIS_LOOP_199_1, i128 %OutTuppipe1, i128 %OutTuppipe3, i128 %OutTuppipe2, i128 %out_r"   --->   Operation 129 'call' 'call_ln0' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln95 = br void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:95]   --->   Operation 130 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln138 = ret" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:138]   --->   Operation 131 'ret' 'ret_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ X_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ X_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ X_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ids_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ids_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ids_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ adj_list]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flushs]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ root_numv_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ root_numv_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ root_numv_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ lev3_numc_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lev3_ucta_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ lev4_numc_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lev4_ucta_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ lev5_numc_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lev5_ucta_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_child_loc      (alloca        ) [ 00111111111111110]
spectopmodule_ln0  (spectopmodule ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
xbarpipe           (alloca        ) [ 01111111111111110]
empty              (specchannel   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
xbarIDRpipe        (alloca        ) [ 01111111111111110]
empty_30           (specchannel   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
IDRpipe1           (alloca        ) [ 01111111111111110]
empty_31           (specchannel   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
IDRpipe2           (alloca        ) [ 01111111111111110]
empty_32           (specchannel   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
IDRpipe3           (alloca        ) [ 01111111111111110]
empty_33           (specchannel   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
Wsigpipe1          (alloca        ) [ 01111111111111110]
empty_34           (specchannel   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
Wsigpipe2          (alloca        ) [ 01111111111111110]
empty_35           (specchannel   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
Wsigpipe3          (alloca        ) [ 01111111111111110]
empty_36           (specchannel   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
OutTuppipe1        (alloca        ) [ 01111111111111110]
empty_37           (specchannel   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
OutTuppipe2        (alloca        ) [ 01111111111111110]
empty_38           (specchannel   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
OutTuppipe3        (alloca        ) [ 01111111111111110]
empty_39           (specchannel   ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specmemcore_ln44   (specmemcore   ) [ 00000000000000000]
specmemcore_ln48   (specmemcore   ) [ 00000000000000000]
specmemcore_ln54   (specmemcore   ) [ 00000000000000000]
specmemcore_ln57   (specmemcore   ) [ 00000000000000000]
specmemcore_ln60   (specmemcore   ) [ 00000000000000000]
specmemcore_ln64   (specmemcore   ) [ 00000000000000000]
specmemcore_ln67   (specmemcore   ) [ 00000000000000000]
specmemcore_ln70   (specmemcore   ) [ 00000000000000000]
specmemcore_ln74   (specmemcore   ) [ 00000000000000000]
specmemcore_ln77   (specmemcore   ) [ 00000000000000000]
specmemcore_ln80   (specmemcore   ) [ 00000000000000000]
br_ln95            (br            ) [ 00000000000000000]
tmp                (nbreadreq     ) [ 00111111111111110]
br_ln95            (br            ) [ 00000000000000000]
specloopname_ln0   (specloopname  ) [ 00000000000000000]
empty_40           (read          ) [ 00000000000000000]
p_cast             (extractvalue  ) [ 00000000000000000]
trunc_ln740        (trunc         ) [ 00011000000000000]
V_V                (bitconcatenate) [ 00000000000000000]
empty_41           (read          ) [ 00000000000000000]
tmp_data_V         (extractvalue  ) [ 00011000000000000]
trunc_ln712        (trunc         ) [ 00111111111111110]
root_numv_0_load   (load          ) [ 00000000000000000]
root_numv_1_load   (load          ) [ 00000000000000000]
root_numv_2_load   (load          ) [ 00000000000000000]
tmp_s              (mux           ) [ 00000000000000000]
add_ln712          (add           ) [ 00000000000000000]
switch_ln712       (switch        ) [ 00000000000000000]
store_ln712        (store         ) [ 00000000000000000]
br_ln712           (br            ) [ 00000000000000000]
store_ln712        (store         ) [ 00000000000000000]
br_ln712           (br            ) [ 00000000000000000]
store_ln712        (store         ) [ 00000000000000000]
br_ln712           (br            ) [ 00000000000000000]
root_numv_0_load_1 (load          ) [ 00010000000000000]
root_numv_1_load_1 (load          ) [ 00010000000000000]
root_numv_2_load_1 (load          ) [ 00010000000000000]
call_ln109         (call          ) [ 00000000000000000]
max_child_loc_load (load          ) [ 00000000000000000]
write_ln173        (write         ) [ 00000000000000000]
tmp_2              (bitconcatenate) [ 00000000000000000]
write_ln173        (write         ) [ 00000000000000000]
empty_42           (wait          ) [ 00000000000000000]
call_ln0           (call          ) [ 00000000000000000]
empty_43           (wait          ) [ 00000000000000000]
write_ln173        (write         ) [ 00000000000000000]
write_ln173        (write         ) [ 00000000000000000]
write_ln173        (write         ) [ 00000000000000000]
call_ln133         (call          ) [ 00000000000000000]
call_ln134         (call          ) [ 00000000000000000]
call_ln135         (call          ) [ 00000000000000000]
empty_44           (wait          ) [ 00000000000000000]
call_ln0           (call          ) [ 00000000000000000]
br_ln95            (br            ) [ 00000000000000000]
ret_ln138          (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="X_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ids_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ids_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ids_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ids_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ids_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ids_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="adj_list">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="adj_list"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="flushs">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flushs"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="root_numv_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="root_numv_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="root_numv_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="root_numv_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="root_numv_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="root_numv_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="lev3_numc_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev3_numc_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="lev3_ucta_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev3_ucta_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="lev4_numc_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev4_numc_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="lev4_ucta_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev4_ucta_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="lev5_numc_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev5_numc_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="lev5_ucta_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lev5_ucta_V"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xbarpipe_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xbarIDRpipe_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDRpipe1_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDRpipe2_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDRpipe3_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wsigpipe1_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wsigpipe2_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wsigpipe3_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutTuppipe1_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutTuppipe2_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutTuppipe3_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i24P0A.i3P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i12.i8"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i20.i2"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_Pipeline_Loop_children"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i12.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i52P0A"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_Pipeline_VITIS_LOOP_154_1"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subT1_pipl"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_Pipeline_VITIS_LOOP_199_1"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="max_child_loc_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_child_loc/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xbarpipe_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xbarpipe/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="xbarIDRpipe_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xbarIDRpipe/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="IDRpipe1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IDRpipe1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="IDRpipe2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IDRpipe2/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="IDRpipe3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IDRpipe3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="Wsigpipe1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Wsigpipe1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="Wsigpipe2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Wsigpipe2/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="Wsigpipe3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Wsigpipe3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="OutTuppipe1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OutTuppipe1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="OutTuppipe2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OutTuppipe2/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="OutTuppipe3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="OutTuppipe3/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_nbreadreq_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="0" index="3" bw="1" slack="0"/>
<pin id="235" dir="0" index="4" bw="1" slack="0"/>
<pin id="236" dir="1" index="5" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="empty_40_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="28" slack="0"/>
<pin id="244" dir="0" index="1" bw="24" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="0" index="3" bw="1" slack="0"/>
<pin id="247" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_40/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="empty_41_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="37" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="0" index="3" bw="1" slack="0"/>
<pin id="257" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_41/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_ln173_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="3"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="write_ln173_write_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="52" slack="3"/>
<pin id="271" dir="0" index="2" bw="52" slack="0"/>
<pin id="272" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="write_ln173_write_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="6"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="write_ln173_write_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="0" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="6"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="write_ln173_write_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="0" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="6"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_top_Pipeline_Loop_children_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="20" slack="0"/>
<pin id="298" dir="0" index="2" bw="20" slack="0"/>
<pin id="299" dir="0" index="3" bw="20" slack="0"/>
<pin id="300" dir="0" index="4" bw="3" slack="1"/>
<pin id="301" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_top_Pipeline_VITIS_LOOP_154_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="0" slack="0"/>
<pin id="305" dir="0" index="1" bw="52" slack="4"/>
<pin id="306" dir="0" index="2" bw="52" slack="4"/>
<pin id="307" dir="0" index="3" bw="3" slack="4"/>
<pin id="308" dir="0" index="4" bw="52" slack="4"/>
<pin id="309" dir="0" index="5" bw="52" slack="4"/>
<pin id="310" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_subT1_pipl_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="52" slack="7"/>
<pin id="315" dir="0" index="2" bw="1" slack="7"/>
<pin id="316" dir="0" index="3" bw="128" slack="7"/>
<pin id="317" dir="0" index="4" bw="32" slack="0"/>
<pin id="318" dir="0" index="5" bw="1" slack="0"/>
<pin id="319" dir="0" index="6" bw="32" slack="0"/>
<pin id="320" dir="0" index="7" bw="1" slack="0"/>
<pin id="321" dir="0" index="8" bw="1" slack="0"/>
<pin id="322" dir="0" index="9" bw="20" slack="0"/>
<pin id="323" dir="0" index="10" bw="32" slack="0"/>
<pin id="324" dir="0" index="11" bw="1" slack="0"/>
<pin id="325" dir="0" index="12" bw="1" slack="0"/>
<pin id="326" dir="0" index="13" bw="20" slack="0"/>
<pin id="327" dir="0" index="14" bw="32" slack="0"/>
<pin id="328" dir="0" index="15" bw="1" slack="0"/>
<pin id="329" dir="0" index="16" bw="1" slack="0"/>
<pin id="330" dir="0" index="17" bw="20" slack="0"/>
<pin id="331" dir="0" index="18" bw="32" slack="0"/>
<pin id="332" dir="0" index="19" bw="1" slack="0"/>
<pin id="333" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln133/8 call_ln134/10 call_ln135/12 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_top_Pipeline_VITIS_LOOP_199_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="0" slack="0"/>
<pin id="353" dir="0" index="1" bw="128" slack="13"/>
<pin id="354" dir="0" index="2" bw="128" slack="13"/>
<pin id="355" dir="0" index="3" bw="128" slack="13"/>
<pin id="356" dir="0" index="4" bw="128" slack="0"/>
<pin id="357" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="28" slack="0"/>
<pin id="362" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln740_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="24" slack="0"/>
<pin id="366" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln740/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="V_V_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="20" slack="0"/>
<pin id="370" dir="0" index="1" bw="12" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="V_V/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_data_V_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="37" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln712_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln712/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="root_numv_0_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="20" slack="0"/>
<pin id="386" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="root_numv_0_load/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="root_numv_1_load_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="20" slack="0"/>
<pin id="390" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="root_numv_1_load/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="root_numv_2_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="20" slack="0"/>
<pin id="394" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="root_numv_2_load/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_s_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="20" slack="0"/>
<pin id="398" dir="0" index="1" bw="20" slack="0"/>
<pin id="399" dir="0" index="2" bw="20" slack="0"/>
<pin id="400" dir="0" index="3" bw="20" slack="0"/>
<pin id="401" dir="0" index="4" bw="2" slack="0"/>
<pin id="402" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln712_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="20" slack="0"/>
<pin id="410" dir="0" index="1" bw="20" slack="0"/>
<pin id="411" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln712_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="20" slack="0"/>
<pin id="416" dir="0" index="1" bw="20" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln712/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln712_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="20" slack="0"/>
<pin id="422" dir="0" index="1" bw="20" slack="0"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln712/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln712_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="20" slack="0"/>
<pin id="428" dir="0" index="1" bw="20" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln712/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="root_numv_0_load_1_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="20" slack="0"/>
<pin id="434" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="root_numv_0_load_1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="root_numv_1_load_1_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="20" slack="0"/>
<pin id="439" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="root_numv_1_load_1/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="root_numv_2_load_1_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="20" slack="0"/>
<pin id="444" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="root_numv_2_load_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="max_child_loc_load_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="3"/>
<pin id="449" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_child_loc_load/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="52" slack="0"/>
<pin id="453" dir="0" index="1" bw="12" slack="2"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="0" index="3" bw="32" slack="2"/>
<pin id="456" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="460" class="1005" name="max_child_loc_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="1"/>
<pin id="462" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="max_child_loc "/>
</bind>
</comp>

<comp id="466" class="1005" name="xbarpipe_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="xbarpipe "/>
</bind>
</comp>

<comp id="472" class="1005" name="xbarIDRpipe_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="52" slack="0"/>
<pin id="474" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opset="xbarIDRpipe "/>
</bind>
</comp>

<comp id="478" class="1005" name="IDRpipe1_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="52" slack="0"/>
<pin id="480" dir="1" index="1" bw="52" slack="4"/>
</pin_list>
<bind>
<opset="IDRpipe1 "/>
</bind>
</comp>

<comp id="484" class="1005" name="IDRpipe2_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="52" slack="0"/>
<pin id="486" dir="1" index="1" bw="52" slack="4"/>
</pin_list>
<bind>
<opset="IDRpipe2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="IDRpipe3_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="52" slack="0"/>
<pin id="492" dir="1" index="1" bw="52" slack="4"/>
</pin_list>
<bind>
<opset="IDRpipe3 "/>
</bind>
</comp>

<comp id="496" class="1005" name="Wsigpipe1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="Wsigpipe1 "/>
</bind>
</comp>

<comp id="502" class="1005" name="Wsigpipe2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="Wsigpipe2 "/>
</bind>
</comp>

<comp id="508" class="1005" name="Wsigpipe3_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="Wsigpipe3 "/>
</bind>
</comp>

<comp id="514" class="1005" name="OutTuppipe1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="128" slack="0"/>
<pin id="516" dir="1" index="1" bw="128" slack="7"/>
</pin_list>
<bind>
<opset="OutTuppipe1 "/>
</bind>
</comp>

<comp id="520" class="1005" name="OutTuppipe2_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="128" slack="0"/>
<pin id="522" dir="1" index="1" bw="128" slack="9"/>
</pin_list>
<bind>
<opset="OutTuppipe2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="OutTuppipe3_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="128" slack="0"/>
<pin id="528" dir="1" index="1" bw="128" slack="11"/>
</pin_list>
<bind>
<opset="OutTuppipe3 "/>
</bind>
</comp>

<comp id="535" class="1005" name="trunc_ln740_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="2"/>
<pin id="537" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln740 "/>
</bind>
</comp>

<comp id="540" class="1005" name="tmp_data_V_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="2"/>
<pin id="542" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="548" class="1005" name="root_numv_0_load_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="20" slack="1"/>
<pin id="550" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="root_numv_0_load_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="root_numv_1_load_1_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="20" slack="1"/>
<pin id="555" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="root_numv_1_load_1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="root_numv_2_load_1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="20" slack="1"/>
<pin id="560" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="root_numv_2_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="58" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="58" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="58" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="142" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="241"><net_src comp="86" pin="0"/><net_sink comp="230" pin=4"/></net>

<net id="248"><net_src comp="148" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="2" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="4" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="258"><net_src comp="154" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="8" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="267"><net_src comp="164" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="168" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="174" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="176" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="174" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="176" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="174" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="176" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="302"><net_src comp="162" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="311"><net_src comp="172" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="334"><net_src comp="178" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="312" pin=4"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="312" pin=5"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="312" pin=6"/></net>

<net id="338"><net_src comp="32" pin="0"/><net_sink comp="312" pin=7"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="312" pin=8"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="312" pin=9"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="312" pin=10"/></net>

<net id="342"><net_src comp="40" pin="0"/><net_sink comp="312" pin=11"/></net>

<net id="343"><net_src comp="42" pin="0"/><net_sink comp="312" pin=12"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="312" pin=13"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="312" pin=14"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="312" pin=15"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="312" pin=16"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="312" pin=17"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="312" pin=18"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="312" pin=19"/></net>

<net id="358"><net_src comp="180" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="14" pin="0"/><net_sink comp="351" pin=4"/></net>

<net id="363"><net_src comp="242" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="150" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="152" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="252" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="20" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="22" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="24" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="403"><net_src comp="156" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="384" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="388" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="406"><net_src comp="392" pin="1"/><net_sink comp="396" pin=3"/></net>

<net id="407"><net_src comp="380" pin="1"/><net_sink comp="396" pin=4"/></net>

<net id="412"><net_src comp="396" pin="5"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="368" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="22" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="408" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="20" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="408" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="24" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="20" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="440"><net_src comp="22" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="445"><net_src comp="24" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="295" pin=3"/></net>

<net id="450"><net_src comp="447" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="457"><net_src comp="166" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="152" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="459"><net_src comp="451" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="463"><net_src comp="182" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="295" pin=4"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="469"><net_src comp="186" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="303" pin=3"/></net>

<net id="475"><net_src comp="190" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="481"><net_src comp="194" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="483"><net_src comp="478" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="487"><net_src comp="198" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="303" pin=4"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="493"><net_src comp="202" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="303" pin=5"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="499"><net_src comp="206" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="505"><net_src comp="210" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="511"><net_src comp="214" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="517"><net_src comp="218" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="312" pin=3"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="523"><net_src comp="222" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="312" pin=3"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="351" pin=3"/></net>

<net id="529"><net_src comp="226" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="312" pin=3"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="538"><net_src comp="364" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="543"><net_src comp="376" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="451" pin=3"/></net>

<net id="551"><net_src comp="432" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="556"><net_src comp="437" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="561"><net_src comp="442" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="295" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {14 15 }
	Port: root_numv_0 | {2 }
	Port: root_numv_1 | {2 }
	Port: root_numv_2 | {2 }
	Port: subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs | {8 9 10 11 12 13 }
	Port: subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5 | {8 9 10 11 12 13 }
	Port: subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1 | {8 9 10 11 12 13 }
	Port: subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6 | {8 9 10 11 12 13 }
	Port: lev3_ucta_V | {8 9 10 11 12 13 }
	Port: subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2 | {8 9 10 11 12 13 }
	Port: subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7 | {8 9 10 11 12 13 }
	Port: lev4_ucta_V | {8 9 10 11 12 13 }
	Port: subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3 | {8 9 10 11 12 13 }
	Port: subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8 | {8 9 10 11 12 13 }
	Port: lev5_ucta_V | {8 9 10 11 12 13 }
	Port: subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4 | {8 9 10 11 12 13 }
	Port: subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9 | {8 9 10 11 12 13 }
 - Input state : 
	Port: top : X_V_data_V | {2 }
	Port: top : X_V_keep_V | {2 }
	Port: top : X_V_last_V | {2 }
	Port: top : ids_V_data_V | {2 }
	Port: top : ids_V_keep_V | {2 }
	Port: top : ids_V_last_V | {2 }
	Port: top : root_numv_0 | {2 }
	Port: top : root_numv_1 | {2 }
	Port: top : root_numv_2 | {2 }
	Port: top : subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs | {8 9 10 11 12 13 }
	Port: top : subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5 | {8 9 10 11 12 13 }
	Port: top : subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1 | {8 9 10 11 12 13 }
	Port: top : subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6 | {8 9 10 11 12 13 }
	Port: top : lev3_numc_V | {8 9 10 11 12 13 }
	Port: top : lev3_ucta_V | {8 9 10 11 12 13 }
	Port: top : subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2 | {8 9 10 11 12 13 }
	Port: top : subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7 | {8 9 10 11 12 13 }
	Port: top : lev4_numc_V | {8 9 10 11 12 13 }
	Port: top : lev4_ucta_V | {8 9 10 11 12 13 }
	Port: top : subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3 | {8 9 10 11 12 13 }
	Port: top : subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8 | {8 9 10 11 12 13 }
	Port: top : lev5_numc_V | {8 9 10 11 12 13 }
	Port: top : lev5_ucta_V | {8 9 10 11 12 13 }
	Port: top : subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4 | {8 9 10 11 12 13 }
	Port: top : subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9 | {8 9 10 11 12 13 }
  - Chain level:
	State 1
		empty : 1
		specinterface_ln0 : 1
		empty_30 : 1
		specinterface_ln0 : 1
		empty_31 : 1
		specinterface_ln0 : 1
		empty_32 : 1
		specinterface_ln0 : 1
		empty_33 : 1
		specinterface_ln0 : 1
		empty_34 : 1
		specinterface_ln0 : 1
		empty_35 : 1
		specinterface_ln0 : 1
		empty_36 : 1
		specinterface_ln0 : 1
		empty_37 : 1
		specinterface_ln0 : 1
		empty_38 : 1
		specinterface_ln0 : 1
		empty_39 : 1
		specinterface_ln0 : 1
		specmemcore_ln44 : 1
		specmemcore_ln48 : 1
		specmemcore_ln54 : 1
		specmemcore_ln57 : 1
		specmemcore_ln60 : 1
		specmemcore_ln64 : 1
		specmemcore_ln67 : 1
		specmemcore_ln70 : 1
		specmemcore_ln74 : 1
		specmemcore_ln77 : 1
		specmemcore_ln80 : 1
	State 2
		trunc_ln740 : 1
		V_V : 2
		trunc_ln712 : 1
		tmp_s : 2
		add_ln712 : 3
		switch_ln712 : 2
		store_ln712 : 4
		store_ln712 : 4
		store_ln712 : 4
		call_ln109 : 1
	State 3
	State 4
		write_ln173 : 1
		write_ln173 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|          |   grp_top_Pipeline_Loop_children_fu_295  |    0    |   114   |    97   |
|   call   | grp_top_Pipeline_VITIS_LOOP_154_1_fu_303 |    0    |    89   |    61   |
|          |           grp_subT1_pipl_fu_312          | 8.71114 |   2451  |   1111  |
|          | grp_top_Pipeline_VITIS_LOOP_199_1_fu_351 | 0.419857|   485   |   151   |
|----------|------------------------------------------|---------|---------|---------|
|    add   |             add_ln712_fu_408             |    0    |    0    |    27   |
|----------|------------------------------------------|---------|---------|---------|
|    mux   |               tmp_s_fu_396               |    0    |    0    |    14   |
|----------|------------------------------------------|---------|---------|---------|
| nbreadreq|           tmp_nbreadreq_fu_230           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   read   |           empty_40_read_fu_242           |    0    |    0    |    0    |
|          |           empty_41_read_fu_252           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |         write_ln173_write_fu_262         |    0    |    0    |    0    |
|          |         write_ln173_write_fu_268         |    0    |    0    |    0    |
|   write  |         write_ln173_write_fu_274         |    0    |    0    |    0    |
|          |         write_ln173_write_fu_281         |    0    |    0    |    0    |
|          |         write_ln173_write_fu_288         |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|extractvalue|               p_cast_fu_360              |    0    |    0    |    0    |
|          |             tmp_data_V_fu_376            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln740_fu_364            |    0    |    0    |    0    |
|          |            trunc_ln712_fu_380            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|bitconcatenate|                V_V_fu_368                |    0    |    0    |    0    |
|          |               tmp_2_fu_451               |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |  9.131  |   3139  |   1461  |
|----------|------------------------------------------|---------|---------|---------|

Memories:
+------------------------------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                                          |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------------------------------------------------------------------------------+--------+--------+--------+--------+
|                                        lev3_numc_V                                       |    -   |    0   |    0   |    1   |
|                                        lev3_ucta_V                                       |    -   |    0   |    0   |    1   |
|                                        lev4_numc_V                                       |    -   |    0   |    0   |    1   |
|                                        lev4_ucta_V                                       |    -   |    0   |    0   |    1   |
|                                        lev5_numc_V                                       |    -   |    0   |    0   |    1   |
|                                        lev5_ucta_V                                       |    -   |    0   |    0   |    1   |
| subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs |    0   |   32   |   33   |    0   |
|subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1|    0   |   32   |   33   |    0   |
|subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2|    0   |   32   |   33   |    0   |
|subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3|    0   |   32   |   33   |    0   |
|subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4|    0   |   32   |   33   |    0   |
|subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5|    0   |    2   |    3   |    0   |
|subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6|    0   |    2   |    3   |    0   |
|subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7|    0   |    2   |    3   |    0   |
|subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8|    0   |    2   |    3   |    0   |
|subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9|    0   |    2   |    3   |    0   |
+------------------------------------------------------------------------------------------+--------+--------+--------+--------+
|                                           Total                                          |    0   |   170  |   180  |    6   |
+------------------------------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     IDRpipe1_reg_478     |   52   |
|     IDRpipe2_reg_484     |   52   |
|     IDRpipe3_reg_490     |   52   |
|    OutTuppipe1_reg_514   |   128  |
|    OutTuppipe2_reg_520   |   128  |
|    OutTuppipe3_reg_526   |   128  |
|     Wsigpipe1_reg_496    |    1   |
|     Wsigpipe2_reg_502    |    1   |
|     Wsigpipe3_reg_508    |    1   |
|   max_child_loc_reg_460  |    3   |
|root_numv_0_load_1_reg_548|   20   |
|root_numv_1_load_1_reg_553|   20   |
|root_numv_2_load_1_reg_558|   20   |
|    tmp_data_V_reg_540    |   32   |
|    trunc_ln740_reg_535   |   12   |
|    xbarIDRpipe_reg_472   |   52   |
|     xbarpipe_reg_466     |    3   |
+--------------------------+--------+
|           Total          |   705  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------|
| grp_top_Pipeline_Loop_children_fu_295 |  p1  |   2  |  20  |   40   ||    9    |
| grp_top_Pipeline_Loop_children_fu_295 |  p2  |   2  |  20  |   40   ||    9    |
| grp_top_Pipeline_Loop_children_fu_295 |  p3  |   2  |  20  |   40   ||    9    |
|         grp_subT1_pipl_fu_312         |  p1  |   3  |  52  |   156  ||    14   |
|         grp_subT1_pipl_fu_312         |  p2  |   3  |   1  |    3   ||    14   |
|         grp_subT1_pipl_fu_312         |  p3  |   3  |  128 |   384  ||    14   |
|---------------------------------------|------|------|------|--------||---------||---------|
|                 Total                 |      |      |      |   663  || 2.42057 ||    69   |
|---------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |  3139  |  1461  |    -   |
|   Memory  |    0   |    -   |   170  |   180  |    6   |
|Multiplexer|    -   |    2   |    -   |   69   |    -   |
|  Register |    -   |    -   |   705  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   11   |  4014  |  1710  |    6   |
+-----------+--------+--------+--------+--------+--------+
