Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Mar 25 21:12:40 2025
| Host         : vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file /home/azureuser/btreeBlock/verilog/find/0/vivado/reports/timing_summary.rpt
| Design       : find
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
| Design State : Optimized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-15  Warning   Large hold violation                      2           
XDCH-2     Warning   Same min and max delay values on IO port  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.793        0.000                      0                  264       -1.025      -81.206                     96                  264        5.100        0.000                       0                    92  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.600}      11.200          89.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               3.793        0.000                      0                  264       -1.025      -81.206                     96                  264        5.100        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        3.793ns,  Total Violation        0.000ns
Hold  :           96  Failing Endpoints,  Worst Slack       -1.025ns,  Total Violation      -81.206ns
PW    :            0  Failing Endpoints,  Worst Slack        5.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.793ns  (required time - arrival time)
  Source:                 T_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            data[2]
                            (output port clocked by clock  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clock
  Path Type:              Max at Slow Process Corner
  Requirement:            11.200ns  (clock rise@11.200ns - clock rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 2.780ns (82.954%)  route 0.571ns (17.046%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.200 - 11.200 ) 
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.358    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.079     1.437 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, unplaced)        0.584     2.021    clock_IBUF_BUFG
                         FDRE                                         r  T_reg[30]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.357     2.378 r  T_reg[30]/Q
                         net (fo=1, unplaced)         0.571     2.949    data_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.423     5.372 r  data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.372    data[2]
    T16                                                               r  data[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     11.200    11.200 r  
                         clock pessimism              0.000    11.200    
                         clock uncertainty           -0.035    11.165    
                         output delay                -2.000     9.165    
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                  3.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.025ns  (arrival time - required time)
  Source:                 Key[4]
                            (input port clocked by clock  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            T_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.652ns (54.583%)  route 0.543ns (45.417%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
                         input delay                  0.000     0.000    
    P15                                               0.000     0.000 r  Key[4] (IN)
                         net (fo=0)                   0.000     0.000    Key[4]
    P15                  IBUF (Prop_ibuf_I_O)         0.652     0.652 r  Key_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.543     1.195    Key_IBUF[4]
                         FDRE                                         r  T_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K19                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  clock_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.358    clock_IBUF
                         BUFG (Prop_bufg_I_O)         0.079     1.437 r  clock_IBUF_BUFG_inst/O
                         net (fo=91, unplaced)        0.584     2.021    clock_IBUF_BUFG
                         FDRE                                         r  T_reg[117]/C
                         clock pessimism              0.000     2.021    
                         clock uncertainty            0.035     2.056    
                         FDRE (Hold_fdre_C_D)         0.163     2.219    T_reg[117]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                 -1.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.600 }
Period(ns):         11.200
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.592         11.200      9.608                clock_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.600       5.100                T_reg[113]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.600       5.100                T_reg[113]/C



