ls
# 11_prescaler_compile.do
# 12_prescaler_sim.do
# 21_iologic_compile.do
# 22_iologic_sim.do
# 31_sourcemultiplexer_compile.do
# 32_sourcemultiplexer_sim.do
# iologic_wave.do
# prescaler_wave.do
# sourcemultiplexer_wave.do
# transcript
# vsim.wlf
# work
# ERROR: ld.so: object '/home/helmutresch/intelFPGA/16.1/modelsim_ase/lib/libfreetype.so.6' from LD_PRELOAD cannot be preloaded (wrong ELF class: ELFCLASS32): ignored.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:08 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:12:08 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:12:08 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(22): (vcom-1136) Unknown identifier "clk_i".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(22): Expression is not a signal.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(22): (vcom-1136) Unknown identifier "reset_i".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(22): Expression is not a signal.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(26): (vcom-1136) Unknown identifier "reset_i".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(26): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(30): (vcom-1136) Unknown identifier "clk_i".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(30): Attribute "event" requires a static signal prefix.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(30): (vcom-1136) Unknown identifier "clk_i".
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(30): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(30): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(52): VHDL Compiler exiting
# End time: 23:12:08 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_sourcemultiplexer_compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:13 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:13:13 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:13 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:13:13 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:13 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexter
# End time: 23:13:13 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:13:13 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling architecture sim of tb_sourcemultiplexter
# -- Loading entity tb_sourcemultiplexter
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(43): (vcom-1141) Identifier "mux" does not identify a component declaration.
# ** Error: ../tb/tb_sourcemultiplexer_sim.vhd(57): Illegal target for signal assignment.
# ** Error: ../tb/tb_sourcemultiplexer_sim.vhd(57): (vcom-1136) Unknown identifier "clk_i".
# ** Error: ../tb/tb_sourcemultiplexer_sim.vhd(59): Illegal target for signal assignment.
# ** Error: ../tb/tb_sourcemultiplexer_sim.vhd(59): (vcom-1136) Unknown identifier "clk_i".
# ** Error: ../tb/tb_sourcemultiplexer_sim.vhd(97): VHDL Compiler exiting
# End time: 23:13:13 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_sourcemultiplexer_compile.do line 4
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_sourcemultiplexer_sim.vhd"
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:40 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:14:40 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:40 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:14:40 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:40 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexter
# End time: 23:14:40 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:14:40 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling architecture sim of tb_sourcemultiplexter
# -- Loading entity tb_sourcemultiplexter
# ** Error (suppressible): ../tb/tb_sourcemultiplexer_sim.vhd(47): (vcom-1141) Identifier "mux" does not identify a component declaration.
# ** Error: ../tb/tb_sourcemultiplexer_sim.vhd(104): VHDL Compiler exiting
# End time: 23:14:41 on Feb 19,2018, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_sourcemultiplexer_compile.do line 4
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_sourcemultiplexer_sim.vhd"
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:59 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:15:59 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:59 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:16:00 on Feb 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:00 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexter
# End time: 23:16:00 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:00 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling architecture sim of tb_sourcemultiplexter
# -- Loading entity tb_sourcemultiplexter
# ** Error: ../tb/tb_sourcemultiplexer_sim.vhd(57): (vcom-1484) Unknown formal identifier "rgb_0".
# ** Error: ../tb/tb_sourcemultiplexer_sim.vhd(104): VHDL Compiler exiting
# End time: 23:16:00 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_sourcemultiplexer_compile.do line 4
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_sourcemultiplexer_sim.vhd"
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:35 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:16:35 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:35 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:16:35 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:35 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexter
# End time: 23:16:35 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:35 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling architecture sim of tb_sourcemultiplexter
# -- Loading entity tb_sourcemultiplexter
# ** Error: ../tb/tb_sourcemultiplexer_sim.vhd(57): (vcom-1136) Unknown identifier "rgb_o".
# ** Error: ../tb/tb_sourcemultiplexer_sim.vhd(104): VHDL Compiler exiting
# End time: 23:16:35 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_sourcemultiplexer_compile.do line 4
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_sourcemultiplexer_sim.vhd"
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:53 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:16:53 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:53 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:16:53 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:53 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexter
# End time: 23:16:53 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:16:53 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling architecture sim of tb_sourcemultiplexter
# -- Loading entity tb_sourcemultiplexter
# End time: 23:16:53 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:17:00 on Feb 19,2018
# ** Error: (vsim-3170) Could not find 'tb_sourcemultiplexer'.
#         Searched libraries:
#             /home/helmutresch/WorkDir/VHDL_VGA_controller/msim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./32_sourcemultiplexer_sim.do PAUSED at line 1
do 32_sourcemultiplexer_sim.do
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:17:00 on Feb 19,2018
# ** Error: (vsim-3170) Could not find 'tb_sourcemultiplexer'.
#         Searched libraries:
#             /home/helmutresch/WorkDir/VHDL_VGA_controller/msim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./32_sourcemultiplexer_sim.do PAUSED at line 1
quit -sim
# End time: 23:17:14 on Feb 19,2018, Elapsed time: 0:00:14
# Errors: 2, Warnings: 0
do 32_sourcemultiplexer_sim.do
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:17:19 on Feb 19,2018
# ** Error: (vsim-3170) Could not find 'tb_sourcemultiplexer'.
#         Searched libraries:
#             /home/helmutresch/WorkDir/VHDL_VGA_controller/msim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./32_sourcemultiplexer_sim.do PAUSED at line 1
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:53 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:17:54 on Feb 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:54 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:17:54 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:54 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexter
# End time: 23:17:54 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:17:54 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexter
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexter
# End time: 23:17:54 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:17:19 on Feb 19,2018
# ** Error: (vsim-3170) Could not find 'tb_sourcemultiplexer'.
#         Searched libraries:
#             /home/helmutresch/WorkDir/VHDL_VGA_controller/msim/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./32_sourcemultiplexer_sim.do PAUSED at line 1
quit -sim
# End time: 23:18:16 on Feb 19,2018, Elapsed time: 0:00:57
# Errors: 2, Warnings: 0
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:20 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:18:21 on Feb 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:21 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:18:21 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:21 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:18:21 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:21 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexter
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexter
# End time: 23:18:21 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:18:23 on Feb 19,2018
# Loading std.standard
# ** Error: (vsim-3173) Entity '/home/helmutresch/WorkDir/VHDL_VGA_controller/msim/work.tb_sourcemultiplexer' has no architecture.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./32_sourcemultiplexer_sim.do PAUSED at line 1
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:40 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:18:40 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:40 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:18:40 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:40 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:18:40 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:18:40 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexer
# End time: 23:18:40 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:18:23 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Error: (vish-4014) No objects found matching '/tb_sourcemultiplexerclk_i'.
# Executing ONERROR command at macro ./sourcemultiplexer_wave.do line 4
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 32_sourcemultiplexer_sim.do
# End time: 23:20:01 on Feb 19,2018, Elapsed time: 0:01:38
# Errors: 4, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:20:01 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Error: (vish-4014) No objects found matching '/tb_sourcemultiplexerclk_i'.
# Executing ONERROR command at macro ./sourcemultiplexer_wave.do line 4
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:40 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:20:40 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:40 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:20:40 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:40 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:20:40 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:20:40 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexer
# End time: 23:20:40 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 23:20:42 on Feb 19,2018, Elapsed time: 0:00:41
# Errors: 3, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:20:42 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:35 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:23:35 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:35 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:23:35 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:35 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:23:35 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:35 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexer
# End time: 23:23:35 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 23:23:37 on Feb 19,2018, Elapsed time: 0:02:55
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:23:37 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:26 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:25:26 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:27 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:25:27 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:27 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:25:27 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:25:27 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexer
# End time: 23:25:27 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 23:25:28 on Feb 19,2018, Elapsed time: 0:01:51
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:25:28 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:22 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:26:22 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:22 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:26:22 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:22 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:26:22 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:26:22 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexer
# End time: 23:26:22 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 23:26:24 on Feb 19,2018, Elapsed time: 0:00:56
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:26:24 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:43 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:30:43 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:30:43 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(30): Aggregate expression cannot be scalar type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(35): Signal "memory1_i" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(39): Signal "memory2_i" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(43): Signal "pattern1_i" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(47): Signal "pattern1_i" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(54): Signal "s_rgb" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(56): VHDL Compiler exiting
# End time: 23:30:43 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_sourcemultiplexer_compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:15 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:31:15 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:15 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:31:15 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:15 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:31:15 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:15 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexer
# End time: 23:31:15 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 23:31:18 on Feb 19,2018, Elapsed time: 0:04:54
# Errors: 10, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:31:18 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:01 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:33:01 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:01 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:33:01 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:01 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:33:01 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:01 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexer
# End time: 23:33:01 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 23:33:03 on Feb 19,2018, Elapsed time: 0:01:45
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:33:03 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:28 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:34:28 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:28 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:34:29 on Feb 19,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:29 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:34:29 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:29 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexer
# End time: 23:34:29 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 23:34:30 on Feb 19,2018, Elapsed time: 0:01:27
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:34:30 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:39 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:35:39 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:39 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:35:39 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:39 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:35:39 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:39 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexer
# End time: 23:35:39 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 23:35:41 on Feb 19,2018, Elapsed time: 0:01:11
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:35:41 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:14 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:36:14 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:14 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:36:14 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:14 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:36:14 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:36:14 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexer
# End time: 23:36:14 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 23:36:15 on Feb 19,2018, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:36:15 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:49 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:38:49 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:49 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:38:49 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:49 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:38:49 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:49 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexer
# End time: 23:38:49 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 23:38:51 on Feb 19,2018, Elapsed time: 0:02:36
# Errors: 0, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:38:51 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Error: (vish-4014) No objects found matching '/tb_sourcemultiplexer/i_sourcemultiplexer/s_rgb'.
# Executing ONERROR command at macro ./sourcemultiplexer_wave.do line 18
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:58 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:39:58 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:58 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:39:58 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:58 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:39:58 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:39:58 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexer
# End time: 23:39:58 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 23:40:00 on Feb 19,2018, Elapsed time: 0:01:09
# Errors: 3, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:40:00 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Error: (vish-4014) No objects found matching '/tb_sourcemultiplexer/i_sourcemultiplexer/s_rgb'.
# Executing ONERROR command at macro ./sourcemultiplexer_wave.do line 18
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:14 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:41:14 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:14 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(36): Cannot drive signal 'memory1_i' of mode IN.
# ** Error: ../vhdl/sourcemultiplexer_rtl.vhd(57): VHDL Compiler exiting
# End time: 23:41:14 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./31_sourcemultiplexer_compile.do line 2
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/sourcemultiplexer_rtl.vhd"
do 31_sourcemultiplexer_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:35 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sourcemultiplexer
# End time: 23:41:35 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:35 on Feb 19,2018
# vcom -reportprogress 300 ../vhdl/sourcemultiplexer_rtl.vhd 
# -- Loading package STANDARD
# -- Compiling architecture rtl of sourcemultiplexer
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity sourcemultiplexer
# End time: 23:41:35 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:35 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_sourcemultiplexer
# End time: 23:41:35 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:35 on Feb 19,2018
# vcom -reportprogress 300 ../tb/tb_sourcemultiplexer_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_sourcemultiplexer
# -- Loading package NUMERIC_STD
# -- Loading entity tb_sourcemultiplexer
# End time: 23:41:35 on Feb 19,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sourcemultiplexer_sim.do
# End time: 23:41:37 on Feb 19,2018, Elapsed time: 0:01:37
# Errors: 8, Warnings: 2
# vsim -t ns -novopt -lib work work.tb_sourcemultiplexer 
# Start time: 23:41:37 on Feb 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_sourcemultiplexer(sim)
# ** Warning: (vsim-3473) Component instance "i_sourcemultiplexter : sourcemultiplexter" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_sourcemultiplexer File: ../tb/tb_sourcemultiplexer_sim.vhd
# ** Error: (vish-4014) No objects found matching '/tb_sourcemultiplexer/i_sourcemultiplexer/s_rgb'.
# Executing ONERROR command at macro ./sourcemultiplexer_wave.do line 18
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Window cannot be closed because the modal window "Quit Vsim" is still open.
# End time: 23:43:13 on Feb 19,2018, Elapsed time: 0:01:36
# Errors: 3, Warnings: 3
