{"context": " More than 1 year has passed since last update.\u3068\u3093\u3077\u30fc\u3055\u3093\u304c\u66f8\u3044\u305fGo\u3067\u518d\u5e30\u4f7f\u3046\u3068\u9045\u304f\u306a\u308a\u307e\u3059\u304c\u305d\u308c\u304c\u4f55\u3060\u304c\u3068\u3066\u3082\u305f\u3081\u306b\u306a\u3063\u305f\u3002\u3053\u308c\u3092\u8aad\u3093\u3067\u305f\u3089\u3001FPGA\u3067\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u3092\u66f8\u3044\u3066\u307f\u305f\u304f\u306a\u3063\u305f\u306e\u3067\u3084\u3063\u3066\u307f\u305f\u3002\u518d\u5e30\u3067\u306f\u306a\u304f\u3066\u30eb\u30fc\u30d7\u3092\u4f7f\u3063\u305f\u306e\u3067\u6bd4\u8f03\u306f\u3067\u304d\u306a\u3044\u3051\u308c\u3069\u300150MHz\u30af\u30ed\u30c3\u30af\u306eFPGA\u3067\u3001fib(42)\u306f5.5us\u3067\u8a08\u7b97\u3067\u304d\u305f\u3002\n\n\u30b9\u30c6\u30c3\u30ab\u30fc\u306f\u4e2d\u8eab\u3068\u3042\u3093\u307e\u308a\u95a2\u4fc2\u306a\u3044\u306e\u3060\n\nJava\u3067Fib\u3092\u66f8\u304f\n\u4eca\u56de\u306f\u624b\u3063\u53d6\u308a\u65e9\u304fJava\u3067\u66f8\u3044\u3066\u3001Synthesijer (sjr)\u3067HDL\u306b\u843d\u3068\u3059\u3053\u3068\u306b\u3057\u305f\u3002\u3053\u3093\u306a\u30b3\u30fc\u30c9\uff1a\n\nFib.java\npublic class Fib {\n\n    public int result;\n\n    private int fib(int n) {\n        int cur = 0, next = 1;\n        for (int i = 0; i < n; ++i) {\n            int tmp = cur;\n            cur = next;\n            next += tmp;\n        }\n        return cur;\n    }\n\n    public void run() {\n        result = fib(42);\n    }\n}\n\n\n\u307e\u305a\u306fJava\u4e0a\u3067\u3053\u308c\u3092\u5b9f\u884c\u3057\u3066\u52d5\u4f5c\u78ba\u8a8d\u3002\u305d\u306e\u5f8c\u3001sjr\u306b\u304b\u3051\u308b\u3068Fib.v\u3068\u3044\u3046\u9577\u3044Verilog HDL\u30d5\u30a1\u30a4\u30eb\u304c\u751f\u6210\u3055\u308c\u308b\u3002\u3053\u308c\u3067\u672c\u4f53\u306f\u5b8c\u6210\u3002\n\n\u5b9f\u884c\u6642\u9593\u306e\u8a08\u6e2c\n\u3067\u3082\u3001\u3053\u308c\u4e00\u4f53\u3069\u306e\u7a0b\u5ea6\u306e\u901f\u3055\u3067\u52d5\u304f\u306e\u3060\u308d\u3046\uff1f \u305d\u308c\u3092\u78ba\u304b\u3081\u308b\u305f\u3081\u3001\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u8a08\u7b97\u306b\u4f55\u30af\u30ed\u30c3\u30af\u304b\u304b\u3063\u305f\u304b\u3092\u8a08\u6e2c\u3057\u3066LED\u306b\u8868\u793a\u3059\u308b\u7c21\u5358\u306a\u30b3\u30fc\u30c9\u3092Verilog HDL\u3067\u66f8\u3044\u305f\u3002\u3053\u3093\u306a\u5177\u5408\uff1a\n\nTop.v\nreg [31:0] timer;\n\nalways @(posedge clk or posedge reset) begin\n  if (reset) begin;\n    timer <= 32'd0;\n  end else if (result != 32'd267914296) begin // fib(42) = 267914296\n       timer <= timer + 32'd1;\n  end\nend\n\n\nFib\u306e\u51fa\u529b\u7d50\u679c\u304c267914296\u306b\u306a\u308b\u307e\u3067\u30af\u30ed\u30c3\u30af\u306e\u6570\u3092\u6570\u3048\u3066\u3001LED\u8868\u793a\u3059\u308b\u4ed5\u7d44\u307f\u3002\n\n\u56de\u8def\u5408\u6210\u30fb\u5b9f\u884c\n\u3053\u3046\u3057\u3066HDL\u30d5\u30a1\u30a4\u30eb\u304c\u3072\u3068\u901a\u308a\u7528\u610f\u3067\u304d\u305f\u3089\u3001Altera Quartus II\u3092\u4f7f\u3063\u3066\u56de\u8def\u5408\u6210\u3057\u3001FPGA\u30dc\u30fc\u30c9\u306eDE0\u306b\u30ed\u30fc\u30c9\u3059\u308b\u3002\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u6570\u306e\u8a08\u7b97\u304c\u3059\u3050\u306b\u59cb\u307e\u3063\u3066\u3001\u4e0a\u8a18\u5199\u771f\u306e\u3088\u3046\u306bLED\u4e0a\u306b\u300c191\u300d\u3068\u8868\u793a\u3055\u308c\u305f\u300210\u9032\u6570\u3067401\u30af\u30ed\u30c3\u30af\u30021\u30af\u30ed\u30c3\u30af\u306f50MHz = 20ns\u306a\u306e\u3067\u3001401 x 20 = 8020ns \u3064\u307e\u308a8us\u3067\u8a08\u7b97\u3067\u304d\u305f\u3053\u3068\u306b\u306a\u308b\u3002\n\n3/9\u8ffd\u8a18\n\u307f\u3088\u3057\u3055\u3093\u304csjr\u306e\u6700\u9069\u5316\u3092\u30a2\u30c3\u30d7\u30c7\u30fc\u30c8\u3057\u3066\u304f\u308c\u305f\u306e\u3067\u3001\u6700\u65b0\u7248\uff0820150307\uff09\u3067\u8a66\u3057\u3066\u307f\u305f\u3089\u3001273\u30af\u30ed\u30c3\u30af\uff1d5.46us\u306b\u77ed\u7e2e\u3055\u308c\u305f\uff01\n\n\u307e\u3068\u3081\n\u30cf\u30fc\u30c9\u958b\u767a\u306e\u30d7\u30ed\u306e\u4eba\u304c\u751fHDL\u3067\u66f8\u3044\u3066\u30af\u30ed\u30c3\u30af\u4e0a\u9650\u3092\u8ffd\u3044\u8fbc\u3081\u3070\u3001\u3082\u3063\u3068\u901f\u304f\u306a\u308b\u306f\u305a\u3002\u3067\u3082\u307e\u3042\u3001\u30cf\u30fc\u30c9\u7d20\u4eba\u304cJava\u3067\u3055\u304f\u3063\u3068\u66f8\u3044\u3066\u904a\u3079\u308bsjr\u306f\u3042\u3044\u304b\u308f\u3089\u305a\u3059\u3070\u3089\u3057\u3044\u3068\u601d\u3063\u305f\u3002\n\u4eca\u56de\u306e\u30b3\u30fc\u30c9\u306f\u3053\u3061\u3089\u3002\n\u3068\u3093\u3077\u30fc\u3055\u3093\u304c\u66f8\u3044\u305f[Go\u3067\u518d\u5e30\u4f7f\u3046\u3068\u9045\u304f\u306a\u308a\u307e\u3059\u304c\u305d\u308c\u304c\u4f55\u3060](http://ymotongpoo.hatenablog.com/entry/2015/02/23/165341)\u304c\u3068\u3066\u3082\u305f\u3081\u306b\u306a\u3063\u305f\u3002\u3053\u308c\u3092\u8aad\u3093\u3067\u305f\u3089\u3001FPGA\u3067\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u3092\u66f8\u3044\u3066\u307f\u305f\u304f\u306a\u3063\u305f\u306e\u3067\u3084\u3063\u3066\u307f\u305f\u3002\u518d\u5e30\u3067\u306f\u306a\u304f\u3066\u30eb\u30fc\u30d7\u3092\u4f7f\u3063\u305f\u306e\u3067\u6bd4\u8f03\u306f\u3067\u304d\u306a\u3044\u3051\u308c\u3069\u300150MHz\u30af\u30ed\u30c3\u30af\u306eFPGA\u3067\u3001fib(42)\u306f**5.5us**\u3067\u8a08\u7b97\u3067\u304d\u305f\u3002\n\n![IMG_20150225_082628.jpg](https://qiita-image-store.s3.amazonaws.com/0/38290/b1a38ff3-18f7-fa99-abea-fa0b7b21b698.jpeg)\n\u30b9\u30c6\u30c3\u30ab\u30fc\u306f\u4e2d\u8eab\u3068\u3042\u3093\u307e\u308a\u95a2\u4fc2\u306a\u3044\u306e\u3060\n\n## Java\u3067Fib\u3092\u66f8\u304f\n\n\u4eca\u56de\u306f\u624b\u3063\u53d6\u308a\u65e9\u304fJava\u3067\u66f8\u3044\u3066\u3001[Synthesijer](http://qiita.com/kazunori279/items/4951ca5f6164040878ce) (sjr)\u3067HDL\u306b\u843d\u3068\u3059\u3053\u3068\u306b\u3057\u305f\u3002\u3053\u3093\u306a\u30b3\u30fc\u30c9\uff1a\n\n```Fib.java\npublic class Fib {\n\n\tpublic int result;\n\t\n\tprivate int fib(int n) {\n\t\tint cur = 0, next = 1;\n\t\tfor (int i = 0; i < n; ++i) {\n\t\t\tint tmp = cur;\n\t\t\tcur = next;\n\t\t\tnext += tmp;\n\t\t}\n\t\treturn cur;\n\t}\n\n\tpublic void run() {\n\t\tresult = fib(42);\n\t}\n}\n```\n\n\u307e\u305a\u306fJava\u4e0a\u3067\u3053\u308c\u3092\u5b9f\u884c\u3057\u3066\u52d5\u4f5c\u78ba\u8a8d\u3002\u305d\u306e\u5f8c\u3001sjr\u306b\u304b\u3051\u308b\u3068[Fib.v](https://github.com/kazunori279/hdllesson/blob/master/Fib/src/com/example/fib/com_example_fib_Fib.v)\u3068\u3044\u3046\u9577\u3044Verilog HDL\u30d5\u30a1\u30a4\u30eb\u304c\u751f\u6210\u3055\u308c\u308b\u3002\u3053\u308c\u3067\u672c\u4f53\u306f\u5b8c\u6210\u3002\n\n## \u5b9f\u884c\u6642\u9593\u306e\u8a08\u6e2c\n\n\u3067\u3082\u3001\u3053\u308c\u4e00\u4f53\u3069\u306e\u7a0b\u5ea6\u306e\u901f\u3055\u3067\u52d5\u304f\u306e\u3060\u308d\u3046\uff1f \u305d\u308c\u3092\u78ba\u304b\u3081\u308b\u305f\u3081\u3001\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u8a08\u7b97\u306b\u4f55\u30af\u30ed\u30c3\u30af\u304b\u304b\u3063\u305f\u304b\u3092\u8a08\u6e2c\u3057\u3066LED\u306b\u8868\u793a\u3059\u308b\u7c21\u5358\u306a\u30b3\u30fc\u30c9\u3092Verilog HDL\u3067\u66f8\u3044\u305f\u3002\u3053\u3093\u306a\u5177\u5408\uff1a\n\n```Top.v\nreg [31:0] timer;\n\nalways @(posedge clk or posedge reset) begin\n  if (reset) begin;\n    timer <= 32'd0;\n  end else if (result != 32'd267914296) begin // fib(42) = 267914296\n\t   timer <= timer + 32'd1;\n  end\nend\n```\n\nFib\u306e\u51fa\u529b\u7d50\u679c\u304c267914296\u306b\u306a\u308b\u307e\u3067\u30af\u30ed\u30c3\u30af\u306e\u6570\u3092\u6570\u3048\u3066\u3001LED\u8868\u793a\u3059\u308b\u4ed5\u7d44\u307f\u3002\n\n## \u56de\u8def\u5408\u6210\u30fb\u5b9f\u884c\n\n\u3053\u3046\u3057\u3066HDL\u30d5\u30a1\u30a4\u30eb\u304c\u3072\u3068\u901a\u308a\u7528\u610f\u3067\u304d\u305f\u3089\u3001Altera Quartus II\u3092\u4f7f\u3063\u3066\u56de\u8def\u5408\u6210\u3057\u3001FPGA\u30dc\u30fc\u30c9\u306eDE0\u306b\u30ed\u30fc\u30c9\u3059\u308b\u3002\u30d5\u30a3\u30dc\u30ca\u30c3\u30c1\u6570\u306e\u8a08\u7b97\u304c\u3059\u3050\u306b\u59cb\u307e\u3063\u3066\u3001\u4e0a\u8a18\u5199\u771f\u306e\u3088\u3046\u306bLED\u4e0a\u306b\u300c191\u300d\u3068\u8868\u793a\u3055\u308c\u305f\u300210\u9032\u6570\u3067401\u30af\u30ed\u30c3\u30af\u30021\u30af\u30ed\u30c3\u30af\u306f50MHz = 20ns\u306a\u306e\u3067\u3001401 x 20 = 8020ns \u3064\u307e\u308a8us\u3067\u8a08\u7b97\u3067\u304d\u305f\u3053\u3068\u306b\u306a\u308b\u3002\n\n### 3/9\u8ffd\u8a18\n\n\u307f\u3088\u3057\u3055\u3093\u304csjr\u306e\u6700\u9069\u5316\u3092\u30a2\u30c3\u30d7\u30c7\u30fc\u30c8\u3057\u3066\u304f\u308c\u305f\u306e\u3067\u3001\u6700\u65b0\u7248\uff0820150307\uff09\u3067\u8a66\u3057\u3066\u307f\u305f\u3089\u3001273\u30af\u30ed\u30c3\u30af\uff1d5.46us\u306b\u77ed\u7e2e\u3055\u308c\u305f\uff01\n\n## \u307e\u3068\u3081\n\n\u30cf\u30fc\u30c9\u958b\u767a\u306e\u30d7\u30ed\u306e\u4eba\u304c\u751fHDL\u3067\u66f8\u3044\u3066\u30af\u30ed\u30c3\u30af\u4e0a\u9650\u3092\u8ffd\u3044\u8fbc\u3081\u3070\u3001\u3082\u3063\u3068\u901f\u304f\u306a\u308b\u306f\u305a\u3002\u3067\u3082\u307e\u3042\u3001\u30cf\u30fc\u30c9\u7d20\u4eba\u304cJava\u3067\u3055\u304f\u3063\u3068\u66f8\u3044\u3066\u904a\u3079\u308bsjr\u306f\u3042\u3044\u304b\u308f\u3089\u305a\u3059\u3070\u3089\u3057\u3044\u3068\u601d\u3063\u305f\u3002\n\n\u4eca\u56de\u306e\u30b3\u30fc\u30c9\u306f[\u3053\u3061\u3089](https://github.com/kazunori279/hdllesson/tree/master/Fib/src/com/example/fib)\u3002\n\n\n", "tags": ["FPGA", "Synthesijer"]}