// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "07/24/2018 16:36:28"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Proc (
	DIN,
	Resetn,
	Clock,
	Run,
	Done,
	BusWires);
input 	[8:0] DIN;
input 	Resetn;
input 	Clock;
input 	Run;
output 	Done;
output 	[8:0] BusWires;

// Design Ports Information
// Done	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[0]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[3]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[5]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[6]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[7]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BusWires[8]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[0]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[1]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[2]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[3]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[4]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[6]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[7]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DIN[8]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Resetn	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Resetn~input_o ;
wire \Clock~input_o ;
wire \Clock~inputCLKENA0_outclk ;
wire \Run~input_o ;
wire \Tstep_Q.T2~q ;
wire \Tstep_Q.T3~q ;
wire \DIN[8]~input_o ;
wire \DIN[7]~input_o ;
wire \DIN[6]~input_o ;
wire \Tstep_Q~19_combout ;
wire \Tstep_Q.T1_1~q ;
wire \Tstep_Q~20_combout ;
wire \Tstep_Q.T1_2~q ;
wire \Selector0~0_combout ;
wire \Tstep_Q.T0~q ;
wire \Tstep_Q~21_combout ;
wire \Tstep_Q.T1_3~q ;
wire \enableR[0]~0_combout ;
wire \Selector7~0_combout ;
wire \Done$latch~combout ;
wire \enableR[0]~1_combout ;
wire \enableDec~combout ;
wire \DIN[4]~input_o ;
wire \DIN[3]~input_o ;
wire \DIN[5]~input_o ;
wire \addressRX|Decoder0~0_combout ;
wire \DIN[0]~input_o ;
wire \Selector6~0_combout ;
wire \addressRX|Decoder0~1_combout ;
wire \DIN[1]~input_o ;
wire \Selector5~0_combout ;
wire \addressRX|Decoder0~3_combout ;
wire \reg_6|Out[0]~feeder_combout ;
wire \addressRX|Decoder0~2_combout ;
wire \multiplexer|Mux8~0_combout ;
wire \ctrlMux~0_combout ;
wire \addressRX|Decoder0~4_combout ;
wire \addressRX|Decoder0~5_combout ;
wire \addressRX|Decoder0~6_combout ;
wire \addressRX|Decoder0~7_combout ;
wire \multiplexer|Mux8~2_combout ;
wire \DIN[2]~input_o ;
wire \IR|Out[2]~feeder_combout ;
wire \Selector4~0_combout ;
wire \opcodeALU[2]~0_combout ;
wire \alu|Equal0~1_combout ;
wire \multiplexer|Mux8~4_combout ;
wire \multiplexer|Mux2~5_combout ;
wire \multiplexer|Mux8~5_combout ;
wire \multiplexer|Mux2~4_combout ;
wire \enableA~combout ;
wire \alu|Add0~38_cout ;
wire \alu|Add0~1_sumout ;
wire \G|Out[0]~feeder_combout ;
wire \alu|Equal0~0_combout ;
wire \enableG~combout ;
wire \multiplexer|Mux8~1_combout ;
wire \multiplexer|Mux8~3_combout ;
wire \reg_7|Out[1]~feeder_combout ;
wire \multiplexer|Mux7~0_combout ;
wire \reg_3|Out[1]~feeder_combout ;
wire \multiplexer|Mux7~2_combout ;
wire \multiplexer|Mux7~4_combout ;
wire \alu|Add0~2 ;
wire \alu|Add0~5_sumout ;
wire \G|Out[1]~feeder_combout ;
wire \multiplexer|Mux7~1_combout ;
wire \multiplexer|Mux7~3_combout ;
wire \reg_0|Out[2]~feeder_combout ;
wire \multiplexer|Mux6~2_combout ;
wire \reg_7|Out[2]~feeder_combout ;
wire \reg_6|Out[2]~feeder_combout ;
wire \multiplexer|Mux6~0_combout ;
wire \multiplexer|Mux6~4_combout ;
wire \alu|Add0~6 ;
wire \alu|Add0~9_sumout ;
wire \G|Out[2]~feeder_combout ;
wire \multiplexer|Mux6~1_combout ;
wire \multiplexer|Mux6~3_combout ;
wire \reg_6|Out[3]~feeder_combout ;
wire \multiplexer|Mux5~0_combout ;
wire \multiplexer|Mux5~4_combout ;
wire \reg_3|Out[3]~feeder_combout ;
wire \reg_2|Out[3]~feeder_combout ;
wire \multiplexer|Mux5~2_combout ;
wire \alu|Add0~10 ;
wire \alu|Add0~13_sumout ;
wire \G|Out[3]~feeder_combout ;
wire \multiplexer|Mux5~1_combout ;
wire \multiplexer|Mux5~3_combout ;
wire \multiplexer|Mux4~0_combout ;
wire \multiplexer|Mux4~4_combout ;
wire \multiplexer|Mux4~2_combout ;
wire \alu|Add0~14 ;
wire \alu|Add0~17_sumout ;
wire \G|Out[4]~feeder_combout ;
wire \multiplexer|Mux4~1_combout ;
wire \multiplexer|Mux4~3_combout ;
wire \multiplexer|Mux3~0_combout ;
wire \multiplexer|Mux3~4_combout ;
wire \multiplexer|Mux3~2_combout ;
wire \alu|Add0~18 ;
wire \alu|Add0~21_sumout ;
wire \G|Out[5]~feeder_combout ;
wire \multiplexer|Mux3~1_combout ;
wire \multiplexer|Mux3~3_combout ;
wire \multiplexer|Mux2~0_combout ;
wire \multiplexer|Mux2~6_combout ;
wire \reg_3|Out[6]~feeder_combout ;
wire \multiplexer|Mux2~2_combout ;
wire \alu|Add0~22 ;
wire \alu|Add0~25_sumout ;
wire \G|Out[6]~feeder_combout ;
wire \multiplexer|Mux2~1_combout ;
wire \multiplexer|Mux2~3_combout ;
wire \multiplexer|Mux1~2_combout ;
wire \reg_6|Out[7]~feeder_combout ;
wire \multiplexer|Mux1~0_combout ;
wire \multiplexer|Mux1~4_combout ;
wire \alu|Add0~26 ;
wire \alu|Add0~29_sumout ;
wire \G|Out[7]~feeder_combout ;
wire \multiplexer|Mux1~1_combout ;
wire \multiplexer|Mux1~3_combout ;
wire \multiplexer|Mux0~1_combout ;
wire \A|Out[8]~feeder_combout ;
wire \alu|Add0~30 ;
wire \alu|Add0~33_sumout ;
wire \G|Out[8]~feeder_combout ;
wire \multiplexer|Mux0~0_combout ;
wire [2:0] opcodeALU;
wire [3:0] ctrlMux;
wire [8:0] \G|Out ;
wire [7:0] \addressRX|Out ;
wire [8:0] \reg_4|Out ;
wire [8:0] \reg_5|Out ;
wire [8:0] \reg_6|Out ;
wire [8:0] \reg_7|Out ;
wire [8:0] \IR|Out ;
wire [8:0] \reg_0|Out ;
wire [8:0] \reg_1|Out ;
wire [8:0] \reg_2|Out ;
wire [7:0] enableR;
wire [8:0] \A|Out ;
wire [8:0] \reg_3|Out ;


// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \Done~output (
	.i(\Done$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Done),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
defparam \Done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \BusWires[0]~output (
	.i(\multiplexer|Mux8~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[0]),
	.obar());
// synopsys translate_off
defparam \BusWires[0]~output .bus_hold = "false";
defparam \BusWires[0]~output .open_drain_output = "false";
defparam \BusWires[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \BusWires[1]~output (
	.i(\multiplexer|Mux7~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[1]),
	.obar());
// synopsys translate_off
defparam \BusWires[1]~output .bus_hold = "false";
defparam \BusWires[1]~output .open_drain_output = "false";
defparam \BusWires[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \BusWires[2]~output (
	.i(\multiplexer|Mux6~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[2]),
	.obar());
// synopsys translate_off
defparam \BusWires[2]~output .bus_hold = "false";
defparam \BusWires[2]~output .open_drain_output = "false";
defparam \BusWires[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \BusWires[3]~output (
	.i(\multiplexer|Mux5~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[3]),
	.obar());
// synopsys translate_off
defparam \BusWires[3]~output .bus_hold = "false";
defparam \BusWires[3]~output .open_drain_output = "false";
defparam \BusWires[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \BusWires[4]~output (
	.i(\multiplexer|Mux4~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[4]),
	.obar());
// synopsys translate_off
defparam \BusWires[4]~output .bus_hold = "false";
defparam \BusWires[4]~output .open_drain_output = "false";
defparam \BusWires[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \BusWires[5]~output (
	.i(\multiplexer|Mux3~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[5]),
	.obar());
// synopsys translate_off
defparam \BusWires[5]~output .bus_hold = "false";
defparam \BusWires[5]~output .open_drain_output = "false";
defparam \BusWires[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \BusWires[6]~output (
	.i(\multiplexer|Mux2~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[6]),
	.obar());
// synopsys translate_off
defparam \BusWires[6]~output .bus_hold = "false";
defparam \BusWires[6]~output .open_drain_output = "false";
defparam \BusWires[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \BusWires[7]~output (
	.i(\multiplexer|Mux1~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[7]),
	.obar());
// synopsys translate_off
defparam \BusWires[7]~output .bus_hold = "false";
defparam \BusWires[7]~output .open_drain_output = "false";
defparam \BusWires[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \BusWires[8]~output (
	.i(\multiplexer|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BusWires[8]),
	.obar());
// synopsys translate_off
defparam \BusWires[8]~output .bus_hold = "false";
defparam \BusWires[8]~output .open_drain_output = "false";
defparam \BusWires[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N61
cyclonev_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \Clock~inputCLKENA0 (
	.inclk(\Clock~input_o ),
	.ena(vcc),
	.outclk(\Clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Clock~inputCLKENA0 .clock_type = "global clock";
defparam \Clock~inputCLKENA0 .disable_mode = "low";
defparam \Clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \Clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y12_N11
dffeas \Tstep_Q.T2 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Tstep_Q.T1_3~q ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T2 .is_wysiwyg = "true";
defparam \Tstep_Q.T2 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N17
dffeas \Tstep_Q.T3 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Tstep_Q.T2~q ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T3 .is_wysiwyg = "true";
defparam \Tstep_Q.T3 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y11_N26
dffeas \IR|Out[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[8] .is_wysiwyg = "true";
defparam \IR|Out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N21
cyclonev_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y12_N14
dffeas \IR|Out[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[7] .is_wysiwyg = "true";
defparam \IR|Out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y11_N59
dffeas \IR|Out[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[6] .is_wysiwyg = "true";
defparam \IR|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N45
cyclonev_lcell_comb \Tstep_Q~19 (
// Equation(s):
// \Tstep_Q~19_combout  = ( !\Tstep_Q.T0~q  & ( (!\IR|Out [8] & (\Run~input_o  & (!\IR|Out [7] & !\IR|Out [6]))) ) )

	.dataa(!\IR|Out [8]),
	.datab(!\Run~input_o ),
	.datac(!\IR|Out [7]),
	.datad(!\IR|Out [6]),
	.datae(gnd),
	.dataf(!\Tstep_Q.T0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~19 .extended_lut = "off";
defparam \Tstep_Q~19 .lut_mask = 64'h2000200000000000;
defparam \Tstep_Q~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N47
dffeas \Tstep_Q.T1_1 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\Tstep_Q~19_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T1_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T1_1 .is_wysiwyg = "true";
defparam \Tstep_Q.T1_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N18
cyclonev_lcell_comb \Tstep_Q~20 (
// Equation(s):
// \Tstep_Q~20_combout  = ( !\IR|Out [8] & ( (\Run~input_o  & (!\Tstep_Q.T0~q  & (!\IR|Out [7] & \IR|Out [6]))) ) )

	.dataa(!\Run~input_o ),
	.datab(!\Tstep_Q.T0~q ),
	.datac(!\IR|Out [7]),
	.datad(!\IR|Out [6]),
	.datae(gnd),
	.dataf(!\IR|Out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~20 .extended_lut = "off";
defparam \Tstep_Q~20 .lut_mask = 64'h0040004000000000;
defparam \Tstep_Q~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N20
dffeas \Tstep_Q.T1_2 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\Tstep_Q~20_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T1_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T1_2 .is_wysiwyg = "true";
defparam \Tstep_Q.T1_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N21
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( !\Tstep_Q.T1_2~q  & ( (!\Tstep_Q.T3~q  & (!\Tstep_Q.T1_1~q  & ((\Tstep_Q.T0~q ) # (\Run~input_o )))) ) )

	.dataa(!\Run~input_o ),
	.datab(!\Tstep_Q.T0~q ),
	.datac(!\Tstep_Q.T3~q ),
	.datad(!\Tstep_Q.T1_1~q ),
	.datae(gnd),
	.dataf(!\Tstep_Q.T1_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h7000700000000000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N23
dffeas \Tstep_Q.T0 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T0 .is_wysiwyg = "true";
defparam \Tstep_Q.T0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N27
cyclonev_lcell_comb \Tstep_Q~21 (
// Equation(s):
// \Tstep_Q~21_combout  = ( \IR|Out [7] & ( (!\Tstep_Q.T0~q  & \Run~input_o ) ) ) # ( !\IR|Out [7] & ( (!\Tstep_Q.T0~q  & (\IR|Out [8] & \Run~input_o )) ) )

	.dataa(!\Tstep_Q.T0~q ),
	.datab(gnd),
	.datac(!\IR|Out [8]),
	.datad(!\Run~input_o ),
	.datae(gnd),
	.dataf(!\IR|Out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~21 .extended_lut = "off";
defparam \Tstep_Q~21 .lut_mask = 64'h000A000A00AA00AA;
defparam \Tstep_Q~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N29
dffeas \Tstep_Q.T1_3 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\Tstep_Q~21_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q.T1_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q.T1_3 .is_wysiwyg = "true";
defparam \Tstep_Q.T1_3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N24
cyclonev_lcell_comb \enableR[0]~0 (
// Equation(s):
// \enableR[0]~0_combout  = ( !\Tstep_Q.T2~q  & ( !\Tstep_Q.T1_3~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Tstep_Q.T1_3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Tstep_Q.T2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[0]~0 .extended_lut = "off";
defparam \enableR[0]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \enableR[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N9
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \Tstep_Q.T1_1~q  & ( \Tstep_Q.T3~q  ) ) # ( !\Tstep_Q.T1_1~q  & ( \Tstep_Q.T3~q  ) ) # ( \Tstep_Q.T1_1~q  & ( !\Tstep_Q.T3~q  ) ) # ( !\Tstep_Q.T1_1~q  & ( !\Tstep_Q.T3~q  & ( (!\Run~input_o ) # (\Tstep_Q.T1_2~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Run~input_o ),
	.datad(!\Tstep_Q.T1_2~q ),
	.datae(!\Tstep_Q.T1_1~q ),
	.dataf(!\Tstep_Q.T3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'hF0FFFFFFFFFFFFFF;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N39
cyclonev_lcell_comb Done$latch(
// Equation(s):
// \Done$latch~combout  = ( \Selector7~0_combout  & ( ((!\Resetn~input_o ) # (\enableR[0]~0_combout )) # (\Done$latch~combout ) ) ) # ( !\Selector7~0_combout  & ( (!\Resetn~input_o ) # ((\Done$latch~combout  & !\enableR[0]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\Done$latch~combout ),
	.datac(!\Resetn~input_o ),
	.datad(!\enableR[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Done$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Done$latch.extended_lut = "off";
defparam Done$latch.lut_mask = 64'hF3F0F3F0F3FFF3FF;
defparam Done$latch.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N15
cyclonev_lcell_comb \enableR[0]~1 (
// Equation(s):
// \enableR[0]~1_combout  = ( !\Tstep_Q.T1_3~q  & ( (\Tstep_Q.T0~q  & (\Resetn~input_o  & !\Tstep_Q.T2~q )) ) )

	.dataa(!\Tstep_Q.T0~q ),
	.datab(gnd),
	.datac(!\Resetn~input_o ),
	.datad(!\Tstep_Q.T2~q ),
	.datae(gnd),
	.dataf(!\Tstep_Q.T1_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[0]~1 .extended_lut = "off";
defparam \enableR[0]~1 .lut_mask = 64'h0500050000000000;
defparam \enableR[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N57
cyclonev_lcell_comb enableDec(
// Equation(s):
// \enableDec~combout  = ( \Resetn~input_o  & ( (!\Tstep_Q.T0~q ) # (\enableDec~combout ) ) )

	.dataa(!\Tstep_Q.T0~q ),
	.datab(gnd),
	.datac(!\enableDec~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Resetn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableDec~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam enableDec.extended_lut = "off";
defparam enableDec.lut_mask = 64'h00000000AFAFAFAF;
defparam enableDec.shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y11_N29
dffeas \IR|Out[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[4] .is_wysiwyg = "true";
defparam \IR|Out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N38
cyclonev_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y11_N56
dffeas \IR|Out[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[3] .is_wysiwyg = "true";
defparam \IR|Out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N38
cyclonev_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y11_N41
dffeas \IR|Out[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[5] .is_wysiwyg = "true";
defparam \IR|Out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N48
cyclonev_lcell_comb \addressRX|Decoder0~0 (
// Equation(s):
// \addressRX|Decoder0~0_combout  = ( !\IR|Out [3] & ( \IR|Out [5] & ( !\IR|Out [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR|Out [4]),
	.datad(gnd),
	.datae(!\IR|Out [3]),
	.dataf(!\IR|Out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~0 .extended_lut = "off";
defparam \addressRX|Decoder0~0 .lut_mask = 64'h00000000F0F00000;
defparam \addressRX|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N57
cyclonev_lcell_comb \addressRX|Out[4] (
// Equation(s):
// \addressRX|Out [4] = ( \addressRX|Decoder0~0_combout  & ( (\enableDec~combout ) # (\addressRX|Out [4]) ) ) # ( !\addressRX|Decoder0~0_combout  & ( (\addressRX|Out [4] & !\enableDec~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addressRX|Out [4]),
	.datad(!\enableDec~combout ),
	.datae(gnd),
	.dataf(!\addressRX|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Out [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Out[4] .extended_lut = "off";
defparam \addressRX|Out[4] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \addressRX|Out[4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N45
cyclonev_lcell_comb \enableR[4] (
// Equation(s):
// enableR[4] = ( enableR[4] & ( \addressRX|Out [4] ) ) # ( !enableR[4] & ( \addressRX|Out [4] & ( \enableR[0]~1_combout  ) ) ) # ( enableR[4] & ( !\addressRX|Out [4] & ( !\enableR[0]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\enableR[0]~1_combout ),
	.datae(!enableR[4]),
	.dataf(!\addressRX|Out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(enableR[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[4] .extended_lut = "off";
defparam \enableR[4] .lut_mask = 64'h0000FF0000FFFFFF;
defparam \enableR[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N23
dffeas \reg_4|Out[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[0] .is_wysiwyg = "true";
defparam \reg_4|Out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N4
cyclonev_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y12_N23
dffeas \IR|Out[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[0] .is_wysiwyg = "true";
defparam \IR|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N0
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \Tstep_Q.T3~q  & ( \Tstep_Q.T1_1~q  ) ) # ( !\Tstep_Q.T3~q  & ( \Tstep_Q.T1_1~q  & ( ((\Tstep_Q.T1_3~q  & \IR|Out [3])) # (\IR|Out [0]) ) ) ) # ( \Tstep_Q.T3~q  & ( !\Tstep_Q.T1_1~q  ) ) # ( !\Tstep_Q.T3~q  & ( !\Tstep_Q.T1_1~q  
// & ( (!\IR|Out [0] & (\Tstep_Q.T1_3~q  & (\IR|Out [3]))) # (\IR|Out [0] & (((\Tstep_Q.T1_3~q  & \IR|Out [3])) # (\Tstep_Q.T2~q ))) ) ) )

	.dataa(!\IR|Out [0]),
	.datab(!\Tstep_Q.T1_3~q ),
	.datac(!\IR|Out [3]),
	.datad(!\Tstep_Q.T2~q ),
	.datae(!\Tstep_Q.T3~q ),
	.dataf(!\Tstep_Q.T1_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h0357FFFF5757FFFF;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N24
cyclonev_lcell_comb \ctrlMux[0] (
// Equation(s):
// ctrlMux[0] = ( \Resetn~input_o  & ( (!\Tstep_Q.T0~q  & ((ctrlMux[0]))) # (\Tstep_Q.T0~q  & (\Selector6~0_combout )) ) ) # ( !\Resetn~input_o  )

	.dataa(!\Tstep_Q.T0~q ),
	.datab(!\Selector6~0_combout ),
	.datac(!ctrlMux[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Resetn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ctrlMux[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlMux[0] .extended_lut = "off";
defparam \ctrlMux[0] .lut_mask = 64'hFFFFFFFF1B1B1B1B;
defparam \ctrlMux[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N33
cyclonev_lcell_comb \addressRX|Decoder0~1 (
// Equation(s):
// \addressRX|Decoder0~1_combout  = ( !\IR|Out [4] & ( (\IR|Out [3] & \IR|Out [5]) ) )

	.dataa(!\IR|Out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IR|Out [5]),
	.datae(gnd),
	.dataf(!\IR|Out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~1 .extended_lut = "off";
defparam \addressRX|Decoder0~1 .lut_mask = 64'h0055005500000000;
defparam \addressRX|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N51
cyclonev_lcell_comb \addressRX|Out[5] (
// Equation(s):
// \addressRX|Out [5] = ( \addressRX|Decoder0~1_combout  & ( (\enableDec~combout ) # (\addressRX|Out [5]) ) ) # ( !\addressRX|Decoder0~1_combout  & ( (\addressRX|Out [5] & !\enableDec~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addressRX|Out [5]),
	.datad(!\enableDec~combout ),
	.datae(gnd),
	.dataf(!\addressRX|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Out [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Out[5] .extended_lut = "off";
defparam \addressRX|Out[5] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \addressRX|Out[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N27
cyclonev_lcell_comb \enableR[5] (
// Equation(s):
// enableR[5] = ( \addressRX|Out [5] & ( (enableR[5]) # (\enableR[0]~1_combout ) ) ) # ( !\addressRX|Out [5] & ( (!\enableR[0]~1_combout  & enableR[5]) ) )

	.dataa(!\enableR[0]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!enableR[5]),
	.datae(gnd),
	.dataf(!\addressRX|Out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(enableR[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[5] .extended_lut = "off";
defparam \enableR[5] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \enableR[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N40
dffeas \reg_5|Out[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[0] .is_wysiwyg = "true";
defparam \reg_5|Out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y12_N5
dffeas \IR|Out[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DIN[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[1] .is_wysiwyg = "true";
defparam \IR|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N48
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \IR|Out [4] & ( (!\Tstep_Q.T3~q  & (!\Tstep_Q.T1_2~q  & ((\Tstep_Q.T1_3~q ) # (\IR|Out [1])))) ) ) # ( !\IR|Out [4] & ( (\IR|Out [1] & (!\Tstep_Q.T1_3~q  & (!\Tstep_Q.T3~q  & !\Tstep_Q.T1_2~q ))) ) )

	.dataa(!\IR|Out [1]),
	.datab(!\Tstep_Q.T1_3~q ),
	.datac(!\Tstep_Q.T3~q ),
	.datad(!\Tstep_Q.T1_2~q ),
	.datae(gnd),
	.dataf(!\IR|Out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h4000400070007000;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N30
cyclonev_lcell_comb \ctrlMux[1] (
// Equation(s):
// ctrlMux[1] = ( \Resetn~input_o  & ( (!\Tstep_Q.T0~q  & (ctrlMux[1])) # (\Tstep_Q.T0~q  & ((\Selector5~0_combout ))) ) ) # ( !\Resetn~input_o  )

	.dataa(gnd),
	.datab(!ctrlMux[1]),
	.datac(!\Tstep_Q.T0~q ),
	.datad(!\Selector5~0_combout ),
	.datae(gnd),
	.dataf(!\Resetn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ctrlMux[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlMux[1] .extended_lut = "off";
defparam \ctrlMux[1] .lut_mask = 64'hFFFFFFFF303F303F;
defparam \ctrlMux[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N24
cyclonev_lcell_comb \addressRX|Decoder0~3 (
// Equation(s):
// \addressRX|Decoder0~3_combout  = ( \IR|Out [3] & ( \IR|Out [4] & ( \IR|Out [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IR|Out [5]),
	.datae(!\IR|Out [3]),
	.dataf(!\IR|Out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~3 .extended_lut = "off";
defparam \addressRX|Decoder0~3 .lut_mask = 64'h00000000000000FF;
defparam \addressRX|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N36
cyclonev_lcell_comb \addressRX|Out[7] (
// Equation(s):
// \addressRX|Out [7] = ( \enableDec~combout  & ( \addressRX|Decoder0~3_combout  ) ) # ( !\enableDec~combout  & ( \addressRX|Decoder0~3_combout  & ( \addressRX|Out [7] ) ) ) # ( !\enableDec~combout  & ( !\addressRX|Decoder0~3_combout  & ( \addressRX|Out [7] 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addressRX|Out [7]),
	.datad(gnd),
	.datae(!\enableDec~combout ),
	.dataf(!\addressRX|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Out [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Out[7] .extended_lut = "off";
defparam \addressRX|Out[7] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \addressRX|Out[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N21
cyclonev_lcell_comb \enableR[7] (
// Equation(s):
// enableR[7] = ( \enableR[0]~1_combout  & ( \addressRX|Out [7] ) ) # ( !\enableR[0]~1_combout  & ( \addressRX|Out [7] & ( enableR[7] ) ) ) # ( !\enableR[0]~1_combout  & ( !\addressRX|Out [7] & ( enableR[7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!enableR[7]),
	.datae(!\enableR[0]~1_combout ),
	.dataf(!\addressRX|Out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(enableR[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[7] .extended_lut = "off";
defparam \enableR[7] .lut_mask = 64'h00FF000000FFFFFF;
defparam \enableR[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N32
dffeas \reg_7|Out[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[0] .is_wysiwyg = "true";
defparam \reg_7|Out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N33
cyclonev_lcell_comb \reg_6|Out[0]~feeder (
// Equation(s):
// \reg_6|Out[0]~feeder_combout  = ( \multiplexer|Mux8~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\multiplexer|Mux8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6|Out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6|Out[0]~feeder .extended_lut = "off";
defparam \reg_6|Out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_6|Out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N42
cyclonev_lcell_comb \addressRX|Decoder0~2 (
// Equation(s):
// \addressRX|Decoder0~2_combout  = ( \IR|Out [5] & ( \IR|Out [4] & ( !\IR|Out [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\IR|Out [3]),
	.datae(!\IR|Out [5]),
	.dataf(!\IR|Out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~2 .extended_lut = "off";
defparam \addressRX|Decoder0~2 .lut_mask = 64'h000000000000FF00;
defparam \addressRX|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N57
cyclonev_lcell_comb \addressRX|Out[6] (
// Equation(s):
// \addressRX|Out [6] = ( \enableDec~combout  & ( \addressRX|Decoder0~2_combout  ) ) # ( !\enableDec~combout  & ( \addressRX|Decoder0~2_combout  & ( \addressRX|Out [6] ) ) ) # ( !\enableDec~combout  & ( !\addressRX|Decoder0~2_combout  & ( \addressRX|Out [6] 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addressRX|Out [6]),
	.datad(gnd),
	.datae(!\enableDec~combout ),
	.dataf(!\addressRX|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Out [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Out[6] .extended_lut = "off";
defparam \addressRX|Out[6] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \addressRX|Out[6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N3
cyclonev_lcell_comb \enableR[6] (
// Equation(s):
// enableR[6] = ( \enableR[0]~1_combout  & ( \addressRX|Out [6] ) ) # ( !\enableR[0]~1_combout  & ( \addressRX|Out [6] & ( enableR[6] ) ) ) # ( !\enableR[0]~1_combout  & ( !\addressRX|Out [6] & ( enableR[6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!enableR[6]),
	.datae(!\enableR[0]~1_combout ),
	.dataf(!\addressRX|Out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(enableR[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[6] .extended_lut = "off";
defparam \enableR[6] .lut_mask = 64'h00FF000000FFFFFF;
defparam \enableR[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N35
dffeas \reg_6|Out[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_6|Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[0] .is_wysiwyg = "true";
defparam \reg_6|Out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N6
cyclonev_lcell_comb \multiplexer|Mux8~0 (
// Equation(s):
// \multiplexer|Mux8~0_combout  = ( \reg_7|Out [0] & ( \reg_6|Out [0] & ( ((!ctrlMux[0] & (\reg_4|Out [0])) # (ctrlMux[0] & ((\reg_5|Out [0])))) # (ctrlMux[1]) ) ) ) # ( !\reg_7|Out [0] & ( \reg_6|Out [0] & ( (!ctrlMux[0] & (((ctrlMux[1])) # (\reg_4|Out 
// [0]))) # (ctrlMux[0] & (((\reg_5|Out [0] & !ctrlMux[1])))) ) ) ) # ( \reg_7|Out [0] & ( !\reg_6|Out [0] & ( (!ctrlMux[0] & (\reg_4|Out [0] & ((!ctrlMux[1])))) # (ctrlMux[0] & (((ctrlMux[1]) # (\reg_5|Out [0])))) ) ) ) # ( !\reg_7|Out [0] & ( !\reg_6|Out 
// [0] & ( (!ctrlMux[1] & ((!ctrlMux[0] & (\reg_4|Out [0])) # (ctrlMux[0] & ((\reg_5|Out [0]))))) ) ) )

	.dataa(!\reg_4|Out [0]),
	.datab(!ctrlMux[0]),
	.datac(!\reg_5|Out [0]),
	.datad(!ctrlMux[1]),
	.datae(!\reg_7|Out [0]),
	.dataf(!\reg_6|Out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~0 .extended_lut = "off";
defparam \multiplexer|Mux8~0 .lut_mask = 64'h4700473347CC47FF;
defparam \multiplexer|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N15
cyclonev_lcell_comb \ctrlMux~0 (
// Equation(s):
// \ctrlMux~0_combout  = ( !\Tstep_Q.T3~q  & ( !\Tstep_Q.T1_2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Tstep_Q.T1_2~q ),
	.datae(gnd),
	.dataf(!\Tstep_Q.T3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlMux~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlMux~0 .extended_lut = "off";
defparam \ctrlMux~0 .lut_mask = 64'hFF00FF0000000000;
defparam \ctrlMux~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N30
cyclonev_lcell_comb \ctrlMux[3] (
// Equation(s):
// ctrlMux[3] = ( \Resetn~input_o  & ( \ctrlMux~0_combout  & ( (!\Tstep_Q.T0~q  & ctrlMux[3]) ) ) ) # ( !\Resetn~input_o  & ( \ctrlMux~0_combout  ) ) # ( \Resetn~input_o  & ( !\ctrlMux~0_combout  & ( (ctrlMux[3]) # (\Tstep_Q.T0~q ) ) ) ) # ( !\Resetn~input_o 
//  & ( !\ctrlMux~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Tstep_Q.T0~q ),
	.datad(!ctrlMux[3]),
	.datae(!\Resetn~input_o ),
	.dataf(!\ctrlMux~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ctrlMux[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlMux[3] .extended_lut = "off";
defparam \ctrlMux[3] .lut_mask = 64'hFFFF0FFFFFFF00F0;
defparam \ctrlMux[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N51
cyclonev_lcell_comb \addressRX|Decoder0~4 (
// Equation(s):
// \addressRX|Decoder0~4_combout  = ( !\IR|Out [3] & ( (!\IR|Out [4] & !\IR|Out [5]) ) )

	.dataa(!\IR|Out [4]),
	.datab(gnd),
	.datac(!\IR|Out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IR|Out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~4 .extended_lut = "off";
defparam \addressRX|Decoder0~4 .lut_mask = 64'hA0A0A0A000000000;
defparam \addressRX|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N51
cyclonev_lcell_comb \addressRX|Out[0] (
// Equation(s):
// \addressRX|Out [0] = ( \enableDec~combout  & ( \addressRX|Decoder0~4_combout  ) ) # ( !\enableDec~combout  & ( \addressRX|Decoder0~4_combout  & ( \addressRX|Out [0] ) ) ) # ( !\enableDec~combout  & ( !\addressRX|Decoder0~4_combout  & ( \addressRX|Out [0] 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addressRX|Out [0]),
	.datae(!\enableDec~combout ),
	.dataf(!\addressRX|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Out[0] .extended_lut = "off";
defparam \addressRX|Out[0] .lut_mask = 64'h00FF000000FFFFFF;
defparam \addressRX|Out[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N57
cyclonev_lcell_comb \enableR[0] (
// Equation(s):
// enableR[0] = ( \enableR[0]~1_combout  & ( \addressRX|Out [0] ) ) # ( !\enableR[0]~1_combout  & ( \addressRX|Out [0] & ( enableR[0] ) ) ) # ( !\enableR[0]~1_combout  & ( !\addressRX|Out [0] & ( enableR[0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!enableR[0]),
	.datad(gnd),
	.datae(!\enableR[0]~1_combout ),
	.dataf(!\addressRX|Out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(enableR[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[0] .extended_lut = "off";
defparam \enableR[0] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \enableR[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N32
dffeas \reg_0|Out[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[0] .is_wysiwyg = "true";
defparam \reg_0|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N3
cyclonev_lcell_comb \addressRX|Decoder0~5 (
// Equation(s):
// \addressRX|Decoder0~5_combout  = ( \IR|Out [3] & ( (!\IR|Out [5] & !\IR|Out [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR|Out [5]),
	.datad(!\IR|Out [4]),
	.datae(gnd),
	.dataf(!\IR|Out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~5 .extended_lut = "off";
defparam \addressRX|Decoder0~5 .lut_mask = 64'h00000000F000F000;
defparam \addressRX|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N36
cyclonev_lcell_comb \addressRX|Out[1] (
// Equation(s):
// \addressRX|Out [1] = (!\enableDec~combout  & (\addressRX|Out [1])) # (\enableDec~combout  & ((\addressRX|Decoder0~5_combout )))

	.dataa(!\addressRX|Out [1]),
	.datab(gnd),
	.datac(!\addressRX|Decoder0~5_combout ),
	.datad(!\enableDec~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Out[1] .extended_lut = "off";
defparam \addressRX|Out[1] .lut_mask = 64'h550F550F550F550F;
defparam \addressRX|Out[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N48
cyclonev_lcell_comb \enableR[1] (
// Equation(s):
// enableR[1] = ( \addressRX|Out [1] & ( (enableR[1]) # (\enableR[0]~1_combout ) ) ) # ( !\addressRX|Out [1] & ( (!\enableR[0]~1_combout  & enableR[1]) ) )

	.dataa(gnd),
	.datab(!\enableR[0]~1_combout ),
	.datac(!enableR[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addressRX|Out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(enableR[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[1] .extended_lut = "off";
defparam \enableR[1] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \enableR[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N11
dffeas \reg_1|Out[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[0] .is_wysiwyg = "true";
defparam \reg_1|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N30
cyclonev_lcell_comb \addressRX|Decoder0~6 (
// Equation(s):
// \addressRX|Decoder0~6_combout  = ( !\IR|Out [5] & ( (!\IR|Out [3] & \IR|Out [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR|Out [3]),
	.datad(!\IR|Out [4]),
	.datae(gnd),
	.dataf(!\IR|Out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~6 .extended_lut = "off";
defparam \addressRX|Decoder0~6 .lut_mask = 64'h00F000F000000000;
defparam \addressRX|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N33
cyclonev_lcell_comb \addressRX|Out[2] (
// Equation(s):
// \addressRX|Out [2] = (!\enableDec~combout  & (\addressRX|Out [2])) # (\enableDec~combout  & ((\addressRX|Decoder0~6_combout )))

	.dataa(!\addressRX|Out [2]),
	.datab(!\addressRX|Decoder0~6_combout ),
	.datac(!\enableDec~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Out[2] .extended_lut = "off";
defparam \addressRX|Out[2] .lut_mask = 64'h5353535353535353;
defparam \addressRX|Out[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N15
cyclonev_lcell_comb \enableR[2] (
// Equation(s):
// enableR[2] = ( \enableR[0]~1_combout  & ( \addressRX|Out [2] ) ) # ( !\enableR[0]~1_combout  & ( \addressRX|Out [2] & ( enableR[2] ) ) ) # ( !\enableR[0]~1_combout  & ( !\addressRX|Out [2] & ( enableR[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!enableR[2]),
	.datad(gnd),
	.datae(!\enableR[0]~1_combout ),
	.dataf(!\addressRX|Out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(enableR[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[2] .extended_lut = "off";
defparam \enableR[2] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \enableR[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N5
dffeas \reg_2|Out[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[0] .is_wysiwyg = "true";
defparam \reg_2|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N42
cyclonev_lcell_comb \addressRX|Decoder0~7 (
// Equation(s):
// \addressRX|Decoder0~7_combout  = ( !\IR|Out [5] & ( (\IR|Out [3] & \IR|Out [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IR|Out [3]),
	.datad(!\IR|Out [4]),
	.datae(gnd),
	.dataf(!\IR|Out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~7 .extended_lut = "off";
defparam \addressRX|Decoder0~7 .lut_mask = 64'h000F000F00000000;
defparam \addressRX|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N9
cyclonev_lcell_comb \addressRX|Out[3] (
// Equation(s):
// \addressRX|Out [3] = ( \enableDec~combout  & ( \addressRX|Decoder0~7_combout  ) ) # ( !\enableDec~combout  & ( \addressRX|Decoder0~7_combout  & ( \addressRX|Out [3] ) ) ) # ( !\enableDec~combout  & ( !\addressRX|Decoder0~7_combout  & ( \addressRX|Out [3] 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addressRX|Out [3]),
	.datad(gnd),
	.datae(!\enableDec~combout ),
	.dataf(!\addressRX|Decoder0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Out [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Out[3] .extended_lut = "off";
defparam \addressRX|Out[3] .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \addressRX|Out[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N51
cyclonev_lcell_comb \enableR[3] (
// Equation(s):
// enableR[3] = ( \addressRX|Out [3] & ( (\enableR[0]~1_combout ) # (enableR[3]) ) ) # ( !\addressRX|Out [3] & ( (enableR[3] & !\enableR[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!enableR[3]),
	.datad(!\enableR[0]~1_combout ),
	.datae(gnd),
	.dataf(!\addressRX|Out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(enableR[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[3] .extended_lut = "off";
defparam \enableR[3] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \enableR[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N56
dffeas \reg_3|Out[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[0] .is_wysiwyg = "true";
defparam \reg_3|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N45
cyclonev_lcell_comb \multiplexer|Mux8~2 (
// Equation(s):
// \multiplexer|Mux8~2_combout  = ( \reg_2|Out [0] & ( \reg_3|Out [0] & ( ((!ctrlMux[0] & (\reg_0|Out [0])) # (ctrlMux[0] & ((\reg_1|Out [0])))) # (ctrlMux[1]) ) ) ) # ( !\reg_2|Out [0] & ( \reg_3|Out [0] & ( (!ctrlMux[1] & ((!ctrlMux[0] & (\reg_0|Out [0])) 
// # (ctrlMux[0] & ((\reg_1|Out [0]))))) # (ctrlMux[1] & (ctrlMux[0])) ) ) ) # ( \reg_2|Out [0] & ( !\reg_3|Out [0] & ( (!ctrlMux[1] & ((!ctrlMux[0] & (\reg_0|Out [0])) # (ctrlMux[0] & ((\reg_1|Out [0]))))) # (ctrlMux[1] & (!ctrlMux[0])) ) ) ) # ( 
// !\reg_2|Out [0] & ( !\reg_3|Out [0] & ( (!ctrlMux[1] & ((!ctrlMux[0] & (\reg_0|Out [0])) # (ctrlMux[0] & ((\reg_1|Out [0]))))) ) ) )

	.dataa(!ctrlMux[1]),
	.datab(!ctrlMux[0]),
	.datac(!\reg_0|Out [0]),
	.datad(!\reg_1|Out [0]),
	.datae(!\reg_2|Out [0]),
	.dataf(!\reg_3|Out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~2 .extended_lut = "off";
defparam \multiplexer|Mux8~2 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \multiplexer|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N48
cyclonev_lcell_comb \IR|Out[2]~feeder (
// Equation(s):
// \IR|Out[2]~feeder_combout  = ( \DIN[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DIN[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IR|Out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IR|Out[2]~feeder .extended_lut = "off";
defparam \IR|Out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IR|Out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N49
dffeas \IR|Out[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\IR|Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[2] .is_wysiwyg = "true";
defparam \IR|Out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N12
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \Tstep_Q.T1_3~q  & ( (!\Tstep_Q.T3~q  & (!\Tstep_Q.T1_2~q  & \IR|Out [5])) ) ) # ( !\Tstep_Q.T1_3~q  & ( (!\Tstep_Q.T3~q  & (!\Tstep_Q.T1_2~q  & \IR|Out [2])) ) )

	.dataa(!\Tstep_Q.T3~q ),
	.datab(!\Tstep_Q.T1_2~q ),
	.datac(!\IR|Out [5]),
	.datad(!\IR|Out [2]),
	.datae(gnd),
	.dataf(!\Tstep_Q.T1_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h0088008808080808;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N27
cyclonev_lcell_comb \ctrlMux[2] (
// Equation(s):
// ctrlMux[2] = ( \Tstep_Q.T0~q  & ( (!\Resetn~input_o ) # (\Selector4~0_combout ) ) ) # ( !\Tstep_Q.T0~q  & ( (!\Resetn~input_o ) # (ctrlMux[2]) ) )

	.dataa(!ctrlMux[2]),
	.datab(!\Selector4~0_combout ),
	.datac(gnd),
	.datad(!\Resetn~input_o ),
	.datae(!\Tstep_Q.T0~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ctrlMux[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlMux[2] .extended_lut = "off";
defparam \ctrlMux[2] .lut_mask = 64'hFF55FF33FF55FF33;
defparam \ctrlMux[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N9
cyclonev_lcell_comb \opcodeALU[2]~0 (
// Equation(s):
// \opcodeALU[2]~0_combout  = ( \Resetn~input_o  & ( \Tstep_Q.T2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Tstep_Q.T2~q ),
	.datae(gnd),
	.dataf(!\Resetn~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\opcodeALU[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcodeALU[2]~0 .extended_lut = "off";
defparam \opcodeALU[2]~0 .lut_mask = 64'h0000000000FF00FF;
defparam \opcodeALU[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N6
cyclonev_lcell_comb \opcodeALU[1] (
// Equation(s):
// opcodeALU[1] = ( \IR|Out [7] & ( (opcodeALU[1]) # (\opcodeALU[2]~0_combout ) ) ) # ( !\IR|Out [7] & ( (!\opcodeALU[2]~0_combout  & opcodeALU[1]) ) )

	.dataa(gnd),
	.datab(!\opcodeALU[2]~0_combout ),
	.datac(!opcodeALU[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IR|Out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(opcodeALU[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcodeALU[1] .extended_lut = "off";
defparam \opcodeALU[1] .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \opcodeALU[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N54
cyclonev_lcell_comb \opcodeALU[0] (
// Equation(s):
// opcodeALU[0] = ( opcodeALU[0] & ( (!\opcodeALU[2]~0_combout ) # (\IR|Out [6]) ) ) # ( !opcodeALU[0] & ( (\IR|Out [6] & \opcodeALU[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\IR|Out [6]),
	.datac(!\opcodeALU[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!opcodeALU[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(opcodeALU[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcodeALU[0] .extended_lut = "off";
defparam \opcodeALU[0] .lut_mask = 64'h03030303F3F3F3F3;
defparam \opcodeALU[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N12
cyclonev_lcell_comb \opcodeALU[2] (
// Equation(s):
// opcodeALU[2] = ( \IR|Out [8] & ( (\opcodeALU[2]~0_combout ) # (opcodeALU[2]) ) ) # ( !\IR|Out [8] & ( (opcodeALU[2] & !\opcodeALU[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(!opcodeALU[2]),
	.datac(gnd),
	.datad(!\opcodeALU[2]~0_combout ),
	.datae(gnd),
	.dataf(!\IR|Out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(opcodeALU[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcodeALU[2] .extended_lut = "off";
defparam \opcodeALU[2] .lut_mask = 64'h3300330033FF33FF;
defparam \opcodeALU[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N0
cyclonev_lcell_comb \alu|Equal0~1 (
// Equation(s):
// \alu|Equal0~1_combout  = ( !opcodeALU[2] & ( (opcodeALU[1] & !opcodeALU[0]) ) )

	.dataa(gnd),
	.datab(!opcodeALU[1]),
	.datac(gnd),
	.datad(!opcodeALU[0]),
	.datae(gnd),
	.dataf(!opcodeALU[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~1 .extended_lut = "off";
defparam \alu|Equal0~1 .lut_mask = 64'h3300330000000000;
defparam \alu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N39
cyclonev_lcell_comb \multiplexer|Mux8~4 (
// Equation(s):
// \multiplexer|Mux8~4_combout  = ( !ctrlMux[2] & ( (!ctrlMux[1] & (ctrlMux[3] & !ctrlMux[0])) ) )

	.dataa(!ctrlMux[1]),
	.datab(!ctrlMux[3]),
	.datac(!ctrlMux[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrlMux[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~4 .extended_lut = "off";
defparam \multiplexer|Mux8~4 .lut_mask = 64'h2020202000000000;
defparam \multiplexer|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N36
cyclonev_lcell_comb \multiplexer|Mux2~5 (
// Equation(s):
// \multiplexer|Mux2~5_combout  = ( !ctrlMux[2] & ( (!ctrlMux[1] & (ctrlMux[3] & ctrlMux[0])) ) )

	.dataa(!ctrlMux[1]),
	.datab(!ctrlMux[3]),
	.datac(!ctrlMux[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrlMux[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~5 .extended_lut = "off";
defparam \multiplexer|Mux2~5 .lut_mask = 64'h0202020200000000;
defparam \multiplexer|Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N9
cyclonev_lcell_comb \multiplexer|Mux8~5 (
// Equation(s):
// \multiplexer|Mux8~5_combout  = ( \DIN[0]~input_o  & ( ctrlMux[3] & ( ((\multiplexer|Mux2~5_combout  & \G|Out [0])) # (\multiplexer|Mux8~4_combout ) ) ) ) # ( !\DIN[0]~input_o  & ( ctrlMux[3] & ( (\multiplexer|Mux2~5_combout  & \G|Out [0]) ) ) ) # ( 
// \DIN[0]~input_o  & ( !ctrlMux[3] & ( (((\multiplexer|Mux2~5_combout  & \G|Out [0])) # (\multiplexer|Mux8~0_combout )) # (\multiplexer|Mux8~4_combout ) ) ) ) # ( !\DIN[0]~input_o  & ( !ctrlMux[3] & ( ((\multiplexer|Mux2~5_combout  & \G|Out [0])) # 
// (\multiplexer|Mux8~0_combout ) ) ) )

	.dataa(!\multiplexer|Mux8~4_combout ),
	.datab(!\multiplexer|Mux2~5_combout ),
	.datac(!\G|Out [0]),
	.datad(!\multiplexer|Mux8~0_combout ),
	.datae(!\DIN[0]~input_o ),
	.dataf(!ctrlMux[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~5 .extended_lut = "off";
defparam \multiplexer|Mux8~5 .lut_mask = 64'h03FF57FF03035757;
defparam \multiplexer|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N30
cyclonev_lcell_comb \multiplexer|Mux2~4 (
// Equation(s):
// \multiplexer|Mux2~4_combout  = ( ctrlMux[3] ) # ( !ctrlMux[3] & ( ctrlMux[2] ) )

	.dataa(!ctrlMux[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrlMux[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~4 .extended_lut = "off";
defparam \multiplexer|Mux2~4 .lut_mask = 64'h55555555FFFFFFFF;
defparam \multiplexer|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N15
cyclonev_lcell_comb enableA(
// Equation(s):
// \enableA~combout  = ( \enableA~combout  & ( \Resetn~input_o  ) ) # ( !\enableA~combout  & ( (\Tstep_Q.T1_3~q  & \Resetn~input_o ) ) )

	.dataa(!\Tstep_Q.T1_3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Resetn~input_o ),
	.datae(gnd),
	.dataf(!\enableA~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableA~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam enableA.extended_lut = "off";
defparam enableA.lut_mask = 64'h0055005500FF00FF;
defparam enableA.shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N34
dffeas \A|Out[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enableA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[0] .is_wysiwyg = "true";
defparam \A|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N30
cyclonev_lcell_comb \alu|Add0~38 (
// Equation(s):
// \alu|Add0~38_cout  = CARRY(( !\alu|Equal0~1_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~38 .extended_lut = "off";
defparam \alu|Add0~38 .lut_mask = 64'h000000000000F0F0;
defparam \alu|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N33
cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux8~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux8~5_combout )))) ) + ( \A|Out [0] ) + ( \alu|Add0~38_cout  ))
// \alu|Add0~2  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux8~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux8~5_combout )))) ) + ( \A|Out [0] ) + ( \alu|Add0~38_cout  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux8~5_combout ),
	.datac(!\multiplexer|Mux2~4_combout ),
	.datad(!\multiplexer|Mux8~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [0]),
	.datag(gnd),
	.cin(\alu|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(\alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000FF000000A959;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N21
cyclonev_lcell_comb \G|Out[0]~feeder (
// Equation(s):
// \G|Out[0]~feeder_combout  = ( \alu|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\G|Out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G|Out[0]~feeder .extended_lut = "off";
defparam \G|Out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \G|Out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N12
cyclonev_lcell_comb \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = ( opcodeALU[2] ) # ( !opcodeALU[2] & ( !opcodeALU[1] ) )

	.dataa(gnd),
	.datab(!opcodeALU[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!opcodeALU[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~0 .extended_lut = "off";
defparam \alu|Equal0~0 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \alu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N21
cyclonev_lcell_comb enableG(
// Equation(s):
// \enableG~combout  = ( \Tstep_Q.T2~q  & ( \Resetn~input_o  ) ) # ( !\Tstep_Q.T2~q  & ( (\Resetn~input_o  & \enableG~combout ) ) )

	.dataa(!\Resetn~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\enableG~combout ),
	.datae(gnd),
	.dataf(!\Tstep_Q.T2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableG~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam enableG.extended_lut = "off";
defparam enableG.lut_mask = 64'h0055005555555555;
defparam enableG.shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N23
dffeas \G|Out[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\G|Out[0]~feeder_combout ),
	.asdata(\multiplexer|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[0] .is_wysiwyg = "true";
defparam \G|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N3
cyclonev_lcell_comb \multiplexer|Mux8~1 (
// Equation(s):
// \multiplexer|Mux8~1_combout  = ( ctrlMux[3] & ( \G|Out [0] & ( (!ctrlMux[2] & (!ctrlMux[1] & ((\DIN[0]~input_o ) # (ctrlMux[0])))) ) ) ) # ( ctrlMux[3] & ( !\G|Out [0] & ( (!ctrlMux[2] & (!ctrlMux[1] & (!ctrlMux[0] & \DIN[0]~input_o ))) ) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[1]),
	.datac(!ctrlMux[0]),
	.datad(!\DIN[0]~input_o ),
	.datae(!ctrlMux[3]),
	.dataf(!\G|Out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~1 .extended_lut = "off";
defparam \multiplexer|Mux8~1 .lut_mask = 64'h0000008000000888;
defparam \multiplexer|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N42
cyclonev_lcell_comb \multiplexer|Mux8~3 (
// Equation(s):
// \multiplexer|Mux8~3_combout  = ( \multiplexer|Mux8~1_combout  & ( ((ctrlMux[2]) # (\multiplexer|Mux8~2_combout )) # (ctrlMux[3]) ) ) # ( !\multiplexer|Mux8~1_combout  & ( (!ctrlMux[3] & ((!ctrlMux[2] & ((\multiplexer|Mux8~2_combout ))) # (ctrlMux[2] & 
// (\multiplexer|Mux8~0_combout )))) ) )

	.dataa(!\multiplexer|Mux8~0_combout ),
	.datab(!ctrlMux[3]),
	.datac(!\multiplexer|Mux8~2_combout ),
	.datad(!ctrlMux[2]),
	.datae(gnd),
	.dataf(!\multiplexer|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~3 .extended_lut = "off";
defparam \multiplexer|Mux8~3 .lut_mask = 64'h0C440C443FFF3FFF;
defparam \multiplexer|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y12_N44
dffeas \reg_5|Out[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux7~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[1] .is_wysiwyg = "true";
defparam \reg_5|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N17
dffeas \reg_4|Out[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux7~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[1] .is_wysiwyg = "true";
defparam \reg_4|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N14
dffeas \reg_6|Out[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux7~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[1] .is_wysiwyg = "true";
defparam \reg_6|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N12
cyclonev_lcell_comb \reg_7|Out[1]~feeder (
// Equation(s):
// \reg_7|Out[1]~feeder_combout  = \multiplexer|Mux7~3_combout 

	.dataa(!\multiplexer|Mux7~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_7|Out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_7|Out[1]~feeder .extended_lut = "off";
defparam \reg_7|Out[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_7|Out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N14
dffeas \reg_7|Out[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_7|Out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[1] .is_wysiwyg = "true";
defparam \reg_7|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N45
cyclonev_lcell_comb \multiplexer|Mux7~0 (
// Equation(s):
// \multiplexer|Mux7~0_combout  = ( ctrlMux[1] & ( \reg_7|Out [1] & ( (\reg_6|Out [1]) # (ctrlMux[0]) ) ) ) # ( !ctrlMux[1] & ( \reg_7|Out [1] & ( (!ctrlMux[0] & ((\reg_4|Out [1]))) # (ctrlMux[0] & (\reg_5|Out [1])) ) ) ) # ( ctrlMux[1] & ( !\reg_7|Out [1] & 
// ( (!ctrlMux[0] & \reg_6|Out [1]) ) ) ) # ( !ctrlMux[1] & ( !\reg_7|Out [1] & ( (!ctrlMux[0] & ((\reg_4|Out [1]))) # (ctrlMux[0] & (\reg_5|Out [1])) ) ) )

	.dataa(!ctrlMux[0]),
	.datab(!\reg_5|Out [1]),
	.datac(!\reg_4|Out [1]),
	.datad(!\reg_6|Out [1]),
	.datae(!ctrlMux[1]),
	.dataf(!\reg_7|Out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~0 .extended_lut = "off";
defparam \multiplexer|Mux7~0 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \multiplexer|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y11_N34
dffeas \reg_1|Out[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux7~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[1] .is_wysiwyg = "true";
defparam \reg_1|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N49
dffeas \reg_2|Out[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux7~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[1] .is_wysiwyg = "true";
defparam \reg_2|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N29
dffeas \reg_0|Out[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux7~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[1] .is_wysiwyg = "true";
defparam \reg_0|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N18
cyclonev_lcell_comb \reg_3|Out[1]~feeder (
// Equation(s):
// \reg_3|Out[1]~feeder_combout  = \multiplexer|Mux7~3_combout 

	.dataa(!\multiplexer|Mux7~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_3|Out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_3|Out[1]~feeder .extended_lut = "off";
defparam \reg_3|Out[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_3|Out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N20
dffeas \reg_3|Out[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_3|Out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[1] .is_wysiwyg = "true";
defparam \reg_3|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N18
cyclonev_lcell_comb \multiplexer|Mux7~2 (
// Equation(s):
// \multiplexer|Mux7~2_combout  = ( \reg_0|Out [1] & ( \reg_3|Out [1] & ( (!ctrlMux[1] & ((!ctrlMux[0]) # ((\reg_1|Out [1])))) # (ctrlMux[1] & (((\reg_2|Out [1])) # (ctrlMux[0]))) ) ) ) # ( !\reg_0|Out [1] & ( \reg_3|Out [1] & ( (!ctrlMux[1] & (ctrlMux[0] & 
// (\reg_1|Out [1]))) # (ctrlMux[1] & (((\reg_2|Out [1])) # (ctrlMux[0]))) ) ) ) # ( \reg_0|Out [1] & ( !\reg_3|Out [1] & ( (!ctrlMux[1] & ((!ctrlMux[0]) # ((\reg_1|Out [1])))) # (ctrlMux[1] & (!ctrlMux[0] & ((\reg_2|Out [1])))) ) ) ) # ( !\reg_0|Out [1] & ( 
// !\reg_3|Out [1] & ( (!ctrlMux[1] & (ctrlMux[0] & (\reg_1|Out [1]))) # (ctrlMux[1] & (!ctrlMux[0] & ((\reg_2|Out [1])))) ) ) )

	.dataa(!ctrlMux[1]),
	.datab(!ctrlMux[0]),
	.datac(!\reg_1|Out [1]),
	.datad(!\reg_2|Out [1]),
	.datae(!\reg_0|Out [1]),
	.dataf(!\reg_3|Out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~2 .extended_lut = "off";
defparam \multiplexer|Mux7~2 .lut_mask = 64'h02468ACE13579BDF;
defparam \multiplexer|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N18
cyclonev_lcell_comb \multiplexer|Mux7~4 (
// Equation(s):
// \multiplexer|Mux7~4_combout  = ( \DIN[1]~input_o  & ( ctrlMux[3] & ( ((\G|Out [1] & \multiplexer|Mux2~5_combout )) # (\multiplexer|Mux8~4_combout ) ) ) ) # ( !\DIN[1]~input_o  & ( ctrlMux[3] & ( (\G|Out [1] & \multiplexer|Mux2~5_combout ) ) ) ) # ( 
// \DIN[1]~input_o  & ( !ctrlMux[3] & ( (((\G|Out [1] & \multiplexer|Mux2~5_combout )) # (\multiplexer|Mux7~0_combout )) # (\multiplexer|Mux8~4_combout ) ) ) ) # ( !\DIN[1]~input_o  & ( !ctrlMux[3] & ( ((\G|Out [1] & \multiplexer|Mux2~5_combout )) # 
// (\multiplexer|Mux7~0_combout ) ) ) )

	.dataa(!\multiplexer|Mux8~4_combout ),
	.datab(!\multiplexer|Mux7~0_combout ),
	.datac(!\G|Out [1]),
	.datad(!\multiplexer|Mux2~5_combout ),
	.datae(!\DIN[1]~input_o ),
	.dataf(!ctrlMux[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~4 .extended_lut = "off";
defparam \multiplexer|Mux7~4 .lut_mask = 64'h333F777F000F555F;
defparam \multiplexer|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N52
dffeas \A|Out[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux7~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enableA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[1] .is_wysiwyg = "true";
defparam \A|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N36
cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux7~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux7~4_combout )))) ) + ( \A|Out [1] ) + ( \alu|Add0~2  ))
// \alu|Add0~6  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux7~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux7~4_combout )))) ) + ( \A|Out [1] ) + ( \alu|Add0~2  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux2~4_combout ),
	.datac(!\multiplexer|Mux7~4_combout ),
	.datad(!\multiplexer|Mux7~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [1]),
	.datag(gnd),
	.cin(\alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N24
cyclonev_lcell_comb \G|Out[1]~feeder (
// Equation(s):
// \G|Out[1]~feeder_combout  = ( \alu|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\G|Out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G|Out[1]~feeder .extended_lut = "off";
defparam \G|Out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \G|Out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N26
dffeas \G|Out[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\G|Out[1]~feeder_combout ),
	.asdata(\multiplexer|Mux7~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[1] .is_wysiwyg = "true";
defparam \G|Out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N36
cyclonev_lcell_comb \multiplexer|Mux7~1 (
// Equation(s):
// \multiplexer|Mux7~1_combout  = ( ctrlMux[0] & ( !ctrlMux[2] & ( (!ctrlMux[1] & (ctrlMux[3] & \G|Out [1])) ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[2] & ( (!ctrlMux[1] & (ctrlMux[3] & \DIN[1]~input_o )) ) ) )

	.dataa(!ctrlMux[1]),
	.datab(!ctrlMux[3]),
	.datac(!\DIN[1]~input_o ),
	.datad(!\G|Out [1]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~1 .extended_lut = "off";
defparam \multiplexer|Mux7~1 .lut_mask = 64'h0202002200000000;
defparam \multiplexer|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N48
cyclonev_lcell_comb \multiplexer|Mux7~3 (
// Equation(s):
// \multiplexer|Mux7~3_combout  = ( \multiplexer|Mux7~1_combout  & ( ((\multiplexer|Mux7~2_combout ) # (ctrlMux[3])) # (ctrlMux[2]) ) ) # ( !\multiplexer|Mux7~1_combout  & ( (!ctrlMux[3] & ((!ctrlMux[2] & ((\multiplexer|Mux7~2_combout ))) # (ctrlMux[2] & 
// (\multiplexer|Mux7~0_combout )))) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!\multiplexer|Mux7~0_combout ),
	.datad(!\multiplexer|Mux7~2_combout ),
	.datae(gnd),
	.dataf(!\multiplexer|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~3 .extended_lut = "off";
defparam \multiplexer|Mux7~3 .lut_mask = 64'h048C048C77FF77FF;
defparam \multiplexer|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N33
cyclonev_lcell_comb \reg_0|Out[2]~feeder (
// Equation(s):
// \reg_0|Out[2]~feeder_combout  = \multiplexer|Mux6~3_combout 

	.dataa(gnd),
	.datab(!\multiplexer|Mux6~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_0|Out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_0|Out[2]~feeder .extended_lut = "off";
defparam \reg_0|Out[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_0|Out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N35
dffeas \reg_0|Out[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_0|Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[2] .is_wysiwyg = "true";
defparam \reg_0|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N53
dffeas \reg_2|Out[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux6~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[2] .is_wysiwyg = "true";
defparam \reg_2|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N49
dffeas \reg_1|Out[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux6~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[2] .is_wysiwyg = "true";
defparam \reg_1|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N46
dffeas \reg_3|Out[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux6~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[2] .is_wysiwyg = "true";
defparam \reg_3|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N36
cyclonev_lcell_comb \multiplexer|Mux6~2 (
// Equation(s):
// \multiplexer|Mux6~2_combout  = ( \reg_1|Out [2] & ( \reg_3|Out [2] & ( ((!ctrlMux[1] & (\reg_0|Out [2])) # (ctrlMux[1] & ((\reg_2|Out [2])))) # (ctrlMux[0]) ) ) ) # ( !\reg_1|Out [2] & ( \reg_3|Out [2] & ( (!ctrlMux[1] & (!ctrlMux[0] & (\reg_0|Out [2]))) 
// # (ctrlMux[1] & (((\reg_2|Out [2])) # (ctrlMux[0]))) ) ) ) # ( \reg_1|Out [2] & ( !\reg_3|Out [2] & ( (!ctrlMux[1] & (((\reg_0|Out [2])) # (ctrlMux[0]))) # (ctrlMux[1] & (!ctrlMux[0] & ((\reg_2|Out [2])))) ) ) ) # ( !\reg_1|Out [2] & ( !\reg_3|Out [2] & ( 
// (!ctrlMux[0] & ((!ctrlMux[1] & (\reg_0|Out [2])) # (ctrlMux[1] & ((\reg_2|Out [2]))))) ) ) )

	.dataa(!ctrlMux[1]),
	.datab(!ctrlMux[0]),
	.datac(!\reg_0|Out [2]),
	.datad(!\reg_2|Out [2]),
	.datae(!\reg_1|Out [2]),
	.dataf(!\reg_3|Out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~2 .extended_lut = "off";
defparam \multiplexer|Mux6~2 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \multiplexer|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N14
dffeas \reg_5|Out[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux6~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[2] .is_wysiwyg = "true";
defparam \reg_5|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N7
dffeas \reg_4|Out[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux6~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[2] .is_wysiwyg = "true";
defparam \reg_4|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N15
cyclonev_lcell_comb \reg_7|Out[2]~feeder (
// Equation(s):
// \reg_7|Out[2]~feeder_combout  = ( \multiplexer|Mux6~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\multiplexer|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_7|Out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_7|Out[2]~feeder .extended_lut = "off";
defparam \reg_7|Out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_7|Out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N16
dffeas \reg_7|Out[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_7|Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[2] .is_wysiwyg = "true";
defparam \reg_7|Out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N39
cyclonev_lcell_comb \reg_6|Out[2]~feeder (
// Equation(s):
// \reg_6|Out[2]~feeder_combout  = \multiplexer|Mux6~3_combout 

	.dataa(gnd),
	.datab(!\multiplexer|Mux6~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6|Out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6|Out[2]~feeder .extended_lut = "off";
defparam \reg_6|Out[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_6|Out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N41
dffeas \reg_6|Out[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_6|Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[2] .is_wysiwyg = "true";
defparam \reg_6|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N15
cyclonev_lcell_comb \multiplexer|Mux6~0 (
// Equation(s):
// \multiplexer|Mux6~0_combout  = ( \reg_7|Out [2] & ( \reg_6|Out [2] & ( ((!ctrlMux[0] & ((\reg_4|Out [2]))) # (ctrlMux[0] & (\reg_5|Out [2]))) # (ctrlMux[1]) ) ) ) # ( !\reg_7|Out [2] & ( \reg_6|Out [2] & ( (!ctrlMux[0] & (((\reg_4|Out [2])) # 
// (ctrlMux[1]))) # (ctrlMux[0] & (!ctrlMux[1] & (\reg_5|Out [2]))) ) ) ) # ( \reg_7|Out [2] & ( !\reg_6|Out [2] & ( (!ctrlMux[0] & (!ctrlMux[1] & ((\reg_4|Out [2])))) # (ctrlMux[0] & (((\reg_5|Out [2])) # (ctrlMux[1]))) ) ) ) # ( !\reg_7|Out [2] & ( 
// !\reg_6|Out [2] & ( (!ctrlMux[1] & ((!ctrlMux[0] & ((\reg_4|Out [2]))) # (ctrlMux[0] & (\reg_5|Out [2])))) ) ) )

	.dataa(!ctrlMux[0]),
	.datab(!ctrlMux[1]),
	.datac(!\reg_5|Out [2]),
	.datad(!\reg_4|Out [2]),
	.datae(!\reg_7|Out [2]),
	.dataf(!\reg_6|Out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~0 .extended_lut = "off";
defparam \multiplexer|Mux6~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \multiplexer|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N45
cyclonev_lcell_comb \multiplexer|Mux6~4 (
// Equation(s):
// \multiplexer|Mux6~4_combout  = ( ctrlMux[3] & ( \multiplexer|Mux2~5_combout  & ( ((\multiplexer|Mux8~4_combout  & \DIN[2]~input_o )) # (\G|Out [2]) ) ) ) # ( !ctrlMux[3] & ( \multiplexer|Mux2~5_combout  & ( (((\multiplexer|Mux8~4_combout  & 
// \DIN[2]~input_o )) # (\multiplexer|Mux6~0_combout )) # (\G|Out [2]) ) ) ) # ( ctrlMux[3] & ( !\multiplexer|Mux2~5_combout  & ( (\multiplexer|Mux8~4_combout  & \DIN[2]~input_o ) ) ) ) # ( !ctrlMux[3] & ( !\multiplexer|Mux2~5_combout  & ( 
// ((\multiplexer|Mux8~4_combout  & \DIN[2]~input_o )) # (\multiplexer|Mux6~0_combout ) ) ) )

	.dataa(!\G|Out [2]),
	.datab(!\multiplexer|Mux6~0_combout ),
	.datac(!\multiplexer|Mux8~4_combout ),
	.datad(!\DIN[2]~input_o ),
	.datae(!ctrlMux[3]),
	.dataf(!\multiplexer|Mux2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~4 .extended_lut = "off";
defparam \multiplexer|Mux6~4 .lut_mask = 64'h333F000F777F555F;
defparam \multiplexer|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N5
dffeas \A|Out[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux6~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enableA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[2] .is_wysiwyg = "true";
defparam \A|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N39
cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux6~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux6~4_combout )))) ) + ( \A|Out [2] ) + ( \alu|Add0~6  ))
// \alu|Add0~10  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux6~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux6~4_combout )))) ) + ( \A|Out [2] ) + ( \alu|Add0~6  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux2~4_combout ),
	.datac(!\multiplexer|Mux6~4_combout ),
	.datad(!\multiplexer|Mux6~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [2]),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N27
cyclonev_lcell_comb \G|Out[2]~feeder (
// Equation(s):
// \G|Out[2]~feeder_combout  = ( \alu|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\G|Out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G|Out[2]~feeder .extended_lut = "off";
defparam \G|Out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \G|Out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N29
dffeas \G|Out[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\G|Out[2]~feeder_combout ),
	.asdata(\multiplexer|Mux6~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[2] .is_wysiwyg = "true";
defparam \G|Out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N42
cyclonev_lcell_comb \multiplexer|Mux6~1 (
// Equation(s):
// \multiplexer|Mux6~1_combout  = ( ctrlMux[0] & ( !ctrlMux[2] & ( (!ctrlMux[1] & (ctrlMux[3] & \G|Out [2])) ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[2] & ( (!ctrlMux[1] & (ctrlMux[3] & \DIN[2]~input_o )) ) ) )

	.dataa(!ctrlMux[1]),
	.datab(!ctrlMux[3]),
	.datac(!\G|Out [2]),
	.datad(!\DIN[2]~input_o ),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~1 .extended_lut = "off";
defparam \multiplexer|Mux6~1 .lut_mask = 64'h0022020200000000;
defparam \multiplexer|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N51
cyclonev_lcell_comb \multiplexer|Mux6~3 (
// Equation(s):
// \multiplexer|Mux6~3_combout  = ( \multiplexer|Mux6~0_combout  & ( (!ctrlMux[3] & (((\multiplexer|Mux6~2_combout )) # (ctrlMux[2]))) # (ctrlMux[3] & (((\multiplexer|Mux6~1_combout )))) ) ) # ( !\multiplexer|Mux6~0_combout  & ( (!ctrlMux[2] & ((!ctrlMux[3] 
// & (\multiplexer|Mux6~2_combout )) # (ctrlMux[3] & ((\multiplexer|Mux6~1_combout ))))) # (ctrlMux[2] & (((\multiplexer|Mux6~1_combout )))) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!\multiplexer|Mux6~2_combout ),
	.datad(!\multiplexer|Mux6~1_combout ),
	.datae(gnd),
	.dataf(!\multiplexer|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~3 .extended_lut = "off";
defparam \multiplexer|Mux6~3 .lut_mask = 64'h087F087F4C7F4C7F;
defparam \multiplexer|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N41
dffeas \reg_4|Out[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux5~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[3] .is_wysiwyg = "true";
defparam \reg_4|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N5
dffeas \reg_7|Out[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux5~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[3] .is_wysiwyg = "true";
defparam \reg_7|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N56
dffeas \reg_5|Out[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux5~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[3] .is_wysiwyg = "true";
defparam \reg_5|Out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N21
cyclonev_lcell_comb \reg_6|Out[3]~feeder (
// Equation(s):
// \reg_6|Out[3]~feeder_combout  = \multiplexer|Mux5~3_combout 

	.dataa(!\multiplexer|Mux5~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6|Out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6|Out[3]~feeder .extended_lut = "off";
defparam \reg_6|Out[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_6|Out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N22
dffeas \reg_6|Out[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_6|Out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[3] .is_wysiwyg = "true";
defparam \reg_6|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N57
cyclonev_lcell_comb \multiplexer|Mux5~0 (
// Equation(s):
// \multiplexer|Mux5~0_combout  = ( \reg_5|Out [3] & ( \reg_6|Out [3] & ( (!ctrlMux[0] & (((\reg_4|Out [3])) # (ctrlMux[1]))) # (ctrlMux[0] & ((!ctrlMux[1]) # ((\reg_7|Out [3])))) ) ) ) # ( !\reg_5|Out [3] & ( \reg_6|Out [3] & ( (!ctrlMux[0] & (((\reg_4|Out 
// [3])) # (ctrlMux[1]))) # (ctrlMux[0] & (ctrlMux[1] & ((\reg_7|Out [3])))) ) ) ) # ( \reg_5|Out [3] & ( !\reg_6|Out [3] & ( (!ctrlMux[0] & (!ctrlMux[1] & (\reg_4|Out [3]))) # (ctrlMux[0] & ((!ctrlMux[1]) # ((\reg_7|Out [3])))) ) ) ) # ( !\reg_5|Out [3] & ( 
// !\reg_6|Out [3] & ( (!ctrlMux[0] & (!ctrlMux[1] & (\reg_4|Out [3]))) # (ctrlMux[0] & (ctrlMux[1] & ((\reg_7|Out [3])))) ) ) )

	.dataa(!ctrlMux[0]),
	.datab(!ctrlMux[1]),
	.datac(!\reg_4|Out [3]),
	.datad(!\reg_7|Out [3]),
	.datae(!\reg_5|Out [3]),
	.dataf(!\reg_6|Out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~0 .extended_lut = "off";
defparam \multiplexer|Mux5~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \multiplexer|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N0
cyclonev_lcell_comb \multiplexer|Mux5~4 (
// Equation(s):
// \multiplexer|Mux5~4_combout  = ( \G|Out [3] & ( \multiplexer|Mux2~5_combout  ) ) # ( !\G|Out [3] & ( \multiplexer|Mux2~5_combout  & ( (!\multiplexer|Mux8~4_combout  & (\multiplexer|Mux5~0_combout  & (!ctrlMux[3]))) # (\multiplexer|Mux8~4_combout  & 
// (((\multiplexer|Mux5~0_combout  & !ctrlMux[3])) # (\DIN[3]~input_o ))) ) ) ) # ( \G|Out [3] & ( !\multiplexer|Mux2~5_combout  & ( (!\multiplexer|Mux8~4_combout  & (\multiplexer|Mux5~0_combout  & (!ctrlMux[3]))) # (\multiplexer|Mux8~4_combout  & 
// (((\multiplexer|Mux5~0_combout  & !ctrlMux[3])) # (\DIN[3]~input_o ))) ) ) ) # ( !\G|Out [3] & ( !\multiplexer|Mux2~5_combout  & ( (!\multiplexer|Mux8~4_combout  & (\multiplexer|Mux5~0_combout  & (!ctrlMux[3]))) # (\multiplexer|Mux8~4_combout  & 
// (((\multiplexer|Mux5~0_combout  & !ctrlMux[3])) # (\DIN[3]~input_o ))) ) ) )

	.dataa(!\multiplexer|Mux8~4_combout ),
	.datab(!\multiplexer|Mux5~0_combout ),
	.datac(!ctrlMux[3]),
	.datad(!\DIN[3]~input_o ),
	.datae(!\G|Out [3]),
	.dataf(!\multiplexer|Mux2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~4 .extended_lut = "off";
defparam \multiplexer|Mux5~4 .lut_mask = 64'h307530753075FFFF;
defparam \multiplexer|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N24
cyclonev_lcell_comb \reg_3|Out[3]~feeder (
// Equation(s):
// \reg_3|Out[3]~feeder_combout  = \multiplexer|Mux5~3_combout 

	.dataa(gnd),
	.datab(!\multiplexer|Mux5~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_3|Out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_3|Out[3]~feeder .extended_lut = "off";
defparam \reg_3|Out[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_3|Out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N26
dffeas \reg_3|Out[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_3|Out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[3] .is_wysiwyg = "true";
defparam \reg_3|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N0
cyclonev_lcell_comb \reg_2|Out[3]~feeder (
// Equation(s):
// \reg_2|Out[3]~feeder_combout  = \multiplexer|Mux5~3_combout 

	.dataa(gnd),
	.datab(!\multiplexer|Mux5~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_2|Out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_2|Out[3]~feeder .extended_lut = "off";
defparam \reg_2|Out[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_2|Out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N2
dffeas \reg_2|Out[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_2|Out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[3] .is_wysiwyg = "true";
defparam \reg_2|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N7
dffeas \reg_1|Out[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux5~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[3] .is_wysiwyg = "true";
defparam \reg_1|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N41
dffeas \reg_0|Out[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux5~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[3] .is_wysiwyg = "true";
defparam \reg_0|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N12
cyclonev_lcell_comb \multiplexer|Mux5~2 (
// Equation(s):
// \multiplexer|Mux5~2_combout  = ( \reg_1|Out [3] & ( \reg_0|Out [3] & ( (!ctrlMux[1]) # ((!ctrlMux[0] & ((\reg_2|Out [3]))) # (ctrlMux[0] & (\reg_3|Out [3]))) ) ) ) # ( !\reg_1|Out [3] & ( \reg_0|Out [3] & ( (!ctrlMux[1] & (!ctrlMux[0])) # (ctrlMux[1] & 
// ((!ctrlMux[0] & ((\reg_2|Out [3]))) # (ctrlMux[0] & (\reg_3|Out [3])))) ) ) ) # ( \reg_1|Out [3] & ( !\reg_0|Out [3] & ( (!ctrlMux[1] & (ctrlMux[0])) # (ctrlMux[1] & ((!ctrlMux[0] & ((\reg_2|Out [3]))) # (ctrlMux[0] & (\reg_3|Out [3])))) ) ) ) # ( 
// !\reg_1|Out [3] & ( !\reg_0|Out [3] & ( (ctrlMux[1] & ((!ctrlMux[0] & ((\reg_2|Out [3]))) # (ctrlMux[0] & (\reg_3|Out [3])))) ) ) )

	.dataa(!ctrlMux[1]),
	.datab(!ctrlMux[0]),
	.datac(!\reg_3|Out [3]),
	.datad(!\reg_2|Out [3]),
	.datae(!\reg_1|Out [3]),
	.dataf(!\reg_0|Out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~2 .extended_lut = "off";
defparam \multiplexer|Mux5~2 .lut_mask = 64'h0145236789CDABEF;
defparam \multiplexer|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N26
dffeas \A|Out[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux5~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enableA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[3] .is_wysiwyg = "true";
defparam \A|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N42
cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux5~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux5~4_combout )))) ) + ( \A|Out [3] ) + ( \alu|Add0~10  ))
// \alu|Add0~14  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux5~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux5~4_combout )))) ) + ( \A|Out [3] ) + ( \alu|Add0~10  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux2~4_combout ),
	.datac(!\multiplexer|Mux5~4_combout ),
	.datad(!\multiplexer|Mux5~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [3]),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N18
cyclonev_lcell_comb \G|Out[3]~feeder (
// Equation(s):
// \G|Out[3]~feeder_combout  = ( \alu|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\G|Out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G|Out[3]~feeder .extended_lut = "off";
defparam \G|Out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \G|Out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N20
dffeas \G|Out[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\G|Out[3]~feeder_combout ),
	.asdata(\multiplexer|Mux5~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[3] .is_wysiwyg = "true";
defparam \G|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N33
cyclonev_lcell_comb \multiplexer|Mux5~1 (
// Equation(s):
// \multiplexer|Mux5~1_combout  = ( \G|Out [3] & ( !ctrlMux[1] & ( (!ctrlMux[2] & (ctrlMux[3] & ((\DIN[3]~input_o ) # (ctrlMux[0])))) ) ) ) # ( !\G|Out [3] & ( !ctrlMux[1] & ( (!ctrlMux[0] & (!ctrlMux[2] & (\DIN[3]~input_o  & ctrlMux[3]))) ) ) )

	.dataa(!ctrlMux[0]),
	.datab(!ctrlMux[2]),
	.datac(!\DIN[3]~input_o ),
	.datad(!ctrlMux[3]),
	.datae(!\G|Out [3]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~1 .extended_lut = "off";
defparam \multiplexer|Mux5~1 .lut_mask = 64'h0008004C00000000;
defparam \multiplexer|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N48
cyclonev_lcell_comb \multiplexer|Mux5~3 (
// Equation(s):
// \multiplexer|Mux5~3_combout  = ( \multiplexer|Mux5~0_combout  & ( (!ctrlMux[3] & (((ctrlMux[2]) # (\multiplexer|Mux5~2_combout )))) # (ctrlMux[3] & (\multiplexer|Mux5~1_combout )) ) ) # ( !\multiplexer|Mux5~0_combout  & ( (!ctrlMux[3] & ((!ctrlMux[2] & 
// ((\multiplexer|Mux5~2_combout ))) # (ctrlMux[2] & (\multiplexer|Mux5~1_combout )))) # (ctrlMux[3] & (\multiplexer|Mux5~1_combout )) ) )

	.dataa(!\multiplexer|Mux5~1_combout ),
	.datab(!\multiplexer|Mux5~2_combout ),
	.datac(!ctrlMux[3]),
	.datad(!ctrlMux[2]),
	.datae(gnd),
	.dataf(!\multiplexer|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~3 .extended_lut = "off";
defparam \multiplexer|Mux5~3 .lut_mask = 64'h3555355535F535F5;
defparam \multiplexer|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N19
dffeas \reg_7|Out[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[4] .is_wysiwyg = "true";
defparam \reg_7|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N11
dffeas \reg_4|Out[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[4] .is_wysiwyg = "true";
defparam \reg_4|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N56
dffeas \reg_5|Out[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[4] .is_wysiwyg = "true";
defparam \reg_5|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N37
dffeas \reg_6|Out[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[4] .is_wysiwyg = "true";
defparam \reg_6|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N36
cyclonev_lcell_comb \multiplexer|Mux4~0 (
// Equation(s):
// \multiplexer|Mux4~0_combout  = ( \reg_5|Out [4] & ( \reg_6|Out [4] & ( (!ctrlMux[0] & (((\reg_4|Out [4])) # (ctrlMux[1]))) # (ctrlMux[0] & ((!ctrlMux[1]) # ((\reg_7|Out [4])))) ) ) ) # ( !\reg_5|Out [4] & ( \reg_6|Out [4] & ( (!ctrlMux[0] & (((\reg_4|Out 
// [4])) # (ctrlMux[1]))) # (ctrlMux[0] & (ctrlMux[1] & (\reg_7|Out [4]))) ) ) ) # ( \reg_5|Out [4] & ( !\reg_6|Out [4] & ( (!ctrlMux[0] & (!ctrlMux[1] & ((\reg_4|Out [4])))) # (ctrlMux[0] & ((!ctrlMux[1]) # ((\reg_7|Out [4])))) ) ) ) # ( !\reg_5|Out [4] & ( 
// !\reg_6|Out [4] & ( (!ctrlMux[0] & (!ctrlMux[1] & ((\reg_4|Out [4])))) # (ctrlMux[0] & (ctrlMux[1] & (\reg_7|Out [4]))) ) ) )

	.dataa(!ctrlMux[0]),
	.datab(!ctrlMux[1]),
	.datac(!\reg_7|Out [4]),
	.datad(!\reg_4|Out [4]),
	.datae(!\reg_5|Out [4]),
	.dataf(!\reg_6|Out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~0 .extended_lut = "off";
defparam \multiplexer|Mux4~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \multiplexer|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N12
cyclonev_lcell_comb \multiplexer|Mux4~4 (
// Equation(s):
// \multiplexer|Mux4~4_combout  = ( ctrlMux[3] & ( \DIN[4]~input_o  & ( ((\multiplexer|Mux2~5_combout  & \G|Out [4])) # (\multiplexer|Mux8~4_combout ) ) ) ) # ( !ctrlMux[3] & ( \DIN[4]~input_o  & ( (((\multiplexer|Mux2~5_combout  & \G|Out [4])) # 
// (\multiplexer|Mux8~4_combout )) # (\multiplexer|Mux4~0_combout ) ) ) ) # ( ctrlMux[3] & ( !\DIN[4]~input_o  & ( (\multiplexer|Mux2~5_combout  & \G|Out [4]) ) ) ) # ( !ctrlMux[3] & ( !\DIN[4]~input_o  & ( ((\multiplexer|Mux2~5_combout  & \G|Out [4])) # 
// (\multiplexer|Mux4~0_combout ) ) ) )

	.dataa(!\multiplexer|Mux4~0_combout ),
	.datab(!\multiplexer|Mux2~5_combout ),
	.datac(!\G|Out [4]),
	.datad(!\multiplexer|Mux8~4_combout ),
	.datae(!ctrlMux[3]),
	.dataf(!\DIN[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~4 .extended_lut = "off";
defparam \multiplexer|Mux4~4 .lut_mask = 64'h5757030357FF03FF;
defparam \multiplexer|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N8
dffeas \reg_1|Out[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[4] .is_wysiwyg = "true";
defparam \reg_1|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N56
dffeas \reg_2|Out[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[4] .is_wysiwyg = "true";
defparam \reg_2|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N40
dffeas \reg_3|Out[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[4] .is_wysiwyg = "true";
defparam \reg_3|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N44
dffeas \reg_0|Out[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[4] .is_wysiwyg = "true";
defparam \reg_0|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N9
cyclonev_lcell_comb \multiplexer|Mux4~2 (
// Equation(s):
// \multiplexer|Mux4~2_combout  = ( \reg_3|Out [4] & ( \reg_0|Out [4] & ( (!ctrlMux[1] & ((!ctrlMux[0]) # ((\reg_1|Out [4])))) # (ctrlMux[1] & (((\reg_2|Out [4])) # (ctrlMux[0]))) ) ) ) # ( !\reg_3|Out [4] & ( \reg_0|Out [4] & ( (!ctrlMux[1] & ((!ctrlMux[0]) 
// # ((\reg_1|Out [4])))) # (ctrlMux[1] & (!ctrlMux[0] & ((\reg_2|Out [4])))) ) ) ) # ( \reg_3|Out [4] & ( !\reg_0|Out [4] & ( (!ctrlMux[1] & (ctrlMux[0] & (\reg_1|Out [4]))) # (ctrlMux[1] & (((\reg_2|Out [4])) # (ctrlMux[0]))) ) ) ) # ( !\reg_3|Out [4] & ( 
// !\reg_0|Out [4] & ( (!ctrlMux[1] & (ctrlMux[0] & (\reg_1|Out [4]))) # (ctrlMux[1] & (!ctrlMux[0] & ((\reg_2|Out [4])))) ) ) )

	.dataa(!ctrlMux[1]),
	.datab(!ctrlMux[0]),
	.datac(!\reg_1|Out [4]),
	.datad(!\reg_2|Out [4]),
	.datae(!\reg_3|Out [4]),
	.dataf(!\reg_0|Out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~2 .extended_lut = "off";
defparam \multiplexer|Mux4~2 .lut_mask = 64'h024613578ACE9BDF;
defparam \multiplexer|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N43
dffeas \A|Out[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enableA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[4] .is_wysiwyg = "true";
defparam \A|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N45
cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux4~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux4~4_combout )))) ) + ( \A|Out [4] ) + ( \alu|Add0~14  ))
// \alu|Add0~18  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux4~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux4~4_combout )))) ) + ( \A|Out [4] ) + ( \alu|Add0~14  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux2~4_combout ),
	.datac(!\multiplexer|Mux4~4_combout ),
	.datad(!\multiplexer|Mux4~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [4]),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(\alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N9
cyclonev_lcell_comb \G|Out[4]~feeder (
// Equation(s):
// \G|Out[4]~feeder_combout  = ( \alu|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\G|Out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G|Out[4]~feeder .extended_lut = "off";
defparam \G|Out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \G|Out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N11
dffeas \G|Out[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\G|Out[4]~feeder_combout ),
	.asdata(\multiplexer|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[4] .is_wysiwyg = "true";
defparam \G|Out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N3
cyclonev_lcell_comb \multiplexer|Mux4~1 (
// Equation(s):
// \multiplexer|Mux4~1_combout  = ( \G|Out [4] & ( \DIN[4]~input_o  & ( (ctrlMux[3] & (!ctrlMux[1] & !ctrlMux[2])) ) ) ) # ( !\G|Out [4] & ( \DIN[4]~input_o  & ( (ctrlMux[3] & (!ctrlMux[1] & (!ctrlMux[2] & !ctrlMux[0]))) ) ) ) # ( \G|Out [4] & ( 
// !\DIN[4]~input_o  & ( (ctrlMux[3] & (!ctrlMux[1] & (!ctrlMux[2] & ctrlMux[0]))) ) ) )

	.dataa(!ctrlMux[3]),
	.datab(!ctrlMux[1]),
	.datac(!ctrlMux[2]),
	.datad(!ctrlMux[0]),
	.datae(!\G|Out [4]),
	.dataf(!\DIN[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~1 .extended_lut = "off";
defparam \multiplexer|Mux4~1 .lut_mask = 64'h0000004040004040;
defparam \multiplexer|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N36
cyclonev_lcell_comb \multiplexer|Mux4~3 (
// Equation(s):
// \multiplexer|Mux4~3_combout  = ( \multiplexer|Mux4~0_combout  & ( \multiplexer|Mux4~2_combout  & ( (!ctrlMux[3]) # (\multiplexer|Mux4~1_combout ) ) ) ) # ( !\multiplexer|Mux4~0_combout  & ( \multiplexer|Mux4~2_combout  & ( ((!ctrlMux[3] & !ctrlMux[2])) # 
// (\multiplexer|Mux4~1_combout ) ) ) ) # ( \multiplexer|Mux4~0_combout  & ( !\multiplexer|Mux4~2_combout  & ( (!ctrlMux[3] & ((ctrlMux[2]))) # (ctrlMux[3] & (\multiplexer|Mux4~1_combout )) ) ) ) # ( !\multiplexer|Mux4~0_combout  & ( 
// !\multiplexer|Mux4~2_combout  & ( (\multiplexer|Mux4~1_combout  & ((ctrlMux[2]) # (ctrlMux[3]))) ) ) )

	.dataa(!\multiplexer|Mux4~1_combout ),
	.datab(!ctrlMux[3]),
	.datac(gnd),
	.datad(!ctrlMux[2]),
	.datae(!\multiplexer|Mux4~0_combout ),
	.dataf(!\multiplexer|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~3 .extended_lut = "off";
defparam \multiplexer|Mux4~3 .lut_mask = 64'h115511DDDD55DDDD;
defparam \multiplexer|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N44
dffeas \reg_5|Out[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux3~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[5] .is_wysiwyg = "true";
defparam \reg_5|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N35
dffeas \reg_7|Out[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux3~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[5] .is_wysiwyg = "true";
defparam \reg_7|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N7
dffeas \reg_4|Out[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux3~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[5] .is_wysiwyg = "true";
defparam \reg_4|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N26
dffeas \reg_6|Out[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux3~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[5] .is_wysiwyg = "true";
defparam \reg_6|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N45
cyclonev_lcell_comb \multiplexer|Mux3~0 (
// Equation(s):
// \multiplexer|Mux3~0_combout  = ( \reg_4|Out [5] & ( \reg_6|Out [5] & ( (!ctrlMux[0]) # ((!ctrlMux[1] & (\reg_5|Out [5])) # (ctrlMux[1] & ((\reg_7|Out [5])))) ) ) ) # ( !\reg_4|Out [5] & ( \reg_6|Out [5] & ( (!ctrlMux[0] & (ctrlMux[1])) # (ctrlMux[0] & 
// ((!ctrlMux[1] & (\reg_5|Out [5])) # (ctrlMux[1] & ((\reg_7|Out [5]))))) ) ) ) # ( \reg_4|Out [5] & ( !\reg_6|Out [5] & ( (!ctrlMux[0] & (!ctrlMux[1])) # (ctrlMux[0] & ((!ctrlMux[1] & (\reg_5|Out [5])) # (ctrlMux[1] & ((\reg_7|Out [5]))))) ) ) ) # ( 
// !\reg_4|Out [5] & ( !\reg_6|Out [5] & ( (ctrlMux[0] & ((!ctrlMux[1] & (\reg_5|Out [5])) # (ctrlMux[1] & ((\reg_7|Out [5]))))) ) ) )

	.dataa(!ctrlMux[0]),
	.datab(!ctrlMux[1]),
	.datac(!\reg_5|Out [5]),
	.datad(!\reg_7|Out [5]),
	.datae(!\reg_4|Out [5]),
	.dataf(!\reg_6|Out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~0 .extended_lut = "off";
defparam \multiplexer|Mux3~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \multiplexer|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N9
cyclonev_lcell_comb \multiplexer|Mux3~4 (
// Equation(s):
// \multiplexer|Mux3~4_combout  = ( \G|Out [5] & ( \multiplexer|Mux2~5_combout  ) ) # ( !\G|Out [5] & ( \multiplexer|Mux2~5_combout  & ( (!\multiplexer|Mux8~4_combout  & (\multiplexer|Mux3~0_combout  & (!ctrlMux[3]))) # (\multiplexer|Mux8~4_combout  & 
// (((\multiplexer|Mux3~0_combout  & !ctrlMux[3])) # (\DIN[5]~input_o ))) ) ) ) # ( \G|Out [5] & ( !\multiplexer|Mux2~5_combout  & ( (!\multiplexer|Mux8~4_combout  & (\multiplexer|Mux3~0_combout  & (!ctrlMux[3]))) # (\multiplexer|Mux8~4_combout  & 
// (((\multiplexer|Mux3~0_combout  & !ctrlMux[3])) # (\DIN[5]~input_o ))) ) ) ) # ( !\G|Out [5] & ( !\multiplexer|Mux2~5_combout  & ( (!\multiplexer|Mux8~4_combout  & (\multiplexer|Mux3~0_combout  & (!ctrlMux[3]))) # (\multiplexer|Mux8~4_combout  & 
// (((\multiplexer|Mux3~0_combout  & !ctrlMux[3])) # (\DIN[5]~input_o ))) ) ) )

	.dataa(!\multiplexer|Mux8~4_combout ),
	.datab(!\multiplexer|Mux3~0_combout ),
	.datac(!ctrlMux[3]),
	.datad(!\DIN[5]~input_o ),
	.datae(!\G|Out [5]),
	.dataf(!\multiplexer|Mux2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~4 .extended_lut = "off";
defparam \multiplexer|Mux3~4 .lut_mask = 64'h307530753075FFFF;
defparam \multiplexer|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N38
dffeas \reg_0|Out[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux3~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[5] .is_wysiwyg = "true";
defparam \reg_0|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N16
dffeas \reg_2|Out[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux3~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[5] .is_wysiwyg = "true";
defparam \reg_2|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N1
dffeas \reg_1|Out[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux3~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[5] .is_wysiwyg = "true";
defparam \reg_1|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N35
dffeas \reg_3|Out[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux3~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[5] .is_wysiwyg = "true";
defparam \reg_3|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y11_N24
cyclonev_lcell_comb \multiplexer|Mux3~2 (
// Equation(s):
// \multiplexer|Mux3~2_combout  = ( \reg_1|Out [5] & ( \reg_3|Out [5] & ( ((!ctrlMux[1] & (\reg_0|Out [5])) # (ctrlMux[1] & ((\reg_2|Out [5])))) # (ctrlMux[0]) ) ) ) # ( !\reg_1|Out [5] & ( \reg_3|Out [5] & ( (!ctrlMux[1] & (!ctrlMux[0] & (\reg_0|Out [5]))) 
// # (ctrlMux[1] & (((\reg_2|Out [5])) # (ctrlMux[0]))) ) ) ) # ( \reg_1|Out [5] & ( !\reg_3|Out [5] & ( (!ctrlMux[1] & (((\reg_0|Out [5])) # (ctrlMux[0]))) # (ctrlMux[1] & (!ctrlMux[0] & ((\reg_2|Out [5])))) ) ) ) # ( !\reg_1|Out [5] & ( !\reg_3|Out [5] & ( 
// (!ctrlMux[0] & ((!ctrlMux[1] & (\reg_0|Out [5])) # (ctrlMux[1] & ((\reg_2|Out [5]))))) ) ) )

	.dataa(!ctrlMux[1]),
	.datab(!ctrlMux[0]),
	.datac(!\reg_0|Out [5]),
	.datad(!\reg_2|Out [5]),
	.datae(!\reg_1|Out [5]),
	.dataf(!\reg_3|Out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~2 .extended_lut = "off";
defparam \multiplexer|Mux3~2 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \multiplexer|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N43
dffeas \A|Out[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux3~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enableA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[5] .is_wysiwyg = "true";
defparam \A|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N48
cyclonev_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux3~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux3~4_combout )))) ) + ( \A|Out [5] ) + ( \alu|Add0~18  ))
// \alu|Add0~22  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux3~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux3~4_combout )))) ) + ( \A|Out [5] ) + ( \alu|Add0~18  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux2~4_combout ),
	.datac(!\multiplexer|Mux3~4_combout ),
	.datad(!\multiplexer|Mux3~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [5]),
	.datag(gnd),
	.cin(\alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~21_sumout ),
	.cout(\alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~21 .extended_lut = "off";
defparam \alu|Add0~21 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N36
cyclonev_lcell_comb \G|Out[5]~feeder (
// Equation(s):
// \G|Out[5]~feeder_combout  = ( \alu|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\G|Out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G|Out[5]~feeder .extended_lut = "off";
defparam \G|Out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \G|Out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N38
dffeas \G|Out[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\G|Out[5]~feeder_combout ),
	.asdata(\multiplexer|Mux3~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[5] .is_wysiwyg = "true";
defparam \G|Out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N18
cyclonev_lcell_comb \multiplexer|Mux3~1 (
// Equation(s):
// \multiplexer|Mux3~1_combout  = ( ctrlMux[3] & ( ctrlMux[0] & ( (!ctrlMux[2] & (!ctrlMux[1] & \G|Out [5])) ) ) ) # ( ctrlMux[3] & ( !ctrlMux[0] & ( (!ctrlMux[2] & (!ctrlMux[1] & \DIN[5]~input_o )) ) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[1]),
	.datac(!\G|Out [5]),
	.datad(!\DIN[5]~input_o ),
	.datae(!ctrlMux[3]),
	.dataf(!ctrlMux[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~1 .extended_lut = "off";
defparam \multiplexer|Mux3~1 .lut_mask = 64'h0000008800000808;
defparam \multiplexer|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N54
cyclonev_lcell_comb \multiplexer|Mux3~3 (
// Equation(s):
// \multiplexer|Mux3~3_combout  = ( ctrlMux[3] & ( \multiplexer|Mux3~1_combout  ) ) # ( !ctrlMux[3] & ( (!ctrlMux[2] & (((\multiplexer|Mux3~2_combout )))) # (ctrlMux[2] & (((\multiplexer|Mux3~1_combout )) # (\multiplexer|Mux3~0_combout ))) ) )

	.dataa(!\multiplexer|Mux3~0_combout ),
	.datab(!\multiplexer|Mux3~1_combout ),
	.datac(!ctrlMux[2]),
	.datad(!\multiplexer|Mux3~2_combout ),
	.datae(gnd),
	.dataf(!ctrlMux[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~3 .extended_lut = "off";
defparam \multiplexer|Mux3~3 .lut_mask = 64'h07F707F733333333;
defparam \multiplexer|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y13_N17
dffeas \reg_7|Out[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[6] .is_wysiwyg = "true";
defparam \reg_7|Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N50
dffeas \reg_5|Out[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[6] .is_wysiwyg = "true";
defparam \reg_5|Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N29
dffeas \reg_4|Out[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[6] .is_wysiwyg = "true";
defparam \reg_4|Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N10
dffeas \reg_6|Out[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[6] .is_wysiwyg = "true";
defparam \reg_6|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y13_N51
cyclonev_lcell_comb \multiplexer|Mux2~0 (
// Equation(s):
// \multiplexer|Mux2~0_combout  = ( \reg_4|Out [6] & ( \reg_6|Out [6] & ( (!ctrlMux[0]) # ((!ctrlMux[1] & ((\reg_5|Out [6]))) # (ctrlMux[1] & (\reg_7|Out [6]))) ) ) ) # ( !\reg_4|Out [6] & ( \reg_6|Out [6] & ( (!ctrlMux[0] & (ctrlMux[1])) # (ctrlMux[0] & 
// ((!ctrlMux[1] & ((\reg_5|Out [6]))) # (ctrlMux[1] & (\reg_7|Out [6])))) ) ) ) # ( \reg_4|Out [6] & ( !\reg_6|Out [6] & ( (!ctrlMux[0] & (!ctrlMux[1])) # (ctrlMux[0] & ((!ctrlMux[1] & ((\reg_5|Out [6]))) # (ctrlMux[1] & (\reg_7|Out [6])))) ) ) ) # ( 
// !\reg_4|Out [6] & ( !\reg_6|Out [6] & ( (ctrlMux[0] & ((!ctrlMux[1] & ((\reg_5|Out [6]))) # (ctrlMux[1] & (\reg_7|Out [6])))) ) ) )

	.dataa(!ctrlMux[0]),
	.datab(!ctrlMux[1]),
	.datac(!\reg_7|Out [6]),
	.datad(!\reg_5|Out [6]),
	.datae(!\reg_4|Out [6]),
	.dataf(!\reg_6|Out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~0 .extended_lut = "off";
defparam \multiplexer|Mux2~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \multiplexer|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y12_N57
cyclonev_lcell_comb \multiplexer|Mux2~6 (
// Equation(s):
// \multiplexer|Mux2~6_combout  = ( \multiplexer|Mux2~0_combout  & ( \G|Out [6] & ( ((!ctrlMux[3]) # ((\DIN[6]~input_o  & \multiplexer|Mux8~4_combout ))) # (\multiplexer|Mux2~5_combout ) ) ) ) # ( !\multiplexer|Mux2~0_combout  & ( \G|Out [6] & ( 
// ((\DIN[6]~input_o  & \multiplexer|Mux8~4_combout )) # (\multiplexer|Mux2~5_combout ) ) ) ) # ( \multiplexer|Mux2~0_combout  & ( !\G|Out [6] & ( (!ctrlMux[3]) # ((\DIN[6]~input_o  & \multiplexer|Mux8~4_combout )) ) ) ) # ( !\multiplexer|Mux2~0_combout  & ( 
// !\G|Out [6] & ( (\DIN[6]~input_o  & \multiplexer|Mux8~4_combout ) ) ) )

	.dataa(!\DIN[6]~input_o ),
	.datab(!\multiplexer|Mux2~5_combout ),
	.datac(!\multiplexer|Mux8~4_combout ),
	.datad(!ctrlMux[3]),
	.datae(!\multiplexer|Mux2~0_combout ),
	.dataf(!\G|Out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~6 .extended_lut = "off";
defparam \multiplexer|Mux2~6 .lut_mask = 64'h0505FF053737FF37;
defparam \multiplexer|Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N59
dffeas \reg_2|Out[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[6] .is_wysiwyg = "true";
defparam \reg_2|Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N31
dffeas \reg_1|Out[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[6] .is_wysiwyg = "true";
defparam \reg_1|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y13_N21
cyclonev_lcell_comb \reg_3|Out[6]~feeder (
// Equation(s):
// \reg_3|Out[6]~feeder_combout  = ( \multiplexer|Mux2~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\multiplexer|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_3|Out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_3|Out[6]~feeder .extended_lut = "off";
defparam \reg_3|Out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_3|Out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y13_N22
dffeas \reg_3|Out[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_3|Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[6] .is_wysiwyg = "true";
defparam \reg_3|Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N25
dffeas \reg_0|Out[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[6] .is_wysiwyg = "true";
defparam \reg_0|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N27
cyclonev_lcell_comb \multiplexer|Mux2~2 (
// Equation(s):
// \multiplexer|Mux2~2_combout  = ( \reg_3|Out [6] & ( \reg_0|Out [6] & ( (!ctrlMux[0] & ((!ctrlMux[1]) # ((\reg_2|Out [6])))) # (ctrlMux[0] & (((\reg_1|Out [6])) # (ctrlMux[1]))) ) ) ) # ( !\reg_3|Out [6] & ( \reg_0|Out [6] & ( (!ctrlMux[0] & ((!ctrlMux[1]) 
// # ((\reg_2|Out [6])))) # (ctrlMux[0] & (!ctrlMux[1] & ((\reg_1|Out [6])))) ) ) ) # ( \reg_3|Out [6] & ( !\reg_0|Out [6] & ( (!ctrlMux[0] & (ctrlMux[1] & (\reg_2|Out [6]))) # (ctrlMux[0] & (((\reg_1|Out [6])) # (ctrlMux[1]))) ) ) ) # ( !\reg_3|Out [6] & ( 
// !\reg_0|Out [6] & ( (!ctrlMux[0] & (ctrlMux[1] & (\reg_2|Out [6]))) # (ctrlMux[0] & (!ctrlMux[1] & ((\reg_1|Out [6])))) ) ) )

	.dataa(!ctrlMux[0]),
	.datab(!ctrlMux[1]),
	.datac(!\reg_2|Out [6]),
	.datad(!\reg_1|Out [6]),
	.datae(!\reg_3|Out [6]),
	.dataf(!\reg_0|Out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~2 .extended_lut = "off";
defparam \multiplexer|Mux2~2 .lut_mask = 64'h024613578ACE9BDF;
defparam \multiplexer|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N25
dffeas \A|Out[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enableA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[6] .is_wysiwyg = "true";
defparam \A|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N51
cyclonev_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux2~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux2~6_combout )))) ) + ( \A|Out [6] ) + ( \alu|Add0~22  ))
// \alu|Add0~26  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux2~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux2~6_combout )))) ) + ( \A|Out [6] ) + ( \alu|Add0~22  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux2~4_combout ),
	.datac(!\multiplexer|Mux2~6_combout ),
	.datad(!\multiplexer|Mux2~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [6]),
	.datag(gnd),
	.cin(\alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~25_sumout ),
	.cout(\alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~25 .extended_lut = "off";
defparam \alu|Add0~25 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N39
cyclonev_lcell_comb \G|Out[6]~feeder (
// Equation(s):
// \G|Out[6]~feeder_combout  = ( \alu|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\G|Out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G|Out[6]~feeder .extended_lut = "off";
defparam \G|Out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \G|Out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N41
dffeas \G|Out[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\G|Out[6]~feeder_combout ),
	.asdata(\multiplexer|Mux2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[6] .is_wysiwyg = "true";
defparam \G|Out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y12_N0
cyclonev_lcell_comb \multiplexer|Mux2~1 (
// Equation(s):
// \multiplexer|Mux2~1_combout  = ( \G|Out [6] & ( \DIN[6]~input_o  & ( (ctrlMux[3] & (!ctrlMux[1] & !ctrlMux[2])) ) ) ) # ( !\G|Out [6] & ( \DIN[6]~input_o  & ( (ctrlMux[3] & (!ctrlMux[1] & (!ctrlMux[0] & !ctrlMux[2]))) ) ) ) # ( \G|Out [6] & ( 
// !\DIN[6]~input_o  & ( (ctrlMux[3] & (!ctrlMux[1] & (ctrlMux[0] & !ctrlMux[2]))) ) ) )

	.dataa(!ctrlMux[3]),
	.datab(!ctrlMux[1]),
	.datac(!ctrlMux[0]),
	.datad(!ctrlMux[2]),
	.datae(!\G|Out [6]),
	.dataf(!\DIN[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~1 .extended_lut = "off";
defparam \multiplexer|Mux2~1 .lut_mask = 64'h0000040040004400;
defparam \multiplexer|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y11_N0
cyclonev_lcell_comb \multiplexer|Mux2~3 (
// Equation(s):
// \multiplexer|Mux2~3_combout  = ( \multiplexer|Mux2~2_combout  & ( ((!ctrlMux[3] & ((!ctrlMux[2]) # (\multiplexer|Mux2~0_combout )))) # (\multiplexer|Mux2~1_combout ) ) ) # ( !\multiplexer|Mux2~2_combout  & ( (!ctrlMux[3] & (ctrlMux[2] & 
// ((\multiplexer|Mux2~0_combout ) # (\multiplexer|Mux2~1_combout )))) # (ctrlMux[3] & (((\multiplexer|Mux2~1_combout )))) ) )

	.dataa(!ctrlMux[2]),
	.datab(!\multiplexer|Mux2~1_combout ),
	.datac(!\multiplexer|Mux2~0_combout ),
	.datad(!ctrlMux[3]),
	.datae(gnd),
	.dataf(!\multiplexer|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~3 .extended_lut = "off";
defparam \multiplexer|Mux2~3 .lut_mask = 64'h15331533BF33BF33;
defparam \multiplexer|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y11_N13
dffeas \reg_2|Out[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[7] .is_wysiwyg = "true";
defparam \reg_2|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N23
dffeas \reg_0|Out[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[7] .is_wysiwyg = "true";
defparam \reg_0|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N43
dffeas \reg_3|Out[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[7] .is_wysiwyg = "true";
defparam \reg_3|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N52
dffeas \reg_1|Out[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[7] .is_wysiwyg = "true";
defparam \reg_1|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y11_N51
cyclonev_lcell_comb \multiplexer|Mux1~2 (
// Equation(s):
// \multiplexer|Mux1~2_combout  = ( \reg_3|Out [7] & ( \reg_1|Out [7] & ( ((!ctrlMux[1] & ((\reg_0|Out [7]))) # (ctrlMux[1] & (\reg_2|Out [7]))) # (ctrlMux[0]) ) ) ) # ( !\reg_3|Out [7] & ( \reg_1|Out [7] & ( (!ctrlMux[1] & (((\reg_0|Out [7])) # 
// (ctrlMux[0]))) # (ctrlMux[1] & (!ctrlMux[0] & (\reg_2|Out [7]))) ) ) ) # ( \reg_3|Out [7] & ( !\reg_1|Out [7] & ( (!ctrlMux[1] & (!ctrlMux[0] & ((\reg_0|Out [7])))) # (ctrlMux[1] & (((\reg_2|Out [7])) # (ctrlMux[0]))) ) ) ) # ( !\reg_3|Out [7] & ( 
// !\reg_1|Out [7] & ( (!ctrlMux[0] & ((!ctrlMux[1] & ((\reg_0|Out [7]))) # (ctrlMux[1] & (\reg_2|Out [7])))) ) ) )

	.dataa(!ctrlMux[1]),
	.datab(!ctrlMux[0]),
	.datac(!\reg_2|Out [7]),
	.datad(!\reg_0|Out [7]),
	.datae(!\reg_3|Out [7]),
	.dataf(!\reg_1|Out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~2 .extended_lut = "off";
defparam \multiplexer|Mux1~2 .lut_mask = 64'h048C159D26AE37BF;
defparam \multiplexer|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y12_N34
dffeas \reg_4|Out[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[7] .is_wysiwyg = "true";
defparam \reg_4|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y12_N56
dffeas \reg_5|Out[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[7] .is_wysiwyg = "true";
defparam \reg_5|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y13_N23
dffeas \reg_7|Out[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[7] .is_wysiwyg = "true";
defparam \reg_7|Out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y11_N30
cyclonev_lcell_comb \reg_6|Out[7]~feeder (
// Equation(s):
// \reg_6|Out[7]~feeder_combout  = \multiplexer|Mux1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\multiplexer|Mux1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_6|Out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_6|Out[7]~feeder .extended_lut = "off";
defparam \reg_6|Out[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_6|Out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y11_N31
dffeas \reg_6|Out[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\reg_6|Out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[7] .is_wysiwyg = "true";
defparam \reg_6|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N57
cyclonev_lcell_comb \multiplexer|Mux1~0 (
// Equation(s):
// \multiplexer|Mux1~0_combout  = ( \reg_7|Out [7] & ( \reg_6|Out [7] & ( ((!ctrlMux[0] & (\reg_4|Out [7])) # (ctrlMux[0] & ((\reg_5|Out [7])))) # (ctrlMux[1]) ) ) ) # ( !\reg_7|Out [7] & ( \reg_6|Out [7] & ( (!ctrlMux[0] & (((\reg_4|Out [7])) # 
// (ctrlMux[1]))) # (ctrlMux[0] & (!ctrlMux[1] & ((\reg_5|Out [7])))) ) ) ) # ( \reg_7|Out [7] & ( !\reg_6|Out [7] & ( (!ctrlMux[0] & (!ctrlMux[1] & (\reg_4|Out [7]))) # (ctrlMux[0] & (((\reg_5|Out [7])) # (ctrlMux[1]))) ) ) ) # ( !\reg_7|Out [7] & ( 
// !\reg_6|Out [7] & ( (!ctrlMux[1] & ((!ctrlMux[0] & (\reg_4|Out [7])) # (ctrlMux[0] & ((\reg_5|Out [7]))))) ) ) )

	.dataa(!ctrlMux[0]),
	.datab(!ctrlMux[1]),
	.datac(!\reg_4|Out [7]),
	.datad(!\reg_5|Out [7]),
	.datae(!\reg_7|Out [7]),
	.dataf(!\reg_6|Out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~0 .extended_lut = "off";
defparam \multiplexer|Mux1~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \multiplexer|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N0
cyclonev_lcell_comb \multiplexer|Mux1~4 (
// Equation(s):
// \multiplexer|Mux1~4_combout  = ( ctrlMux[3] & ( \multiplexer|Mux8~4_combout  & ( ((\multiplexer|Mux2~5_combout  & \G|Out [7])) # (\DIN[7]~input_o ) ) ) ) # ( !ctrlMux[3] & ( \multiplexer|Mux8~4_combout  & ( (((\multiplexer|Mux2~5_combout  & \G|Out [7])) # 
// (\DIN[7]~input_o )) # (\multiplexer|Mux1~0_combout ) ) ) ) # ( ctrlMux[3] & ( !\multiplexer|Mux8~4_combout  & ( (\multiplexer|Mux2~5_combout  & \G|Out [7]) ) ) ) # ( !ctrlMux[3] & ( !\multiplexer|Mux8~4_combout  & ( ((\multiplexer|Mux2~5_combout  & \G|Out 
// [7])) # (\multiplexer|Mux1~0_combout ) ) ) )

	.dataa(!\multiplexer|Mux2~5_combout ),
	.datab(!\multiplexer|Mux1~0_combout ),
	.datac(!\G|Out [7]),
	.datad(!\DIN[7]~input_o ),
	.datae(!ctrlMux[3]),
	.dataf(!\multiplexer|Mux8~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~4 .extended_lut = "off";
defparam \multiplexer|Mux1~4 .lut_mask = 64'h3737050537FF05FF;
defparam \multiplexer|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N46
dffeas \A|Out[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\multiplexer|Mux1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enableA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[7] .is_wysiwyg = "true";
defparam \A|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N54
cyclonev_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux1~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux1~4_combout )))) ) + ( \A|Out [7] ) + ( \alu|Add0~26  ))
// \alu|Add0~30  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux2~4_combout  & ((\multiplexer|Mux1~2_combout ))) # (\multiplexer|Mux2~4_combout  & (\multiplexer|Mux1~4_combout )))) ) + ( \A|Out [7] ) + ( \alu|Add0~26  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux1~4_combout ),
	.datac(!\multiplexer|Mux2~4_combout ),
	.datad(!\multiplexer|Mux1~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [7]),
	.datag(gnd),
	.cin(\alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~29_sumout ),
	.cout(\alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~29 .extended_lut = "off";
defparam \alu|Add0~29 .lut_mask = 64'h0000FF000000A959;
defparam \alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N18
cyclonev_lcell_comb \G|Out[7]~feeder (
// Equation(s):
// \G|Out[7]~feeder_combout  = ( \alu|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\G|Out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G|Out[7]~feeder .extended_lut = "off";
defparam \G|Out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \G|Out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y12_N20
dffeas \G|Out[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\G|Out[7]~feeder_combout ),
	.asdata(\multiplexer|Mux1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[7] .is_wysiwyg = "true";
defparam \G|Out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N15
cyclonev_lcell_comb \multiplexer|Mux1~1 (
// Equation(s):
// \multiplexer|Mux1~1_combout  = ( ctrlMux[0] & ( !ctrlMux[2] & ( (!ctrlMux[1] & (ctrlMux[3] & \G|Out [7])) ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[2] & ( (!ctrlMux[1] & (ctrlMux[3] & \DIN[7]~input_o )) ) ) )

	.dataa(!ctrlMux[1]),
	.datab(!ctrlMux[3]),
	.datac(!\G|Out [7]),
	.datad(!\DIN[7]~input_o ),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~1 .extended_lut = "off";
defparam \multiplexer|Mux1~1 .lut_mask = 64'h0022020200000000;
defparam \multiplexer|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y12_N6
cyclonev_lcell_comb \multiplexer|Mux1~3 (
// Equation(s):
// \multiplexer|Mux1~3_combout  = ( \multiplexer|Mux1~0_combout  & ( (!ctrlMux[3] & (((\multiplexer|Mux1~2_combout )) # (ctrlMux[2]))) # (ctrlMux[3] & (((\multiplexer|Mux1~1_combout )))) ) ) # ( !\multiplexer|Mux1~0_combout  & ( (!ctrlMux[2] & ((!ctrlMux[3] 
// & (\multiplexer|Mux1~2_combout )) # (ctrlMux[3] & ((\multiplexer|Mux1~1_combout ))))) # (ctrlMux[2] & (((\multiplexer|Mux1~1_combout )))) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!\multiplexer|Mux1~2_combout ),
	.datad(!\multiplexer|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\multiplexer|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~3 .extended_lut = "off";
defparam \multiplexer|Mux1~3 .lut_mask = 64'h087F087F4C7F4C7F;
defparam \multiplexer|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N24
cyclonev_lcell_comb \multiplexer|Mux0~1 (
// Equation(s):
// \multiplexer|Mux0~1_combout  = ( ctrlMux[0] & ( !ctrlMux[2] & ( (!ctrlMux[1] & \G|Out [8]) ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[2] & ( (!ctrlMux[1] & \DIN[8]~input_o ) ) ) )

	.dataa(!ctrlMux[1]),
	.datab(gnd),
	.datac(!\G|Out [8]),
	.datad(!\DIN[8]~input_o ),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux0~1 .extended_lut = "off";
defparam \multiplexer|Mux0~1 .lut_mask = 64'h00AA0A0A00000000;
defparam \multiplexer|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N33
cyclonev_lcell_comb \A|Out[8]~feeder (
// Equation(s):
// \A|Out[8]~feeder_combout  = ( \multiplexer|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\multiplexer|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\A|Out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \A|Out[8]~feeder .extended_lut = "off";
defparam \A|Out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \A|Out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y12_N35
dffeas \A|Out[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\A|Out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableA~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[8] .is_wysiwyg = "true";
defparam \A|Out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N57
cyclonev_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((ctrlMux[3] & \multiplexer|Mux0~1_combout ))) ) + ( \A|Out [8] ) + ( \alu|Add0~30  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(gnd),
	.datac(!ctrlMux[3]),
	.datad(!\multiplexer|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\A|Out [8]),
	.datag(gnd),
	.cin(\alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~33 .extended_lut = "off";
defparam \alu|Add0~33 .lut_mask = 64'h0000FF000000AAA5;
defparam \alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y12_N3
cyclonev_lcell_comb \G|Out[8]~feeder (
// Equation(s):
// \G|Out[8]~feeder_combout  = ( \alu|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\G|Out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \G|Out[8]~feeder .extended_lut = "off";
defparam \G|Out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \G|Out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y12_N5
dffeas \G|Out[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\G|Out[8]~feeder_combout ),
	.asdata(\multiplexer|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[8] .is_wysiwyg = "true";
defparam \G|Out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y12_N18
cyclonev_lcell_comb \multiplexer|Mux0~0 (
// Equation(s):
// \multiplexer|Mux0~0_combout  = ( !ctrlMux[1] & ( !ctrlMux[2] & ( (ctrlMux[3] & ((!ctrlMux[0] & (\DIN[8]~input_o )) # (ctrlMux[0] & ((\G|Out [8]))))) ) ) )

	.dataa(!ctrlMux[3]),
	.datab(!ctrlMux[0]),
	.datac(!\DIN[8]~input_o ),
	.datad(!\G|Out [8]),
	.datae(!ctrlMux[1]),
	.dataf(!ctrlMux[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux0~0 .extended_lut = "off";
defparam \multiplexer|Mux0~0 .lut_mask = 64'h0415000000000000;
defparam \multiplexer|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y29_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
