// Seed: 3971160050
module module_0;
  reg id_1;
  reg id_2;
  always_comb #1
    if (1) begin
      if (1) begin
        id_1 <= 1;
        id_2 = 1'b0;
        id_2 <= 1 == 1'b0;
        disable id_3;
      end else $display(id_2++ + 1);
    end
  reg id_4;
  initial begin
    if (id_1) begin
      id_2 = 1;
      id_4 <= id_2;
      id_2 <= 1;
    end
  end
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output supply0 id_2,
    output supply0 id_3,
    output tri1 id_4
    , id_13,
    output supply1 id_5,
    input tri0 id_6,
    output supply0 id_7,
    output wor id_8,
    input wor id_9,
    input wire id_10,
    input tri0 id_11
);
  assign id_2 = 1;
  module_0();
endmodule
