<profile>

<section name = "Vitis HLS Report for 'cordiccart2pol_Pipeline_VITIS_LOOP_30_1'" level="0">
<item name = "Date">Tue Oct 21 19:26:27 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">cordiccart2pol.comp</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.792 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">35, 35, 0.350 us, 0.350 us, 32, 32, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_30_1">33, 33, 4, 2, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 266, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 0, 12, -</column>
<column name="Memory">0, -, 27, 8, -</column>
<column name="Multiplexer">-, -, 0, 86, -</column>
<column name="Register">-, -, 169, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_14ns_16s_29_1_1_U1">mul_14ns_16s_29_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_14ns_16s_29_1_1_U2">mul_14ns_16s_29_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="Kvalues_U">cordiccart2pol_Pipeline_VITIS_LOOP_30_1_Kvalues_ROM_AUTO_1R, 0, 14, 4, 0, 16, 14, 1, 224</column>
<column name="angles_U">cordiccart2pol_Pipeline_VITIS_LOOP_30_1_angles_ROM_AUTO_1R, 0, 13, 4, 0, 16, 13, 1, 208</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln36_fu_246_p2">+, 0, 0, 36, 29, 29</column>
<column name="add_ln41_fu_257_p2">+, 0, 0, 36, 29, 29</column>
<column name="current_theta_2_fu_267_p2">+, 0, 0, 23, 16, 16</column>
<column name="i_fu_166_p2">+, 0, 0, 13, 4, 1</column>
<column name="current_theta_1_fu_251_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln35_fu_241_p2">-, 0, 0, 36, 29, 29</column>
<column name="sub_ln42_fu_262_p2">-, 0, 0, 36, 29, 29</column>
<column name="icmp_ln30_fu_172_p2">icmp, 0, 0, 13, 4, 2</column>
<column name="current_theta_2_out">select, 0, 0, 16, 1, 16</column>
<column name="current_x_fu_328_p3">select, 0, 0, 16, 1, 16</column>
<column name="current_y_fu_301_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i1_load">9, 2, 4, 8</column>
<column name="current_theta5_fu_72">9, 2, 16, 32</column>
<column name="current_x_12_fu_64">9, 2, 16, 32</column>
<column name="current_y_14_fu_68">9, 2, 16, 32</column>
<column name="i1_fu_60">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Kvalues_load_reg_393">14, 0, 14, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="current_theta5_fu_72">16, 0, 16, 0</column>
<column name="current_x_12_fu_64">16, 0, 16, 0</column>
<column name="current_x_12_load_reg_398">16, 0, 16, 0</column>
<column name="current_y_14_fu_68">16, 0, 16, 0</column>
<column name="current_y_14_load_reg_403">16, 0, 16, 0</column>
<column name="i1_fu_60">4, 0, 4, 0</column>
<column name="icmp_ln30_reg_389">1, 0, 1, 0</column>
<column name="icmp_ln30_reg_389_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="mul_ln35_reg_426">29, 0, 29, 0</column>
<column name="mul_ln42_reg_420">29, 0, 29, 0</column>
<column name="tmp_4_reg_408">1, 0, 1, 0</column>
<column name="zext_ln30_reg_379">4, 0, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cordiccart2pol_Pipeline_VITIS_LOOP_30_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cordiccart2pol_Pipeline_VITIS_LOOP_30_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cordiccart2pol_Pipeline_VITIS_LOOP_30_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cordiccart2pol_Pipeline_VITIS_LOOP_30_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cordiccart2pol_Pipeline_VITIS_LOOP_30_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cordiccart2pol_Pipeline_VITIS_LOOP_30_1, return value</column>
<column name="select_ln18">in, 15, ap_none, select_ln18, scalar</column>
<column name="y_new">in, 16, ap_none, y_new, scalar</column>
<column name="x_new">in, 16, ap_none, x_new, scalar</column>
<column name="current_theta_2_out">out, 16, ap_vld, current_theta_2_out, pointer</column>
<column name="current_theta_2_out_ap_vld">out, 1, ap_vld, current_theta_2_out, pointer</column>
<column name="x_new_1_out">out, 16, ap_vld, x_new_1_out, pointer</column>
<column name="x_new_1_out_ap_vld">out, 1, ap_vld, x_new_1_out, pointer</column>
</table>
</item>
</section>
</profile>
