

================================================================
== Vitis HLS Report for 'compute_pp_nn_Pipeline_VITIS_LOOP_104_1'
================================================================
* Date:           Tue Feb 24 22:02:03 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.832 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     598|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       0|      34|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|     146|    -|
|Register         |        -|    -|     277|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     277|     778|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U30  |sparsemux_9_2_32_1_1  |        0|   0|  0|  17|    0|
    |sparsemux_9_2_32_1_1_U31  |sparsemux_9_2_32_1_1  |        0|   0|  0|  17|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  34|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_278_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln106_fu_258_p2       |         +|   0|  0|  22|          15|          15|
    |add_ln108_fu_272_p2       |         +|   0|  0|  22|          15|          15|
    |add_ln110_fu_371_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln111_fu_395_p2       |         +|   0|  0|  39|          32|           1|
    |sub_ln111_fu_380_p2       |         -|   0|  0|  40|           1|          33|
    |icmp_ln104_fu_242_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln107_fu_357_p2      |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln109_fu_362_p2      |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln110_fu_367_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln111_fu_389_p2      |      icmp|   0|  0|  40|          33|          33|
    |or_ln109_fu_417_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln110_1_fu_443_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln110_fu_429_p2        |        or|   0|  0|   2|           1|           1|
    |empty_44_fu_457_p3        |    select|   0|  0|  32|           1|          32|
    |empty_45_fu_465_p3        |    select|   0|  0|  32|           1|          32|
    |nn_1_fu_449_p3            |    select|   0|  0|  32|           1|          32|
    |pp_1_fu_435_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln111_1_fu_409_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln111_fu_401_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln110_fu_423_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 598|         298|         364|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |M_e_0_address0_local     |  13|          3|   15|         45|
    |M_e_1_address0_local     |  13|          3|   15|         45|
    |M_e_2_address0_local     |  13|          3|   15|         45|
    |M_e_3_address0_local     |  13|          3|   15|         45|
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_3     |   9|          2|   31|         62|
    |c_fu_82                  |   9|          2|   31|         62|
    |empty_43_fu_78           |   9|          2|   32|         64|
    |empty_fu_74              |   9|          2|   32|         64|
    |nn_write_assign_fu_86    |   9|          2|   32|         64|
    |pp_write_assign_fu_90    |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 146|         33|  254|        569|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln108_reg_553            |  15|   0|   15|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |c_3_reg_538                  |  31|   0|   31|          0|
    |c_fu_82                      |  31|   0|   31|          0|
    |e1_reg_598                   |  32|   0|   32|          0|
    |e2_reg_605                   |  32|   0|   32|          0|
    |empty_43_fu_78               |  32|   0|   32|          0|
    |empty_fu_74                  |  32|   0|   32|          0|
    |icmp_ln104_reg_544           |   1|   0|    1|          0|
    |nn_write_assign_fu_86        |  32|   0|   32|          0|
    |pp_write_assign_fu_90        |  32|   0|   32|          0|
    |trunc_ln104_reg_573          |   2|   0|    2|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 277|   0|  277|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  compute_pp_nn_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  compute_pp_nn_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  compute_pp_nn_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  compute_pp_nn_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  compute_pp_nn_Pipeline_VITIS_LOOP_104_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  compute_pp_nn_Pipeline_VITIS_LOOP_104_1|  return value|
|cols_non_t                  |   in|   32|     ap_none|                               cols_non_t|        scalar|
|mul_ln106                   |   in|   15|     ap_none|                                mul_ln106|        scalar|
|mul_ln108                   |   in|   15|     ap_none|                                mul_ln108|        scalar|
|pp_write_assign_out         |  out|   32|      ap_vld|                      pp_write_assign_out|       pointer|
|pp_write_assign_out_ap_vld  |  out|    1|      ap_vld|                      pp_write_assign_out|       pointer|
|nn_write_assign_out         |  out|   32|      ap_vld|                      nn_write_assign_out|       pointer|
|nn_write_assign_out_ap_vld  |  out|    1|      ap_vld|                      nn_write_assign_out|       pointer|
|M_e_0_address0              |  out|   15|   ap_memory|                                    M_e_0|         array|
|M_e_0_ce0                   |  out|    1|   ap_memory|                                    M_e_0|         array|
|M_e_0_q0                    |   in|   32|   ap_memory|                                    M_e_0|         array|
|M_e_1_address0              |  out|   15|   ap_memory|                                    M_e_1|         array|
|M_e_1_ce0                   |  out|    1|   ap_memory|                                    M_e_1|         array|
|M_e_1_q0                    |   in|   32|   ap_memory|                                    M_e_1|         array|
|M_e_2_address0              |  out|   15|   ap_memory|                                    M_e_2|         array|
|M_e_2_ce0                   |  out|    1|   ap_memory|                                    M_e_2|         array|
|M_e_2_q0                    |   in|   32|   ap_memory|                                    M_e_2|         array|
|M_e_3_address0              |  out|   15|   ap_memory|                                    M_e_3|         array|
|M_e_3_ce0                   |  out|    1|   ap_memory|                                    M_e_3|         array|
|M_e_3_q0                    |   in|   32|   ap_memory|                                    M_e_3|         array|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

