<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>main</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.907</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>103011</Best-caseLatency>
            <Average-caseLatency>103011</Average-caseLatency>
            <Worst-caseLatency>103011</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.515 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.515 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.515 ms</Worst-caseRealTimeLatency>
            <Interval-min>103012</Interval-min>
            <Interval-max>103012</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:3</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>6</BRAM_18K>
            <DSP>5</DSP>
            <FF>985</FF>
            <LUT>1661</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>main</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_13_2_fu_22</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_13_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>22</ID>
                    <BindInstances>add_ln13_fu_62_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_4_1_fu_28</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_4_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>28</ID>
                    <BindInstances>add_ln4_fu_150_p2 fadd_32ns_32ns_32_10_full_dsp_1_U2 fmul_32ns_32ns_32_8_max_dsp_1_U3 fadd_32ns_32ns_32_10_full_dsp_1_U2 fmul_32ns_32ns_32_8_max_dsp_1_U3 fadd_32ns_32ns_32_10_full_dsp_1_U2 fmul_32ns_32ns_32_8_max_dsp_1_U3 fadd_32ns_32ns_32_10_full_dsp_1_U2 fmul_32ns_32ns_32_8_max_dsp_1_U3 fadd_32ns_32ns_32_10_full_dsp_1_U2 fmul_32ns_32ns_32_8_max_dsp_1_U3 fadd_32ns_32ns_32_10_full_dsp_1_U2 in_r_U out_r_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_13_2</Name>
            <Loops>
                <VITIS_LOOP_13_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2002</Best-caseLatency>
                    <Average-caseLatency>2002</Average-caseLatency>
                    <Worst-caseLatency>2002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.010 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.010 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_2>
                        <Name>VITIS_LOOP_13_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2000</TripCount>
                        <Latency>2000</Latency>
                        <AbsoluteTimeLatency>10.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_13_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_2>
                            <Name>VITIS_LOOP_13_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13</SourceLocation>
                        </VITIS_LOOP_13_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>62</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_62_p2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_4_1</Name>
            <Loops>
                <VITIS_LOOP_4_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.907</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>101006</Best-caseLatency>
                    <Average-caseLatency>101006</Average-caseLatency>
                    <Worst-caseLatency>101006</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.505 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.505 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.505 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>101006</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_4_1>
                        <Name>VITIS_LOOP_4_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>1000</TripCount>
                        <Latency>101004</Latency>
                        <AbsoluteTimeLatency>0.505 ms</AbsoluteTimeLatency>
                        <PipelineII>101</PipelineII>
                        <PipelineDepth>106</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_4_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4~benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_4_1>
                            <Name>VITIS_LOOP_4_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4~benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:17</SourceLocation>
                        </VITIS_LOOP_4_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>954</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1518</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_4_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln4_fu_150_p2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="add_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U3" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="add1_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U3" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="add3_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U3" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="add5_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U3" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="mul6_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="add7_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="7" LOOP="VITIS_LOOP_4_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U3" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="mul8_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_4_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" STORAGESUBTYPE="" URAM="0" VARIABLE="add9_i_i"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="in_r_U" SOURCE="" STORAGESIZE="10 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="in_r"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="out_r_U" SOURCE="" STORAGESIZE="10 1000 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="out_r"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.907</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>103011</Best-caseLatency>
                    <Average-caseLatency>103011</Average-caseLatency>
                    <Worst-caseLatency>103011</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.515 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.515 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.515 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>103012</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:3</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>6</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>985</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1661</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_U" SOURCE="benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:5" STORAGESIZE="32 2000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

