Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Jun 01 11:49:52 2018
| Host         : fu-Win10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SAD_timing_summary_routed.rpt -rpx SAD_timing_summary_routed.rpx
| Design       : SAD
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.181        0.000                      0                   82        0.162        0.000                      0                   82        2.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_6ns  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_6ns             0.181        0.000                      0                   82        0.162        0.000                      0                   82        2.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_6ns
  To Clock:  clk_6ns

Setup :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[3].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            phaseacc/i_reg/reg_gen[13].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_6ns rise@6.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.498ns (43.403%)  route 3.257ns (56.597%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 10.455 - 6.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.747     4.970    reg_PB/reg_gen[3].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y14         FDCE                                         r  reg_PB/reg_gen[3].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  reg_PB/reg_gen[3].i_dff/q_reg/Q
                         net (fo=4, routed)           0.816     6.242    reg_PB/reg_gen[3].i_dff/b[0]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.366 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.366    sub/S[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           0.800     7.716    reg_PA/reg_gen[0].i_dff/CO[0]
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.118     7.834 r  reg_PA/reg_gen[0].i_dff/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.834    sub/p_1_in[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     8.406 r  sub/_carry/O[3]
                         net (fo=3, routed)           0.674     9.080    phaseacc/i_reg/reg_gen[4].i_dff/s[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I3_O)        0.306     9.386 f  phaseacc/i_reg/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.296     9.682    phaseacc/i_reg/reg_gen[6].i_dff/q_reg_4
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.806 f  phaseacc/i_reg/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.338    10.143    phaseacc/i_reg/reg_gen[10].i_dff/q_reg_3
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.267 r  phaseacc/i_reg/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.334    10.601    phaseacc/i_reg/reg_gen[13].i_dff/q_reg_2
    SLICE_X40Y12         LUT4 (Prop_lut4_I2_O)        0.124    10.725 r  phaseacc/i_reg/reg_gen[13].i_dff/q_i_1__10/O
                         net (fo=1, routed)           0.000    10.725    phaseacc/i_reg/reg_gen[13].i_dff/kfw_next[13]
    SLICE_X40Y12         FDCE                                         r  phaseacc/i_reg/reg_gen[13].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    6.000     6.000 r  
    U14                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.572    10.455    phaseacc/i_reg/reg_gen[13].i_dff/CLK_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  phaseacc/i_reg/reg_gen[13].i_dff/q_reg/C
                         clock pessimism              0.455    10.910    
                         clock uncertainty           -0.035    10.875    
    SLICE_X40Y12         FDCE (Setup_fdce_C_D)        0.032    10.907    phaseacc/i_reg/reg_gen[13].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                         -10.725    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[3].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            phaseacc/i_reg/reg_gen[12].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_6ns rise@6.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 2.498ns (43.427%)  route 3.254ns (56.573%))
  Logic Levels:           8  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 10.455 - 6.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.747     4.970    reg_PB/reg_gen[3].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y14         FDCE                                         r  reg_PB/reg_gen[3].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  reg_PB/reg_gen[3].i_dff/q_reg/Q
                         net (fo=4, routed)           0.816     6.242    reg_PB/reg_gen[3].i_dff/b[0]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.366 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.366    sub/S[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           0.800     7.716    reg_PA/reg_gen[0].i_dff/CO[0]
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.118     7.834 r  reg_PA/reg_gen[0].i_dff/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.834    sub/p_1_in[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     8.406 r  sub/_carry/O[3]
                         net (fo=3, routed)           0.674     9.080    phaseacc/i_reg/reg_gen[4].i_dff/s[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I3_O)        0.306     9.386 f  phaseacc/i_reg/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.296     9.682    phaseacc/i_reg/reg_gen[6].i_dff/q_reg_4
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.806 f  phaseacc/i_reg/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.338    10.143    phaseacc/i_reg/reg_gen[10].i_dff/q_reg_3
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.267 r  phaseacc/i_reg/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.331    10.598    phaseacc/i_reg/reg_gen[12].i_dff/q_reg_1
    SLICE_X40Y12         LUT3 (Prop_lut3_I1_O)        0.124    10.722 r  phaseacc/i_reg/reg_gen[12].i_dff/q_i_1__9/O
                         net (fo=1, routed)           0.000    10.722    phaseacc/i_reg/reg_gen[12].i_dff/kfw_next[12]
    SLICE_X40Y12         FDCE                                         r  phaseacc/i_reg/reg_gen[12].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    6.000     6.000 r  
    U14                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.572    10.455    phaseacc/i_reg/reg_gen[12].i_dff/CLK_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  phaseacc/i_reg/reg_gen[12].i_dff/q_reg/C
                         clock pessimism              0.455    10.910    
                         clock uncertainty           -0.035    10.875    
    SLICE_X40Y12         FDCE (Setup_fdce_C_D)        0.031    10.906    phaseacc/i_reg/reg_gen[12].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.906    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[3].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            phaseacc/i_reg/reg_gen[11].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_6ns rise@6.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 2.498ns (43.557%)  route 3.237ns (56.443%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 10.454 - 6.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.747     4.970    reg_PB/reg_gen[3].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y14         FDCE                                         r  reg_PB/reg_gen[3].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  reg_PB/reg_gen[3].i_dff/q_reg/Q
                         net (fo=4, routed)           0.816     6.242    reg_PB/reg_gen[3].i_dff/b[0]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.366 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.366    sub/S[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           0.800     7.716    reg_PA/reg_gen[0].i_dff/CO[0]
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.118     7.834 r  reg_PA/reg_gen[0].i_dff/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.834    sub/p_1_in[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     8.406 r  sub/_carry/O[3]
                         net (fo=3, routed)           0.674     9.080    phaseacc/i_reg/reg_gen[4].i_dff/s[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I3_O)        0.306     9.386 f  phaseacc/i_reg/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.296     9.682    phaseacc/i_reg/reg_gen[6].i_dff/q_reg_4
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.806 f  phaseacc/i_reg/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.338    10.143    phaseacc/i_reg/reg_gen[10].i_dff/q_reg_3
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.267 r  phaseacc/i_reg/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.314    10.581    phaseacc/i_reg/reg_gen[11].i_dff/q_reg_1
    SLICE_X41Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.705 r  phaseacc/i_reg/reg_gen[11].i_dff/q_i_1__8/O
                         net (fo=1, routed)           0.000    10.705    phaseacc/i_reg/reg_gen[11].i_dff/kfw_next[11]
    SLICE_X41Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[11].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    6.000     6.000 r  
    U14                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571    10.454    phaseacc/i_reg/reg_gen[11].i_dff/CLK_IBUF_BUFG
    SLICE_X41Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[11].i_dff/q_reg/C
                         clock pessimism              0.455    10.909    
                         clock uncertainty           -0.035    10.874    
    SLICE_X41Y13         FDCE (Setup_fdce_C_D)        0.031    10.905    phaseacc/i_reg/reg_gen[11].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[3].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            phaseacc/i_reg/reg_gen[15].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_6ns rise@6.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 2.498ns (43.396%)  route 3.258ns (56.604%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 10.453 - 6.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.747     4.970    reg_PB/reg_gen[3].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y14         FDCE                                         r  reg_PB/reg_gen[3].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  reg_PB/reg_gen[3].i_dff/q_reg/Q
                         net (fo=4, routed)           0.816     6.242    reg_PB/reg_gen[3].i_dff/b[0]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.366 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.366    sub/S[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           0.800     7.716    reg_PA/reg_gen[0].i_dff/CO[0]
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.118     7.834 r  reg_PA/reg_gen[0].i_dff/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.834    sub/p_1_in[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     8.406 r  sub/_carry/O[3]
                         net (fo=3, routed)           0.674     9.080    phaseacc/i_reg/reg_gen[4].i_dff/s[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I3_O)        0.306     9.386 f  phaseacc/i_reg/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.296     9.682    phaseacc/i_reg/reg_gen[6].i_dff/q_reg_4
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.806 f  phaseacc/i_reg/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.338    10.143    phaseacc/i_reg/reg_gen[10].i_dff/q_reg_3
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.267 r  phaseacc/i_reg/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.335    10.602    phaseacc/i_reg/reg_gen[15].i_dff/q_reg_1
    SLICE_X39Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.726 r  phaseacc/i_reg/reg_gen[15].i_dff/q_i_1__12/O
                         net (fo=1, routed)           0.000    10.726    phaseacc/i_reg/reg_gen[15].i_dff/kfw_next[15]
    SLICE_X39Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[15].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    6.000     6.000 r  
    U14                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.570    10.453    phaseacc/i_reg/reg_gen[15].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[15].i_dff/q_reg/C
                         clock pessimism              0.492    10.945    
                         clock uncertainty           -0.035    10.910    
    SLICE_X39Y13         FDCE (Setup_fdce_C_D)        0.032    10.942    phaseacc/i_reg/reg_gen[15].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[3].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            phaseacc/i_reg/reg_gen[14].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_6ns rise@6.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 2.498ns (43.433%)  route 3.253ns (56.567%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 10.453 - 6.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.747     4.970    reg_PB/reg_gen[3].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y14         FDCE                                         r  reg_PB/reg_gen[3].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  reg_PB/reg_gen[3].i_dff/q_reg/Q
                         net (fo=4, routed)           0.816     6.242    reg_PB/reg_gen[3].i_dff/b[0]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.366 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.366    sub/S[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           0.800     7.716    reg_PA/reg_gen[0].i_dff/CO[0]
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.118     7.834 r  reg_PA/reg_gen[0].i_dff/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.834    sub/p_1_in[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     8.406 r  sub/_carry/O[3]
                         net (fo=3, routed)           0.674     9.080    phaseacc/i_reg/reg_gen[4].i_dff/s[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I3_O)        0.306     9.386 f  phaseacc/i_reg/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.296     9.682    phaseacc/i_reg/reg_gen[6].i_dff/q_reg_4
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.806 f  phaseacc/i_reg/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.338    10.143    phaseacc/i_reg/reg_gen[10].i_dff/q_reg_3
    SLICE_X40Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.267 r  phaseacc/i_reg/reg_gen[10].i_dff/q_i_2/O
                         net (fo=5, routed)           0.330    10.597    phaseacc/i_reg/reg_gen[14].i_dff/q_reg_1
    SLICE_X39Y13         LUT5 (Prop_lut5_I2_O)        0.124    10.721 r  phaseacc/i_reg/reg_gen[14].i_dff/q_i_1__11/O
                         net (fo=1, routed)           0.000    10.721    phaseacc/i_reg/reg_gen[14].i_dff/kfw_next[14]
    SLICE_X39Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[14].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    6.000     6.000 r  
    U14                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.570    10.453    phaseacc/i_reg/reg_gen[14].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[14].i_dff/q_reg/C
                         clock pessimism              0.492    10.945    
                         clock uncertainty           -0.035    10.910    
    SLICE_X39Y13         FDCE (Setup_fdce_C_D)        0.031    10.941    phaseacc/i_reg/reg_gen[14].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[3].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            phaseacc/i_reg/reg_gen[10].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_6ns rise@6.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 2.374ns (44.879%)  route 2.916ns (55.121%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 10.454 - 6.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.747     4.970    reg_PB/reg_gen[3].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y14         FDCE                                         r  reg_PB/reg_gen[3].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  reg_PB/reg_gen[3].i_dff/q_reg/Q
                         net (fo=4, routed)           0.816     6.242    reg_PB/reg_gen[3].i_dff/b[0]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.366 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.366    sub/S[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           0.800     7.716    reg_PA/reg_gen[0].i_dff/CO[0]
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.118     7.834 r  reg_PA/reg_gen[0].i_dff/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.834    sub/p_1_in[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     8.406 f  sub/_carry/O[3]
                         net (fo=3, routed)           0.674     9.080    phaseacc/i_reg/reg_gen[4].i_dff/s[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I3_O)        0.306     9.386 r  phaseacc/i_reg/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.296     9.682    phaseacc/i_reg/reg_gen[6].i_dff/q_reg_4
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.806 r  phaseacc/i_reg/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.330    10.136    phaseacc/i_reg/reg_gen[8].i_dff/q_reg_2
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.124    10.260 r  phaseacc/i_reg/reg_gen[8].i_dff/q_i_1__7/O
                         net (fo=1, routed)           0.000    10.260    phaseacc/i_reg/reg_gen[10].i_dff/kfw_next[0]
    SLICE_X41Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[10].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    6.000     6.000 r  
    U14                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571    10.454    phaseacc/i_reg/reg_gen[10].i_dff/CLK_IBUF_BUFG
    SLICE_X41Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[10].i_dff/q_reg/C
                         clock pessimism              0.455    10.909    
                         clock uncertainty           -0.035    10.874    
    SLICE_X41Y13         FDCE (Setup_fdce_C_D)        0.032    10.906    phaseacc/i_reg/reg_gen[10].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.906    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[3].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            phaseacc/i_reg/reg_gen[7].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_6ns rise@6.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.374ns (44.922%)  route 2.911ns (55.078%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 10.454 - 6.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.747     4.970    reg_PB/reg_gen[3].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y14         FDCE                                         r  reg_PB/reg_gen[3].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  reg_PB/reg_gen[3].i_dff/q_reg/Q
                         net (fo=4, routed)           0.816     6.242    reg_PB/reg_gen[3].i_dff/b[0]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.366 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.366    sub/S[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           0.800     7.716    reg_PA/reg_gen[0].i_dff/CO[0]
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.118     7.834 r  reg_PA/reg_gen[0].i_dff/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.834    sub/p_1_in[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     8.406 f  sub/_carry/O[3]
                         net (fo=3, routed)           0.674     9.080    phaseacc/i_reg/reg_gen[4].i_dff/s[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I3_O)        0.306     9.386 r  phaseacc/i_reg/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.296     9.682    phaseacc/i_reg/reg_gen[6].i_dff/q_reg_4
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.806 r  phaseacc/i_reg/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.325    10.131    phaseacc/i_reg/reg_gen[6].i_dff/q_reg_0
    SLICE_X41Y13         LUT3 (Prop_lut3_I1_O)        0.124    10.255 r  phaseacc/i_reg/reg_gen[6].i_dff/q_i_1__13/O
                         net (fo=1, routed)           0.000    10.255    phaseacc/i_reg/reg_gen[7].i_dff/kfw_next[0]
    SLICE_X41Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[7].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    6.000     6.000 r  
    U14                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571    10.454    phaseacc/i_reg/reg_gen[7].i_dff/CLK_IBUF_BUFG
    SLICE_X41Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[7].i_dff/q_reg/C
                         clock pessimism              0.455    10.909    
                         clock uncertainty           -0.035    10.874    
    SLICE_X41Y13         FDCE (Setup_fdce_C_D)        0.031    10.905    phaseacc/i_reg/reg_gen[7].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[3].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            phaseacc/i_reg/reg_gen[9].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_6ns rise@6.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 2.374ns (44.991%)  route 2.903ns (55.009%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 10.454 - 6.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.747     4.970    reg_PB/reg_gen[3].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y14         FDCE                                         r  reg_PB/reg_gen[3].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  reg_PB/reg_gen[3].i_dff/q_reg/Q
                         net (fo=4, routed)           0.816     6.242    reg_PB/reg_gen[3].i_dff/b[0]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.366 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.366    sub/S[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           0.800     7.716    reg_PA/reg_gen[0].i_dff/CO[0]
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.118     7.834 r  reg_PA/reg_gen[0].i_dff/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.834    sub/p_1_in[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     8.406 f  sub/_carry/O[3]
                         net (fo=3, routed)           0.674     9.080    phaseacc/i_reg/reg_gen[4].i_dff/s[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I3_O)        0.306     9.386 r  phaseacc/i_reg/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.296     9.682    phaseacc/i_reg/reg_gen[6].i_dff/q_reg_4
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.806 r  phaseacc/i_reg/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.317    10.123    phaseacc/i_reg/reg_gen[9].i_dff/q_reg_2
    SLICE_X43Y14         LUT5 (Prop_lut5_I2_O)        0.124    10.247 r  phaseacc/i_reg/reg_gen[9].i_dff/q_i_1__6/O
                         net (fo=1, routed)           0.000    10.247    phaseacc/i_reg/reg_gen[9].i_dff/kfw_next[9]
    SLICE_X43Y14         FDCE                                         r  phaseacc/i_reg/reg_gen[9].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    6.000     6.000 r  
    U14                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571    10.454    phaseacc/i_reg/reg_gen[9].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y14         FDCE                                         r  phaseacc/i_reg/reg_gen[9].i_dff/q_reg/C
                         clock pessimism              0.455    10.909    
                         clock uncertainty           -0.035    10.874    
    SLICE_X43Y14         FDCE (Setup_fdce_C_D)        0.031    10.905    phaseacc/i_reg/reg_gen[9].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 reg_PB/reg_gen[3].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            phaseacc/i_reg/reg_gen[8].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_6ns rise@6.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 2.374ns (45.016%)  route 2.900ns (54.984%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.454ns = ( 10.454 - 6.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.747     4.970    reg_PB/reg_gen[3].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y14         FDCE                                         r  reg_PB/reg_gen[3].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.456     5.426 r  reg_PB/reg_gen[3].i_dff/q_reg/Q
                         net (fo=4, routed)           0.816     6.242    reg_PB/reg_gen[3].i_dff/b[0]
    SLICE_X41Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.366 r  reg_PB/reg_gen[3].i_dff/s1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.366    sub/S[1]
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  sub/s1_carry/CO[3]
                         net (fo=7, routed)           0.800     7.716    reg_PA/reg_gen[0].i_dff/CO[0]
    SLICE_X40Y14         LUT3 (Prop_lut3_I2_O)        0.118     7.834 r  reg_PA/reg_gen[0].i_dff/_carry_i_4/O
                         net (fo=1, routed)           0.000     7.834    sub/p_1_in[0]
    SLICE_X40Y14         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.572     8.406 f  sub/_carry/O[3]
                         net (fo=3, routed)           0.674     9.080    phaseacc/i_reg/reg_gen[4].i_dff/s[0]
    SLICE_X40Y13         LUT5 (Prop_lut5_I3_O)        0.306     9.386 r  phaseacc/i_reg/reg_gen[4].i_dff/q_i_2__1/O
                         net (fo=3, routed)           0.296     9.682    phaseacc/i_reg/reg_gen[6].i_dff/q_reg_4
    SLICE_X43Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.806 r  phaseacc/i_reg/reg_gen[6].i_dff/q_i_2__0/O
                         net (fo=5, routed)           0.314    10.120    phaseacc/i_reg/reg_gen[8].i_dff/q_reg_2
    SLICE_X43Y14         LUT4 (Prop_lut4_I2_O)        0.124    10.244 r  phaseacc/i_reg/reg_gen[8].i_dff/q_i_1__5/O
                         net (fo=1, routed)           0.000    10.244    phaseacc/i_reg/reg_gen[8].i_dff/kfw_next[8]
    SLICE_X43Y14         FDCE                                         r  phaseacc/i_reg/reg_gen[8].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    6.000     6.000 r  
    U14                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.571    10.454    phaseacc/i_reg/reg_gen[8].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y14         FDCE                                         r  phaseacc/i_reg/reg_gen[8].i_dff/q_reg/C
                         clock pessimism              0.455    10.909    
                         clock uncertainty           -0.035    10.874    
    SLICE_X43Y14         FDCE (Setup_fdce_C_D)        0.031    10.905    phaseacc/i_reg/reg_gen[8].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         10.905    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 cnt/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            cnt/tc_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_6ns rise@6.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 2.699ns (51.418%)  route 2.550ns (48.582%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 10.452 - 6.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.749     4.972    cnt/CLK_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  cnt/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     5.428 r  cnt/count_reg[0]/Q
                         net (fo=2, routed)           0.831     6.259    cnt/count[0]
    SLICE_X42Y13         LUT2 (Prop_lut2_I0_O)        0.124     6.383 r  cnt/count[3]_i_6/O
                         net (fo=1, routed)           0.000     6.383    cnt/count[3]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.896 r  cnt/count_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.896    cnt/count_reg[3]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.013 r  cnt/count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.013    cnt/count_reg[7]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.130 r  cnt/count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.130    cnt/count_reg[11]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.247 r  cnt/count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.247    cnt/count_reg[15]_i_2_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.364 r  cnt/count_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.364    cnt/count_reg[19]_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.481 r  cnt/count_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.481    cnt/count_reg[23]_i_2_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.720 f  cnt/count_reg[27]_i_2/O[2]
                         net (fo=2, routed)           0.816     8.535    cnt/count_reg[27]_i_2_n_5
    SLICE_X43Y18         LUT5 (Prop_lut5_I1_O)        0.331     8.866 f  cnt/count[4]_i_5/O
                         net (fo=1, routed)           0.437     9.303    cnt/count[4]_i_5_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I5_O)        0.327     9.630 f  cnt/count[4]_i_2/O
                         net (fo=2, routed)           0.467    10.097    cnt/count[4]_i_2_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I0_O)        0.124    10.221 r  cnt/tc_i_1/O
                         net (fo=1, routed)           0.000    10.221    cnt/tc_i_1_n_0
    SLICE_X41Y16         FDRE                                         r  cnt/tc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    6.000     6.000 r  
    U14                                               0.000     6.000 r  CLK (IN)
                         net (fo=0)                   0.000     6.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     6.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.569    10.452    cnt/CLK_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  cnt/tc_reg/C
                         clock pessimism              0.493    10.945    
                         clock uncertainty           -0.035    10.910    
    SLICE_X41Y16         FDRE (Setup_fdre_C_D)        0.031    10.941    cnt/tc_reg
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                  0.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 phaseacc/i_reg/reg_gen[14].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            reg_out/reg_gen[14].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6ns rise@0.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.248%)  route 0.124ns (46.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.586     1.513    phaseacc/i_reg/reg_gen[14].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[14].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  phaseacc/i_reg/reg_gen[14].i_dff/q_reg/Q
                         net (fo=3, routed)           0.124     1.778    reg_out/reg_gen[14].i_dff/pa_out[0]
    SLICE_X40Y13         FDCE                                         r  reg_out/reg_gen[14].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     2.032    reg_out/reg_gen[14].i_dff/CLK_IBUF_BUFG
    SLICE_X40Y13         FDCE                                         r  reg_out/reg_gen[14].i_dff/q_reg/C
                         clock pessimism             -0.482     1.550    
    SLICE_X40Y13         FDCE (Hold_fdce_C_D)         0.066     1.616    reg_out/reg_gen[14].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 phaseacc/i_reg/reg_gen[3].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            reg_out/reg_gen[3].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6ns rise@0.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.045%)  route 0.125ns (46.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.590     1.517    phaseacc/i_reg/reg_gen[3].i_dff/CLK_IBUF_BUFG
    SLICE_X40Y11         FDCE                                         r  phaseacc/i_reg/reg_gen[3].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  phaseacc/i_reg/reg_gen[3].i_dff/q_reg/Q
                         net (fo=4, routed)           0.125     1.783    reg_out/reg_gen[3].i_dff/pa_out[0]
    SLICE_X42Y11         FDCE                                         r  reg_out/reg_gen[3].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     2.035    reg_out/reg_gen[3].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y11         FDCE                                         r  reg_out/reg_gen[3].i_dff/q_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.063     1.596    reg_out/reg_gen[3].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 phaseacc/i_reg/reg_gen[0].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            reg_out/reg_gen[0].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6ns rise@0.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.267%)  route 0.151ns (51.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.515    phaseacc/i_reg/reg_gen[0].i_dff/CLK_IBUF_BUFG
    SLICE_X41Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[0].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  phaseacc/i_reg/reg_gen[0].i_dff/q_reg/Q
                         net (fo=5, routed)           0.151     1.807    reg_out/reg_gen[0].i_dff/pa_out[0]
    SLICE_X41Y12         FDCE                                         r  reg_out/reg_gen[0].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.857     2.033    reg_out/reg_gen[0].i_dff/CLK_IBUF_BUFG
    SLICE_X41Y12         FDCE                                         r  reg_out/reg_gen[0].i_dff/q_reg/C
                         clock pessimism             -0.502     1.531    
    SLICE_X41Y12         FDCE (Hold_fdce_C_D)         0.070     1.601    reg_out/reg_gen[0].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 phaseacc/i_reg/reg_gen[9].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            reg_out/reg_gen[9].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6ns rise@0.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.259%)  route 0.140ns (49.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.515    phaseacc/i_reg/reg_gen[9].i_dff/CLK_IBUF_BUFG
    SLICE_X43Y14         FDCE                                         r  phaseacc/i_reg/reg_gen[9].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  phaseacc/i_reg/reg_gen[9].i_dff/q_reg/Q
                         net (fo=4, routed)           0.140     1.795    reg_out/reg_gen[9].i_dff/pa_out[0]
    SLICE_X42Y12         FDCE                                         r  reg_out/reg_gen[9].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.857     2.033    reg_out/reg_gen[9].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  reg_out/reg_gen[9].i_dff/q_reg/C
                         clock pessimism             -0.502     1.531    
    SLICE_X42Y12         FDCE (Hold_fdce_C_D)         0.052     1.583    reg_out/reg_gen[9].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 phaseacc/i_reg/reg_gen[7].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            reg_out/reg_gen[7].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6ns rise@0.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.568%)  route 0.162ns (53.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.515    phaseacc/i_reg/reg_gen[7].i_dff/CLK_IBUF_BUFG
    SLICE_X41Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[7].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  phaseacc/i_reg/reg_gen[7].i_dff/q_reg/Q
                         net (fo=6, routed)           0.162     1.817    reg_out/reg_gen[7].i_dff/pa_out[0]
    SLICE_X41Y11         FDCE                                         r  reg_out/reg_gen[7].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     2.035    reg_out/reg_gen[7].i_dff/CLK_IBUF_BUFG
    SLICE_X41Y11         FDCE                                         r  reg_out/reg_gen[7].i_dff/q_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X41Y11         FDCE (Hold_fdce_C_D)         0.070     1.603    reg_out/reg_gen[7].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 phaseacc/i_reg/reg_gen[11].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            reg_out/reg_gen[11].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6ns rise@0.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.338%)  route 0.184ns (56.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.515    phaseacc/i_reg/reg_gen[11].i_dff/CLK_IBUF_BUFG
    SLICE_X41Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[11].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  phaseacc/i_reg/reg_gen[11].i_dff/q_reg/Q
                         net (fo=6, routed)           0.184     1.840    reg_out/reg_gen[11].i_dff/pa_out[0]
    SLICE_X42Y11         FDCE                                         r  reg_out/reg_gen[11].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     2.035    reg_out/reg_gen[11].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y11         FDCE                                         r  reg_out/reg_gen[11].i_dff/q_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.059     1.592    reg_out/reg_gen[11].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 phaseacc/i_reg/reg_gen[10].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            reg_out/reg_gen[10].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6ns rise@0.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.343%)  route 0.184ns (56.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.515    phaseacc/i_reg/reg_gen[10].i_dff/CLK_IBUF_BUFG
    SLICE_X41Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[10].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  phaseacc/i_reg/reg_gen[10].i_dff/q_reg/Q
                         net (fo=3, routed)           0.184     1.840    reg_out/reg_gen[10].i_dff/pa_out[0]
    SLICE_X42Y12         FDCE                                         r  reg_out/reg_gen[10].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.857     2.033    reg_out/reg_gen[10].i_dff/CLK_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  reg_out/reg_gen[10].i_dff/q_reg/C
                         clock pessimism             -0.502     1.531    
    SLICE_X42Y12         FDCE (Hold_fdce_C_D)         0.059     1.590    reg_out/reg_gen[10].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 phaseacc/i_reg/reg_gen[5].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            phaseacc/i_reg/reg_gen[6].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6ns rise@0.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.586     1.513    phaseacc/i_reg/reg_gen[5].i_dff/CLK_IBUF_BUFG
    SLICE_X38Y14         FDCE                                         r  phaseacc/i_reg/reg_gen[5].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  phaseacc/i_reg/reg_gen[5].i_dff/q_reg/Q
                         net (fo=4, routed)           0.175     1.852    phaseacc/i_reg/reg_gen[4].i_dff/q_reg_2
    SLICE_X38Y14         LUT5 (Prop_lut5_I3_O)        0.043     1.895 r  phaseacc/i_reg/reg_gen[4].i_dff/q_i_1__4/O
                         net (fo=1, routed)           0.000     1.895    phaseacc/i_reg/reg_gen[6].i_dff/q_reg_1[0]
    SLICE_X38Y14         FDCE                                         r  phaseacc/i_reg/reg_gen[6].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.854     2.030    phaseacc/i_reg/reg_gen[6].i_dff/CLK_IBUF_BUFG
    SLICE_X38Y14         FDCE                                         r  phaseacc/i_reg/reg_gen[6].i_dff/q_reg/C
                         clock pessimism             -0.517     1.513    
    SLICE_X38Y14         FDCE (Hold_fdce_C_D)         0.131     1.644    phaseacc/i_reg/reg_gen[6].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 phaseacc/i_reg/reg_gen[2].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            reg_out/reg_gen[2].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6ns rise@0.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.691%)  route 0.197ns (58.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.589     1.516    phaseacc/i_reg/reg_gen[2].i_dff/CLK_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  phaseacc/i_reg/reg_gen[2].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  phaseacc/i_reg/reg_gen[2].i_dff/q_reg/Q
                         net (fo=3, routed)           0.197     1.854    reg_out/reg_gen[2].i_dff/pa_out[0]
    SLICE_X41Y11         FDCE                                         r  reg_out/reg_gen[2].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.859     2.035    reg_out/reg_gen[2].i_dff/CLK_IBUF_BUFG
    SLICE_X41Y11         FDCE                                         r  reg_out/reg_gen[2].i_dff/q_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X41Y11         FDCE (Hold_fdce_C_D)         0.066     1.599    reg_out/reg_gen[2].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 phaseacc/i_reg/reg_gen[14].i_dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            phaseacc/i_reg/reg_gen[14].i_dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_6ns  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_6ns
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6ns rise@0.000ns - clk_6ns rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.842%)  route 0.166ns (47.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.586     1.513    phaseacc/i_reg/reg_gen[14].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[14].i_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  phaseacc/i_reg/reg_gen[14].i_dff/q_reg/Q
                         net (fo=3, routed)           0.166     1.820    phaseacc/i_reg/reg_gen[14].i_dff/pa_out[0]
    SLICE_X39Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.865 r  phaseacc/i_reg/reg_gen[14].i_dff/q_i_1__11/O
                         net (fo=1, routed)           0.000     1.865    phaseacc/i_reg/reg_gen[14].i_dff/kfw_next[14]
    SLICE_X39Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[14].i_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6ns rise edge)    0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  CLK_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.854     2.030    phaseacc/i_reg/reg_gen[14].i_dff/CLK_IBUF_BUFG
    SLICE_X39Y13         FDCE                                         r  phaseacc/i_reg/reg_gen[14].i_dff/q_reg/C
                         clock pessimism             -0.517     1.513    
    SLICE_X39Y13         FDCE (Hold_fdce_C_D)         0.092     1.605    phaseacc/i_reg/reg_gen[14].i_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_6ns
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         6.000       3.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X43Y13   cnt/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X43Y15   cnt/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X43Y15   cnt/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X43Y16   cnt/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X41Y17   cnt/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X43Y16   cnt/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X43Y16   cnt/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X41Y17   cnt/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.000       5.000      SLICE_X43Y18   cnt/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y13   cnt/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y13   cnt/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y13   cnt/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y13   cnt/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.000       2.500      SLICE_X41Y13   phaseacc/i_reg/reg_gen[0].i_dff/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.000       2.500      SLICE_X41Y13   phaseacc/i_reg/reg_gen[10].i_dff/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.000       2.500      SLICE_X41Y13   phaseacc/i_reg/reg_gen[11].i_dff/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.000       2.500      SLICE_X39Y13   phaseacc/i_reg/reg_gen[14].i_dff/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.000       2.500      SLICE_X39Y13   phaseacc/i_reg/reg_gen[15].i_dff/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.000       2.500      SLICE_X38Y14   phaseacc/i_reg/reg_gen[5].i_dff/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y13   cnt/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y16   cnt/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X41Y17   cnt/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y16   cnt/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y16   cnt/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X41Y17   cnt/count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y18   cnt/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y17   cnt/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y17   cnt/count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.000       2.500      SLICE_X43Y13   cnt/count_reg[1]/C



