$date
	Sat Aug 28 22:15:03 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fulladder2 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var reg 1 $ cout $end
$var reg 1 % g $end
$var reg 1 & p $end
$var reg 1 ' sum $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
1&
0%
x$
1#
1"
0!
$end
#2000
1$
0'
1!
0"
#4000
1%
0&
1"
#6000
1'
0%
1&
0"
#8000
0$
1%
0&
1"
0#
#10000
1$
0%
1&
0"
1#
#12000
0'
0!
1"
#14000
0&
0"
#16000
0$
1'
1&
1"
#18000
1$
0'
1%
0&
1!
#20000
0%
1&
0"
0#
#24000
0$
1'
1%
0&
1"
#26000
1$
0%
1&
0"
1#
#28000
0'
0!
1"
#30000
0$
1'
0#
#32000
1$
0'
0&
0"
1#
#34000
0$
1&
1!
0#
#36000
1$
1%
0&
1"
1#
#38000
0%
1&
0!
0#
#40000
1%
0&
1!
1#
#44000
1'
0%
1&
0!
#46000
0'
1%
0&
1!
#48000
1'
0%
1&
0!
#52000
0$
1!
0"
0#
#54000
1$
0'
1#
#60000
1%
0&
1"
#62000
0%
1&
0!
0#
#64000
0$
1'
1%
0&
1!
#66000
1$
1#
#68000
0'
0%
1&
0"
0#
#70000
0&
0!
1#
#72000
0$
1'
1&
1"
#74000
1%
0&
1!
0#
#76000
1$
0'
0%
1&
0"
#78000
0&
0!
1#
#80000
0$
1'
1&
1"
#82000
1!
0"
0#
#84000
1$
0'
1%
0&
1"
1#
#86000
1'
0%
1&
0"
#90000
0'
0&
0!
#92000
0$
1'
1&
1!
#94000
1$
0'
1%
0&
1"
#96000
0#
#98000
1'
1#
#100001
