{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 21:48:05 2024 " "Info: Processing started: Tue May 21 21:48:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR8 " "Info: Assuming node \"uIR8\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR8" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR14 " "Info: Assuming node \"uIR14\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR14" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR13 " "Info: Assuming node \"uIR13\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR13" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR12 " "Info: Assuming node \"uIR12\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR12" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 2128 2176 -400 "inst48" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst14 " "Info: Detected gated clock \"register-group:inst16\|inst14\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst13 " "Info: Detected gated clock \"register-group:inst16\|inst13\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst12 " "Info: Detected gated clock \"register-group:inst16\|inst12\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst45~14 " "Info: Detected gated clock \"inst45~14\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst45~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst46 " "Info: Detected gated clock \"inst46\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst49 " "Info: Detected gated clock \"inst49\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 2384 2432 -400 "inst49" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst21 " "Info: Detected gated clock \"register-group:inst16\|inst21\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst52 " "Info: Detected gated clock \"inst52\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1648 1696 -400 "inst52" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|74139:inst15\|33 " "Info: Detected gated clock \"register-group:inst16\|74139:inst15\|33\" as buffer" {  } { { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|74139:inst15\|33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst7 " "Info: Detected ripple clock \"MAR-8:IR\|inst7\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst6 " "Info: Detected ripple clock \"MAR-8:IR\|inst6\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst51 " "Info: Detected gated clock \"inst51\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "halt:inst\|inst3 " "Info: Detected ripple clock \"halt:inst\|inst3\" as buffer" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "halt:inst\|inst5 " "Info: Detected gated clock \"halt:inst\|inst5\" as buffer" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register-group:inst16\|MAR-8:inst\|inst2 register UPC:inst1\|74161:inst\|f74161:sub\|9 68.85 MHz 14.525 ns Internal " "Info: Clock \"START\" has Internal fmax of 68.85 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst2\" and destination register \"UPC:inst1\|74161:inst\|f74161:sub\|9\" (period= 14.525 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.461 ns + Longest register register " "Info: + Longest register to register delay is 12.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst2 1 REG LCFF_X17_Y9_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.206 ns) 1.333 ns select-2:B\|inst21~126 2 COMB LCCOMB_X17_Y7_N2 1 " "Info: 2: + IC(1.127 ns) + CELL(0.206 ns) = 1.333 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'select-2:B\|inst21~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.206 ns) 2.230 ns select-2:B\|inst21~127 3 COMB LCCOMB_X16_Y7_N22 1 " "Info: 3: + IC(0.691 ns) + CELL(0.206 ns) = 2.230 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 1; COMB Node = 'select-2:B\|inst21~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { select-2:B|inst21~126 select-2:B|inst21~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 3.866 ns select-2:B\|inst21~128 4 COMB LCCOMB_X18_Y6_N12 3 " "Info: 4: + IC(1.430 ns) + CELL(0.206 ns) = 3.866 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'select-2:B\|inst21~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { select-2:B|inst21~127 select-2:B|inst21~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 4.455 ns ALU:inst40\|74181:inst\|48~42 5 COMB LCCOMB_X18_Y6_N24 3 " "Info: 5: + IC(0.383 ns) + CELL(0.206 ns) = 4.455 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|48~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.623 ns) 6.595 ns ALU:inst40\|74181:inst\|82 6 COMB LCCOMB_X16_Y8_N6 9 " "Info: 6: + IC(1.517 ns) + CELL(0.623 ns) = 6.595 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.370 ns) 8.136 ns MICRO_AD:inst8\|inst19~436 7 COMB LCCOMB_X17_Y7_N10 1 " "Info: 7: + IC(1.171 ns) + CELL(0.370 ns) = 8.136 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~436'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.206 ns) 9.441 ns MICRO_AD:inst8\|inst19~437 8 COMB LCCOMB_X17_Y6_N16 2 " "Info: 8: + IC(1.099 ns) + CELL(0.206 ns) = 9.441 ns; Loc. = LCCOMB_X17_Y6_N16; Fanout = 2; COMB Node = 'MICRO_AD:inst8\|inst19~437'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 10.195 ns MICRO_AD:inst8\|inst19~441 9 COMB LCCOMB_X17_Y6_N4 1 " "Info: 9: + IC(0.388 ns) + CELL(0.366 ns) = 10.195 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~441'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.370 ns) 10.934 ns MICRO_AD:inst8\|inst19~443 10 COMB LCCOMB_X17_Y6_N6 8 " "Info: 10: + IC(0.369 ns) + CELL(0.370 ns) = 10.934 ns; Loc. = LCCOMB_X17_Y6_N6; Fanout = 8; COMB Node = 'MICRO_AD:inst8\|inst19~443'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.206 ns) 12.353 ns UPC:inst1\|74161:inst\|f74161:sub\|75~105 11 COMB LCCOMB_X16_Y8_N0 1 " "Info: 11: + IC(1.213 ns) + CELL(0.206 ns) = 12.353 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|75~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.461 ns UPC:inst1\|74161:inst\|f74161:sub\|9 12 REG LCFF_X16_Y8_N1 6 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 12.461 ns; Loc. = LCFF_X16_Y8_N1; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.073 ns ( 24.66 % ) " "Info: Total cell delay = 3.073 ns ( 24.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.388 ns ( 75.34 % ) " "Info: Total interconnect delay = 9.388 ns ( 75.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74181:inst|82 {} MICRO_AD:inst8|inst19~436 {} MICRO_AD:inst8|inst19~437 {} MICRO_AD:inst8|inst19~441 {} MICRO_AD:inst8|inst19~443 {} UPC:inst1|74161:inst|f74161:sub|75~105 {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.383ns 1.517ns 1.171ns 1.099ns 0.388ns 0.369ns 1.213ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.623ns 0.370ns 0.206ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.800 ns - Smallest " "Info: - Smallest clock skew is -1.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 14.125 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 14.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.970 ns) 3.758 ns halt:inst\|inst3 2 REG LCFF_X21_Y6_N1 1 " "Info: 2: + IC(1.804 ns) + CELL(0.970 ns) = 3.758 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 4.404 ns halt:inst\|inst5 3 COMB LCCOMB_X21_Y6_N10 1 " "Info: 3: + IC(0.440 ns) + CELL(0.206 ns) = 4.404 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.693 ns inst3 4 REG LCFF_X21_Y6_N25 10 " "Info: 4: + IC(0.319 ns) + CELL(0.970 ns) = 5.693 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.000 ns) 12.552 ns inst3~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(6.859 ns) + CELL(0.000 ns) = 12.552 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 14.125 ns UPC:inst1\|74161:inst\|f74161:sub\|9 6 REG LCFF_X16_Y8_N1 6 " "Info: 6: + IC(0.907 ns) + CELL(0.666 ns) = 14.125 ns; Loc. = LCFF_X16_Y8_N1; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.796 ns ( 26.87 % ) " "Info: Total cell delay = 3.796 ns ( 26.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.329 ns ( 73.13 % ) " "Info: Total interconnect delay = 10.329 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 15.925 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 15.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.970 ns) 3.758 ns halt:inst\|inst3 2 REG LCFF_X21_Y6_N1 1 " "Info: 2: + IC(1.804 ns) + CELL(0.970 ns) = 3.758 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 4.404 ns halt:inst\|inst5 3 COMB LCCOMB_X21_Y6_N10 1 " "Info: 3: + IC(0.440 ns) + CELL(0.206 ns) = 4.404 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.693 ns inst3 4 REG LCFF_X21_Y6_N25 10 " "Info: 4: + IC(0.319 ns) + CELL(0.970 ns) = 5.693 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 6.727 ns inst51 5 COMB LCCOMB_X21_Y6_N20 8 " "Info: 5: + IC(0.497 ns) + CELL(0.537 ns) = 6.727 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 9.061 ns MAR-8:IR\|inst6 6 REG LCFF_X16_Y6_N29 19 " "Info: 6: + IC(1.364 ns) + CELL(0.970 ns) = 9.061 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 11.201 ns register-group:inst16\|74139:inst15\|33 7 COMB LCCOMB_X21_Y6_N18 2 " "Info: 7: + IC(1.516 ns) + CELL(0.624 ns) = 11.201 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 12.162 ns register-group:inst16\|inst21 8 COMB LCCOMB_X21_Y6_N2 1 " "Info: 8: + IC(0.372 ns) + CELL(0.589 ns) = 12.162 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 14.370 ns register-group:inst16\|inst21~clkctrl 9 COMB CLKCTRL_G0 8 " "Info: 9: + IC(2.208 ns) + CELL(0.000 ns) = 14.370 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 15.925 ns register-group:inst16\|MAR-8:inst\|inst2 10 REG LCFF_X17_Y9_N25 2 " "Info: 10: + IC(0.889 ns) + CELL(0.666 ns) = 15.925 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.516 ns ( 40.92 % ) " "Info: Total cell delay = 6.516 ns ( 40.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.409 ns ( 59.08 % ) " "Info: Total interconnect delay = 9.409 ns ( 59.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.925 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.925 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.925 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.925 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74181:inst|82 {} MICRO_AD:inst8|inst19~436 {} MICRO_AD:inst8|inst19~437 {} MICRO_AD:inst8|inst19~441 {} MICRO_AD:inst8|inst19~443 {} UPC:inst1|74161:inst|f74161:sub|75~105 {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.383ns 1.517ns 1.171ns 1.099ns 0.388ns 0.369ns 1.213ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.623ns 0.370ns 0.206ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.925 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.925 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register register-group:inst16\|MAR-8:inst\|inst2 register UPC:inst1\|74161:inst\|f74161:sub\|9 68.85 MHz 14.525 ns Internal " "Info: Clock \"CP\" has Internal fmax of 68.85 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst2\" and destination register \"UPC:inst1\|74161:inst\|f74161:sub\|9\" (period= 14.525 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.461 ns + Longest register register " "Info: + Longest register to register delay is 12.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst2 1 REG LCFF_X17_Y9_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.206 ns) 1.333 ns select-2:B\|inst21~126 2 COMB LCCOMB_X17_Y7_N2 1 " "Info: 2: + IC(1.127 ns) + CELL(0.206 ns) = 1.333 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'select-2:B\|inst21~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.206 ns) 2.230 ns select-2:B\|inst21~127 3 COMB LCCOMB_X16_Y7_N22 1 " "Info: 3: + IC(0.691 ns) + CELL(0.206 ns) = 2.230 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 1; COMB Node = 'select-2:B\|inst21~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { select-2:B|inst21~126 select-2:B|inst21~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 3.866 ns select-2:B\|inst21~128 4 COMB LCCOMB_X18_Y6_N12 3 " "Info: 4: + IC(1.430 ns) + CELL(0.206 ns) = 3.866 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'select-2:B\|inst21~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { select-2:B|inst21~127 select-2:B|inst21~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 4.455 ns ALU:inst40\|74181:inst\|48~42 5 COMB LCCOMB_X18_Y6_N24 3 " "Info: 5: + IC(0.383 ns) + CELL(0.206 ns) = 4.455 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|48~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.623 ns) 6.595 ns ALU:inst40\|74181:inst\|82 6 COMB LCCOMB_X16_Y8_N6 9 " "Info: 6: + IC(1.517 ns) + CELL(0.623 ns) = 6.595 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.370 ns) 8.136 ns MICRO_AD:inst8\|inst19~436 7 COMB LCCOMB_X17_Y7_N10 1 " "Info: 7: + IC(1.171 ns) + CELL(0.370 ns) = 8.136 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~436'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.206 ns) 9.441 ns MICRO_AD:inst8\|inst19~437 8 COMB LCCOMB_X17_Y6_N16 2 " "Info: 8: + IC(1.099 ns) + CELL(0.206 ns) = 9.441 ns; Loc. = LCCOMB_X17_Y6_N16; Fanout = 2; COMB Node = 'MICRO_AD:inst8\|inst19~437'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 10.195 ns MICRO_AD:inst8\|inst19~441 9 COMB LCCOMB_X17_Y6_N4 1 " "Info: 9: + IC(0.388 ns) + CELL(0.366 ns) = 10.195 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~441'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.370 ns) 10.934 ns MICRO_AD:inst8\|inst19~443 10 COMB LCCOMB_X17_Y6_N6 8 " "Info: 10: + IC(0.369 ns) + CELL(0.370 ns) = 10.934 ns; Loc. = LCCOMB_X17_Y6_N6; Fanout = 8; COMB Node = 'MICRO_AD:inst8\|inst19~443'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.206 ns) 12.353 ns UPC:inst1\|74161:inst\|f74161:sub\|75~105 11 COMB LCCOMB_X16_Y8_N0 1 " "Info: 11: + IC(1.213 ns) + CELL(0.206 ns) = 12.353 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|75~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.461 ns UPC:inst1\|74161:inst\|f74161:sub\|9 12 REG LCFF_X16_Y8_N1 6 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 12.461 ns; Loc. = LCFF_X16_Y8_N1; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.073 ns ( 24.66 % ) " "Info: Total cell delay = 3.073 ns ( 24.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.388 ns ( 75.34 % ) " "Info: Total interconnect delay = 9.388 ns ( 75.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74181:inst|82 {} MICRO_AD:inst8|inst19~436 {} MICRO_AD:inst8|inst19~437 {} MICRO_AD:inst8|inst19~441 {} MICRO_AD:inst8|inst19~443 {} UPC:inst1|74161:inst|f74161:sub|75~105 {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.383ns 1.517ns 1.171ns 1.099ns 0.388ns 0.369ns 1.213ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.623ns 0.370ns 0.206ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.800 ns - Smallest " "Info: - Smallest clock skew is -1.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 12.782 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 12.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.370 ns) 3.061 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(1.541 ns) + CELL(0.370 ns) = 3.061 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 4.350 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 4.350 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.000 ns) 11.209 ns inst3~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(6.859 ns) + CELL(0.000 ns) = 11.209 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 12.782 ns UPC:inst1\|74161:inst\|f74161:sub\|9 5 REG LCFF_X16_Y8_N1 6 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 12.782 ns; Loc. = LCFF_X16_Y8_N1; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 24.69 % ) " "Info: Total cell delay = 3.156 ns ( 24.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.626 ns ( 75.31 % ) " "Info: Total interconnect delay = 9.626 ns ( 75.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.782 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.782 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 6.859ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 14.582 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 14.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.370 ns) 3.061 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(1.541 ns) + CELL(0.370 ns) = 3.061 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 4.350 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 4.350 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 5.384 ns inst51 4 COMB LCCOMB_X21_Y6_N20 8 " "Info: 4: + IC(0.497 ns) + CELL(0.537 ns) = 5.384 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 7.718 ns MAR-8:IR\|inst6 5 REG LCFF_X16_Y6_N29 19 " "Info: 5: + IC(1.364 ns) + CELL(0.970 ns) = 7.718 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 9.858 ns register-group:inst16\|74139:inst15\|33 6 COMB LCCOMB_X21_Y6_N18 2 " "Info: 6: + IC(1.516 ns) + CELL(0.624 ns) = 9.858 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 10.819 ns register-group:inst16\|inst21 7 COMB LCCOMB_X21_Y6_N2 1 " "Info: 7: + IC(0.372 ns) + CELL(0.589 ns) = 10.819 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 13.027 ns register-group:inst16\|inst21~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.208 ns) + CELL(0.000 ns) = 13.027 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 14.582 ns register-group:inst16\|MAR-8:inst\|inst2 9 REG LCFF_X17_Y9_N25 2 " "Info: 9: + IC(0.889 ns) + CELL(0.666 ns) = 14.582 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.876 ns ( 40.30 % ) " "Info: Total cell delay = 5.876 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.706 ns ( 59.70 % ) " "Info: Total interconnect delay = 8.706 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.582 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.582 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.782 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.782 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 6.859ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.582 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.582 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74181:inst|82 {} MICRO_AD:inst8|inst19~436 {} MICRO_AD:inst8|inst19~437 {} MICRO_AD:inst8|inst19~441 {} MICRO_AD:inst8|inst19~443 {} UPC:inst1|74161:inst|f74161:sub|75~105 {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.383ns 1.517ns 1.171ns 1.099ns 0.388ns 0.369ns 1.213ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.623ns 0.370ns 0.206ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.782 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.782 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 6.859ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.582 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.582 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR8 register register-group:inst16\|MAR-8:inst\|inst2 register UPC:inst1\|74161:inst\|f74161:sub\|9 68.85 MHz 14.525 ns Internal " "Info: Clock \"uIR8\" has Internal fmax of 68.85 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst2\" and destination register \"UPC:inst1\|74161:inst\|f74161:sub\|9\" (period= 14.525 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.461 ns + Longest register register " "Info: + Longest register to register delay is 12.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst2 1 REG LCFF_X17_Y9_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.206 ns) 1.333 ns select-2:B\|inst21~126 2 COMB LCCOMB_X17_Y7_N2 1 " "Info: 2: + IC(1.127 ns) + CELL(0.206 ns) = 1.333 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'select-2:B\|inst21~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.206 ns) 2.230 ns select-2:B\|inst21~127 3 COMB LCCOMB_X16_Y7_N22 1 " "Info: 3: + IC(0.691 ns) + CELL(0.206 ns) = 2.230 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 1; COMB Node = 'select-2:B\|inst21~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { select-2:B|inst21~126 select-2:B|inst21~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 3.866 ns select-2:B\|inst21~128 4 COMB LCCOMB_X18_Y6_N12 3 " "Info: 4: + IC(1.430 ns) + CELL(0.206 ns) = 3.866 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'select-2:B\|inst21~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { select-2:B|inst21~127 select-2:B|inst21~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 4.455 ns ALU:inst40\|74181:inst\|48~42 5 COMB LCCOMB_X18_Y6_N24 3 " "Info: 5: + IC(0.383 ns) + CELL(0.206 ns) = 4.455 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|48~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.623 ns) 6.595 ns ALU:inst40\|74181:inst\|82 6 COMB LCCOMB_X16_Y8_N6 9 " "Info: 6: + IC(1.517 ns) + CELL(0.623 ns) = 6.595 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.370 ns) 8.136 ns MICRO_AD:inst8\|inst19~436 7 COMB LCCOMB_X17_Y7_N10 1 " "Info: 7: + IC(1.171 ns) + CELL(0.370 ns) = 8.136 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~436'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.206 ns) 9.441 ns MICRO_AD:inst8\|inst19~437 8 COMB LCCOMB_X17_Y6_N16 2 " "Info: 8: + IC(1.099 ns) + CELL(0.206 ns) = 9.441 ns; Loc. = LCCOMB_X17_Y6_N16; Fanout = 2; COMB Node = 'MICRO_AD:inst8\|inst19~437'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 10.195 ns MICRO_AD:inst8\|inst19~441 9 COMB LCCOMB_X17_Y6_N4 1 " "Info: 9: + IC(0.388 ns) + CELL(0.366 ns) = 10.195 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~441'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.370 ns) 10.934 ns MICRO_AD:inst8\|inst19~443 10 COMB LCCOMB_X17_Y6_N6 8 " "Info: 10: + IC(0.369 ns) + CELL(0.370 ns) = 10.934 ns; Loc. = LCCOMB_X17_Y6_N6; Fanout = 8; COMB Node = 'MICRO_AD:inst8\|inst19~443'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.206 ns) 12.353 ns UPC:inst1\|74161:inst\|f74161:sub\|75~105 11 COMB LCCOMB_X16_Y8_N0 1 " "Info: 11: + IC(1.213 ns) + CELL(0.206 ns) = 12.353 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|75~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.461 ns UPC:inst1\|74161:inst\|f74161:sub\|9 12 REG LCFF_X16_Y8_N1 6 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 12.461 ns; Loc. = LCFF_X16_Y8_N1; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.073 ns ( 24.66 % ) " "Info: Total cell delay = 3.073 ns ( 24.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.388 ns ( 75.34 % ) " "Info: Total interconnect delay = 9.388 ns ( 75.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74181:inst|82 {} MICRO_AD:inst8|inst19~436 {} MICRO_AD:inst8|inst19~437 {} MICRO_AD:inst8|inst19~441 {} MICRO_AD:inst8|inst19~443 {} UPC:inst1|74161:inst|f74161:sub|75~105 {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.383ns 1.517ns 1.171ns 1.099ns 0.388ns 0.369ns 1.213ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.623ns 0.370ns 0.206ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.800 ns - Smallest " "Info: - Smallest clock skew is -1.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 13.828 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR8\" to destination register is 13.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.499 ns) + CELL(0.624 ns) 4.107 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(2.499 ns) + CELL(0.624 ns) = 4.107 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.396 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 5.396 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.000 ns) 12.255 ns inst3~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(6.859 ns) + CELL(0.000 ns) = 12.255 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 13.828 ns UPC:inst1\|74161:inst\|f74161:sub\|9 5 REG LCFF_X16_Y8_N1 6 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 13.828 ns; Loc. = LCFF_X16_Y8_N1; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.244 ns ( 23.46 % ) " "Info: Total cell delay = 3.244 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.584 ns ( 76.54 % ) " "Info: Total interconnect delay = 10.584 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.828 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.828 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 15.628 ns - Longest register " "Info: - Longest clock path from clock \"uIR8\" to source register is 15.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.499 ns) + CELL(0.624 ns) 4.107 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(2.499 ns) + CELL(0.624 ns) = 4.107 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.396 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 5.396 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 6.430 ns inst51 4 COMB LCCOMB_X21_Y6_N20 8 " "Info: 4: + IC(0.497 ns) + CELL(0.537 ns) = 6.430 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 8.764 ns MAR-8:IR\|inst6 5 REG LCFF_X16_Y6_N29 19 " "Info: 5: + IC(1.364 ns) + CELL(0.970 ns) = 8.764 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 10.904 ns register-group:inst16\|74139:inst15\|33 6 COMB LCCOMB_X21_Y6_N18 2 " "Info: 6: + IC(1.516 ns) + CELL(0.624 ns) = 10.904 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 11.865 ns register-group:inst16\|inst21 7 COMB LCCOMB_X21_Y6_N2 1 " "Info: 7: + IC(0.372 ns) + CELL(0.589 ns) = 11.865 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 14.073 ns register-group:inst16\|inst21~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.208 ns) + CELL(0.000 ns) = 14.073 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 15.628 ns register-group:inst16\|MAR-8:inst\|inst2 9 REG LCFF_X17_Y9_N25 2 " "Info: 9: + IC(0.889 ns) + CELL(0.666 ns) = 15.628 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.964 ns ( 38.16 % ) " "Info: Total cell delay = 5.964 ns ( 38.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.664 ns ( 61.84 % ) " "Info: Total interconnect delay = 9.664 ns ( 61.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.628 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.628 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.828 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.828 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.628 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.628 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74181:inst|82 {} MICRO_AD:inst8|inst19~436 {} MICRO_AD:inst8|inst19~437 {} MICRO_AD:inst8|inst19~441 {} MICRO_AD:inst8|inst19~443 {} UPC:inst1|74161:inst|f74161:sub|75~105 {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.383ns 1.517ns 1.171ns 1.099ns 0.388ns 0.369ns 1.213ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.623ns 0.370ns 0.206ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.828 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.828 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.628 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.628 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR14 register register-group:inst16\|MAR-8:inst\|inst2 register register-group:inst16\|MAR-8:inst\|inst7 66.06 MHz 15.138 ns Internal " "Info: Clock \"uIR14\" has Internal fmax of 66.06 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst2\" and destination register \"register-group:inst16\|MAR-8:inst\|inst7\" (period= 15.138 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.436 ns + Longest register register " "Info: + Longest register to register delay is 9.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst2 1 REG LCFF_X17_Y9_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.206 ns) 1.333 ns select-2:B\|inst21~126 2 COMB LCCOMB_X17_Y7_N2 1 " "Info: 2: + IC(1.127 ns) + CELL(0.206 ns) = 1.333 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'select-2:B\|inst21~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.206 ns) 2.230 ns select-2:B\|inst21~127 3 COMB LCCOMB_X16_Y7_N22 1 " "Info: 3: + IC(0.691 ns) + CELL(0.206 ns) = 2.230 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 1; COMB Node = 'select-2:B\|inst21~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { select-2:B|inst21~126 select-2:B|inst21~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 3.866 ns select-2:B\|inst21~128 4 COMB LCCOMB_X18_Y6_N12 3 " "Info: 4: + IC(1.430 ns) + CELL(0.206 ns) = 3.866 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'select-2:B\|inst21~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { select-2:B|inst21~127 select-2:B|inst21~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.453 ns ALU:inst40\|74181:inst\|45~129 5 COMB LCCOMB_X18_Y6_N14 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.453 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|45~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.366 ns) 5.473 ns ALU:inst40\|74182:inst2\|31~169 6 COMB LCCOMB_X17_Y6_N28 2 " "Info: 6: + IC(0.654 ns) + CELL(0.366 ns) = 5.473 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74182:inst2\|31~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 6.046 ns ALU:inst40\|74181:inst1\|69~3 7 COMB LCCOMB_X17_Y6_N22 3 " "Info: 7: + IC(0.367 ns) + CELL(0.206 ns) = 6.046 ns; Loc. = LCCOMB_X17_Y6_N22; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 6.642 ns ALU:inst40\|74181:inst1\|74~72 8 COMB LCCOMB_X17_Y6_N0 1 " "Info: 8: + IC(0.390 ns) + CELL(0.206 ns) = 6.642 ns; Loc. = LCCOMB_X17_Y6_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|74~72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.216 ns ALU:inst40\|74181:inst1\|74~73 9 COMB LCCOMB_X17_Y6_N18 3 " "Info: 9: + IC(0.368 ns) + CELL(0.206 ns) = 7.216 ns; Loc. = LCCOMB_X17_Y6_N18; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|74~73'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 7.806 ns ALU:inst40\|74181:inst1\|77 10 COMB LCCOMB_X17_Y6_N20 10 " "Info: 10: + IC(0.384 ns) + CELL(0.206 ns) = 7.806 ns; Loc. = LCCOMB_X17_Y6_N20; Fanout = 10; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.460 ns) 9.436 ns register-group:inst16\|MAR-8:inst\|inst7 11 REG LCFF_X17_Y9_N19 2 " "Info: 11: + IC(1.170 ns) + CELL(0.460 ns) = 9.436 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 26.22 % ) " "Info: Total cell delay = 2.474 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.962 ns ( 73.78 % ) " "Info: Total interconnect delay = 6.962 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|74~72 {} ALU:inst40|74181:inst1|74~73 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.381ns 0.654ns 0.367ns 0.390ns 0.368ns 0.384ns 1.170ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.438 ns - Smallest " "Info: - Smallest clock skew is -5.438 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 6.960 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR14\" to destination register is 6.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.206 ns) 3.197 ns register-group:inst16\|inst21 2 COMB LCCOMB_X21_Y6_N2 1 " "Info: 2: + IC(1.986 ns) + CELL(0.206 ns) = 3.197 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { uIR14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 5.405 ns register-group:inst16\|inst21~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.208 ns) + CELL(0.000 ns) = 5.405 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 6.960 ns register-group:inst16\|MAR-8:inst\|inst7 4 REG LCFF_X17_Y9_N19 2 " "Info: 4: + IC(0.889 ns) + CELL(0.666 ns) = 6.960 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 26.97 % ) " "Info: Total cell delay = 1.877 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.083 ns ( 73.03 % ) " "Info: Total interconnect delay = 5.083 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 12.398 ns - Longest register " "Info: - Longest clock path from clock \"uIR14\" to source register is 12.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(0.202 ns) 3.200 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(1.993 ns) + CELL(0.202 ns) = 3.200 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 5.534 ns MAR-8:IR\|inst6 3 REG LCFF_X16_Y6_N29 19 " "Info: 3: + IC(1.364 ns) + CELL(0.970 ns) = 5.534 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 7.674 ns register-group:inst16\|74139:inst15\|33 4 COMB LCCOMB_X21_Y6_N18 2 " "Info: 4: + IC(1.516 ns) + CELL(0.624 ns) = 7.674 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 8.635 ns register-group:inst16\|inst21 5 COMB LCCOMB_X21_Y6_N2 1 " "Info: 5: + IC(0.372 ns) + CELL(0.589 ns) = 8.635 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 10.843 ns register-group:inst16\|inst21~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.208 ns) + CELL(0.000 ns) = 10.843 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 12.398 ns register-group:inst16\|MAR-8:inst\|inst2 7 REG LCFF_X17_Y9_N25 2 " "Info: 7: + IC(0.889 ns) + CELL(0.666 ns) = 12.398 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.056 ns ( 32.71 % ) " "Info: Total cell delay = 4.056 ns ( 32.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.342 ns ( 67.29 % ) " "Info: Total interconnect delay = 8.342 ns ( 67.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.398 ns" { uIR14 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.398 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.993ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.398 ns" { uIR14 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.398 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.993ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|74~72 {} ALU:inst40|74181:inst1|74~73 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.381ns 0.654ns 0.367ns 0.390ns 0.368ns 0.384ns 1.170ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.398 ns" { uIR14 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.398 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.993ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR13 register register-group:inst16\|MAR-8:inst\|inst2 register MAR-8:IR\|inst2 68.89 MHz 14.515 ns Internal " "Info: Clock \"uIR13\" has Internal fmax of 68.89 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst2\" and destination register \"MAR-8:IR\|inst2\" (period= 14.515 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.083 ns + Longest register register " "Info: + Longest register to register delay is 7.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst2 1 REG LCFF_X17_Y9_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.206 ns) 1.333 ns select-2:B\|inst21~126 2 COMB LCCOMB_X17_Y7_N2 1 " "Info: 2: + IC(1.127 ns) + CELL(0.206 ns) = 1.333 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'select-2:B\|inst21~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.206 ns) 2.230 ns select-2:B\|inst21~127 3 COMB LCCOMB_X16_Y7_N22 1 " "Info: 3: + IC(0.691 ns) + CELL(0.206 ns) = 2.230 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 1; COMB Node = 'select-2:B\|inst21~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { select-2:B|inst21~126 select-2:B|inst21~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 3.866 ns select-2:B\|inst21~128 4 COMB LCCOMB_X18_Y6_N12 3 " "Info: 4: + IC(1.430 ns) + CELL(0.206 ns) = 3.866 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'select-2:B\|inst21~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { select-2:B|inst21~127 select-2:B|inst21~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.453 ns ALU:inst40\|74181:inst\|45~129 5 COMB LCCOMB_X18_Y6_N14 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.453 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|45~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.366 ns) 5.473 ns ALU:inst40\|74182:inst2\|31~169 6 COMB LCCOMB_X17_Y6_N28 2 " "Info: 6: + IC(0.654 ns) + CELL(0.366 ns) = 5.473 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74182:inst2\|31~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 6.046 ns ALU:inst40\|74181:inst1\|69~3 7 COMB LCCOMB_X17_Y6_N22 3 " "Info: 7: + IC(0.367 ns) + CELL(0.206 ns) = 6.046 ns; Loc. = LCCOMB_X17_Y6_N22; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.206 ns) 6.975 ns ALU:inst40\|74181:inst1\|81 8 COMB LCCOMB_X16_Y6_N12 9 " "Info: 8: + IC(0.723 ns) + CELL(0.206 ns) = 6.975 ns; Loc. = LCCOMB_X16_Y6_N12; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.083 ns MAR-8:IR\|inst2 9 REG LCFF_X16_Y6_N13 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 7.083 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|81 MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.710 ns ( 24.14 % ) " "Info: Total cell delay = 1.710 ns ( 24.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.373 ns ( 75.86 % ) " "Info: Total interconnect delay = 5.373 ns ( 75.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.083 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|81 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.083 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|81 {} MAR-8:IR|inst2 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.381ns 0.654ns 0.367ns 0.723ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.168 ns - Smallest " "Info: - Smallest clock skew is -7.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 5.872 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR13\" to destination register is 5.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.457 ns) + CELL(0.370 ns) 3.842 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(2.457 ns) + CELL(0.370 ns) = 3.842 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.666 ns) 5.872 ns MAR-8:IR\|inst2 3 REG LCFF_X16_Y6_N13 2 " "Info: 3: + IC(1.364 ns) + CELL(0.666 ns) = 5.872 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 34.93 % ) " "Info: Total cell delay = 2.051 ns ( 34.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.821 ns ( 65.07 % ) " "Info: Total interconnect delay = 3.821 ns ( 65.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { uIR13 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.457ns 1.364ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 13.040 ns - Longest register " "Info: - Longest clock path from clock \"uIR13\" to source register is 13.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.457 ns) + CELL(0.370 ns) 3.842 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(2.457 ns) + CELL(0.370 ns) = 3.842 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 6.176 ns MAR-8:IR\|inst6 3 REG LCFF_X16_Y6_N29 19 " "Info: 3: + IC(1.364 ns) + CELL(0.970 ns) = 6.176 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 8.316 ns register-group:inst16\|74139:inst15\|33 4 COMB LCCOMB_X21_Y6_N18 2 " "Info: 4: + IC(1.516 ns) + CELL(0.624 ns) = 8.316 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 9.277 ns register-group:inst16\|inst21 5 COMB LCCOMB_X21_Y6_N2 1 " "Info: 5: + IC(0.372 ns) + CELL(0.589 ns) = 9.277 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 11.485 ns register-group:inst16\|inst21~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.208 ns) + CELL(0.000 ns) = 11.485 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 13.040 ns register-group:inst16\|MAR-8:inst\|inst2 7 REG LCFF_X17_Y9_N25 2 " "Info: 7: + IC(0.889 ns) + CELL(0.666 ns) = 13.040 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.234 ns ( 32.47 % ) " "Info: Total cell delay = 4.234 ns ( 32.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.806 ns ( 67.53 % ) " "Info: Total interconnect delay = 8.806 ns ( 67.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.040 ns" { uIR13 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.040 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.457ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { uIR13 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.457ns 1.364ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.040 ns" { uIR13 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.040 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.457ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.083 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|81 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.083 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|81 {} MAR-8:IR|inst2 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.381ns 0.654ns 0.367ns 0.723ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { uIR13 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.457ns 1.364ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.040 ns" { uIR13 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.040 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.457ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR12 register register-group:inst16\|MAR-8:inst\|inst2 register register-group:inst16\|MAR-8:inst\|inst7 67.44 MHz 14.827 ns Internal " "Info: Clock \"uIR12\" has Internal fmax of 67.44 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst2\" and destination register \"register-group:inst16\|MAR-8:inst\|inst7\" (period= 14.827 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.436 ns + Longest register register " "Info: + Longest register to register delay is 9.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst2 1 REG LCFF_X17_Y9_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.206 ns) 1.333 ns select-2:B\|inst21~126 2 COMB LCCOMB_X17_Y7_N2 1 " "Info: 2: + IC(1.127 ns) + CELL(0.206 ns) = 1.333 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'select-2:B\|inst21~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.206 ns) 2.230 ns select-2:B\|inst21~127 3 COMB LCCOMB_X16_Y7_N22 1 " "Info: 3: + IC(0.691 ns) + CELL(0.206 ns) = 2.230 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 1; COMB Node = 'select-2:B\|inst21~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { select-2:B|inst21~126 select-2:B|inst21~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 3.866 ns select-2:B\|inst21~128 4 COMB LCCOMB_X18_Y6_N12 3 " "Info: 4: + IC(1.430 ns) + CELL(0.206 ns) = 3.866 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'select-2:B\|inst21~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { select-2:B|inst21~127 select-2:B|inst21~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.453 ns ALU:inst40\|74181:inst\|45~129 5 COMB LCCOMB_X18_Y6_N14 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.453 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|45~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.366 ns) 5.473 ns ALU:inst40\|74182:inst2\|31~169 6 COMB LCCOMB_X17_Y6_N28 2 " "Info: 6: + IC(0.654 ns) + CELL(0.366 ns) = 5.473 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74182:inst2\|31~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 6.046 ns ALU:inst40\|74181:inst1\|69~3 7 COMB LCCOMB_X17_Y6_N22 3 " "Info: 7: + IC(0.367 ns) + CELL(0.206 ns) = 6.046 ns; Loc. = LCCOMB_X17_Y6_N22; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 6.642 ns ALU:inst40\|74181:inst1\|74~72 8 COMB LCCOMB_X17_Y6_N0 1 " "Info: 8: + IC(0.390 ns) + CELL(0.206 ns) = 6.642 ns; Loc. = LCCOMB_X17_Y6_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|74~72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.216 ns ALU:inst40\|74181:inst1\|74~73 9 COMB LCCOMB_X17_Y6_N18 3 " "Info: 9: + IC(0.368 ns) + CELL(0.206 ns) = 7.216 ns; Loc. = LCCOMB_X17_Y6_N18; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|74~73'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 7.806 ns ALU:inst40\|74181:inst1\|77 10 COMB LCCOMB_X17_Y6_N20 10 " "Info: 10: + IC(0.384 ns) + CELL(0.206 ns) = 7.806 ns; Loc. = LCCOMB_X17_Y6_N20; Fanout = 10; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.460 ns) 9.436 ns register-group:inst16\|MAR-8:inst\|inst7 11 REG LCFF_X17_Y9_N19 2 " "Info: 11: + IC(1.170 ns) + CELL(0.460 ns) = 9.436 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 26.22 % ) " "Info: Total cell delay = 2.474 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.962 ns ( 73.78 % ) " "Info: Total interconnect delay = 6.962 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|74~72 {} ALU:inst40|74181:inst1|74~73 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.381ns 0.654ns 0.367ns 0.390ns 0.368ns 0.384ns 1.170ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.127 ns - Smallest " "Info: - Smallest clock skew is -5.127 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 8.102 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR12\" to destination register is 8.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.403 ns) + CELL(0.202 ns) 3.610 ns inst45~14 2 COMB LCCOMB_X21_Y6_N8 1 " "Info: 2: + IC(2.403 ns) + CELL(0.202 ns) = 3.610 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 1; COMB Node = 'inst45~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { uIR12 inst45~14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.366 ns) 4.339 ns register-group:inst16\|inst21 3 COMB LCCOMB_X21_Y6_N2 1 " "Info: 3: + IC(0.363 ns) + CELL(0.366 ns) = 4.339 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { inst45~14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 6.547 ns register-group:inst16\|inst21~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.208 ns) + CELL(0.000 ns) = 6.547 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 8.102 ns register-group:inst16\|MAR-8:inst\|inst7 5 REG LCFF_X17_Y9_N19 2 " "Info: 5: + IC(0.889 ns) + CELL(0.666 ns) = 8.102 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.239 ns ( 27.64 % ) " "Info: Total cell delay = 2.239 ns ( 27.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.863 ns ( 72.36 % ) " "Info: Total interconnect delay = 5.863 ns ( 72.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.403ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 13.229 ns - Longest register " "Info: - Longest clock path from clock \"uIR12\" to source register is 13.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.410 ns) + CELL(0.616 ns) 4.031 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(2.410 ns) + CELL(0.616 ns) = 4.031 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 6.365 ns MAR-8:IR\|inst6 3 REG LCFF_X16_Y6_N29 19 " "Info: 3: + IC(1.364 ns) + CELL(0.970 ns) = 6.365 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 8.505 ns register-group:inst16\|74139:inst15\|33 4 COMB LCCOMB_X21_Y6_N18 2 " "Info: 4: + IC(1.516 ns) + CELL(0.624 ns) = 8.505 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 9.466 ns register-group:inst16\|inst21 5 COMB LCCOMB_X21_Y6_N2 1 " "Info: 5: + IC(0.372 ns) + CELL(0.589 ns) = 9.466 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 11.674 ns register-group:inst16\|inst21~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.208 ns) + CELL(0.000 ns) = 11.674 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 13.229 ns register-group:inst16\|MAR-8:inst\|inst2 7 REG LCFF_X17_Y9_N25 2 " "Info: 7: + IC(0.889 ns) + CELL(0.666 ns) = 13.229 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.470 ns ( 33.79 % ) " "Info: Total cell delay = 4.470 ns ( 33.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.759 ns ( 66.21 % ) " "Info: Total interconnect delay = 8.759 ns ( 66.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.229 ns" { uIR12 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.229 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.410ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.616ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.403ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.229 ns" { uIR12 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.229 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.410ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.616ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|74~72 {} ALU:inst40|74181:inst1|74~73 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.381ns 0.654ns 0.367ns 0.390ns 0.368ns 0.384ns 1.170ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.403ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.229 ns" { uIR12 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.229 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.410ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.616ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst2 UPC:inst1\|74161:inst\|f74161:sub\|87 START 2.651 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst2\" and destination pin or register \"UPC:inst1\|74161:inst\|f74161:sub\|87\" for clock \"START\" (Hold time is 2.651 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.368 ns + Largest " "Info: + Largest clock skew is 5.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 14.125 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 14.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.970 ns) 3.758 ns halt:inst\|inst3 2 REG LCFF_X21_Y6_N1 1 " "Info: 2: + IC(1.804 ns) + CELL(0.970 ns) = 3.758 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 4.404 ns halt:inst\|inst5 3 COMB LCCOMB_X21_Y6_N10 1 " "Info: 3: + IC(0.440 ns) + CELL(0.206 ns) = 4.404 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.693 ns inst3 4 REG LCFF_X21_Y6_N25 10 " "Info: 4: + IC(0.319 ns) + CELL(0.970 ns) = 5.693 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.000 ns) 12.552 ns inst3~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(6.859 ns) + CELL(0.000 ns) = 12.552 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 14.125 ns UPC:inst1\|74161:inst\|f74161:sub\|87 6 REG LCFF_X16_Y8_N19 5 " "Info: 6: + IC(0.907 ns) + CELL(0.666 ns) = 14.125 ns; Loc. = LCFF_X16_Y8_N19; Fanout = 5; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.796 ns ( 26.87 % ) " "Info: Total cell delay = 3.796 ns ( 26.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.329 ns ( 73.13 % ) " "Info: Total interconnect delay = 10.329 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 8.757 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 8.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.970 ns) 3.758 ns halt:inst\|inst3 2 REG LCFF_X21_Y6_N1 1 " "Info: 2: + IC(1.804 ns) + CELL(0.970 ns) = 3.758 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 4.404 ns halt:inst\|inst5 3 COMB LCCOMB_X21_Y6_N10 1 " "Info: 3: + IC(0.440 ns) + CELL(0.206 ns) = 4.404 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.693 ns inst3 4 REG LCFF_X21_Y6_N25 10 " "Info: 4: + IC(0.319 ns) + CELL(0.970 ns) = 5.693 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 6.727 ns inst51 5 COMB LCCOMB_X21_Y6_N20 8 " "Info: 5: + IC(0.497 ns) + CELL(0.537 ns) = 6.727 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.666 ns) 8.757 ns MAR-8:IR\|inst2 6 REG LCFF_X16_Y6_N13 2 " "Info: 6: + IC(1.364 ns) + CELL(0.666 ns) = 8.757 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.333 ns ( 49.48 % ) " "Info: Total cell delay = 4.333 ns ( 49.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.424 ns ( 50.52 % ) " "Info: Total interconnect delay = 4.424 ns ( 50.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.719 ns - Shortest register register " "Info: - Shortest register to register delay is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst2 1 REG LCFF_X16_Y6_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.651 ns) 2.611 ns UPC:inst1\|74161:inst\|f74161:sub\|92~88 2 COMB LCCOMB_X16_Y8_N18 1 " "Info: 2: + IC(1.960 ns) + CELL(0.651 ns) = 2.611 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|92~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.719 ns UPC:inst1\|74161:inst\|f74161:sub\|87 3 REG LCFF_X16_Y8_N19 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.719 ns; Loc. = LCFF_X16_Y8_N19; Fanout = 5; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 27.91 % ) " "Info: Total cell delay = 0.759 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.960 ns ( 72.09 % ) " "Info: Total interconnect delay = 1.960 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { MAR-8:IR|inst2 {} UPC:inst1|74161:inst|f74161:sub|92~88 {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 1.960ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { MAR-8:IR|inst2 {} UPC:inst1|74161:inst|f74161:sub|92~88 {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 1.960ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst2 UPC:inst1\|74161:inst\|f74161:sub\|87 CP 2.651 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst2\" and destination pin or register \"UPC:inst1\|74161:inst\|f74161:sub\|87\" for clock \"CP\" (Hold time is 2.651 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.368 ns + Largest " "Info: + Largest clock skew is 5.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 12.782 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 12.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.370 ns) 3.061 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(1.541 ns) + CELL(0.370 ns) = 3.061 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 4.350 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 4.350 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.000 ns) 11.209 ns inst3~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(6.859 ns) + CELL(0.000 ns) = 11.209 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 12.782 ns UPC:inst1\|74161:inst\|f74161:sub\|87 5 REG LCFF_X16_Y8_N19 5 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 12.782 ns; Loc. = LCFF_X16_Y8_N19; Fanout = 5; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 24.69 % ) " "Info: Total cell delay = 3.156 ns ( 24.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.626 ns ( 75.31 % ) " "Info: Total interconnect delay = 9.626 ns ( 75.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.782 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.782 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 6.859ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.414 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 7.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.370 ns) 3.061 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(1.541 ns) + CELL(0.370 ns) = 3.061 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 4.350 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 4.350 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 5.384 ns inst51 4 COMB LCCOMB_X21_Y6_N20 8 " "Info: 4: + IC(0.497 ns) + CELL(0.537 ns) = 5.384 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.666 ns) 7.414 ns MAR-8:IR\|inst2 5 REG LCFF_X16_Y6_N13 2 " "Info: 5: + IC(1.364 ns) + CELL(0.666 ns) = 7.414 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.693 ns ( 49.81 % ) " "Info: Total cell delay = 3.693 ns ( 49.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.721 ns ( 50.19 % ) " "Info: Total interconnect delay = 3.721 ns ( 50.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 0.497ns 1.364ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.782 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.782 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 6.859ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 0.497ns 1.364ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.537ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.719 ns - Shortest register register " "Info: - Shortest register to register delay is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst2 1 REG LCFF_X16_Y6_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.651 ns) 2.611 ns UPC:inst1\|74161:inst\|f74161:sub\|92~88 2 COMB LCCOMB_X16_Y8_N18 1 " "Info: 2: + IC(1.960 ns) + CELL(0.651 ns) = 2.611 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|92~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.719 ns UPC:inst1\|74161:inst\|f74161:sub\|87 3 REG LCFF_X16_Y8_N19 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.719 ns; Loc. = LCFF_X16_Y8_N19; Fanout = 5; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 27.91 % ) " "Info: Total cell delay = 0.759 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.960 ns ( 72.09 % ) " "Info: Total interconnect delay = 1.960 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { MAR-8:IR|inst2 {} UPC:inst1|74161:inst|f74161:sub|92~88 {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 1.960ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.782 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.782 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 6.859ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 0.497ns 1.364ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { MAR-8:IR|inst2 {} UPC:inst1|74161:inst|f74161:sub|92~88 {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 1.960ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR8 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"uIR8\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst2 UPC:inst1\|74161:inst\|f74161:sub\|87 uIR8 2.651 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst2\" and destination pin or register \"UPC:inst1\|74161:inst\|f74161:sub\|87\" for clock \"uIR8\" (Hold time is 2.651 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.368 ns + Largest " "Info: + Largest clock skew is 5.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 13.828 ns + Longest register " "Info: + Longest clock path from clock \"uIR8\" to destination register is 13.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.499 ns) + CELL(0.624 ns) 4.107 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(2.499 ns) + CELL(0.624 ns) = 4.107 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.396 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 5.396 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.000 ns) 12.255 ns inst3~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(6.859 ns) + CELL(0.000 ns) = 12.255 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 13.828 ns UPC:inst1\|74161:inst\|f74161:sub\|87 5 REG LCFF_X16_Y8_N19 5 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 13.828 ns; Loc. = LCFF_X16_Y8_N19; Fanout = 5; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.244 ns ( 23.46 % ) " "Info: Total cell delay = 3.244 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.584 ns ( 76.54 % ) " "Info: Total interconnect delay = 10.584 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.828 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.828 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 8.460 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR8\" to source register is 8.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.499 ns) + CELL(0.624 ns) 4.107 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(2.499 ns) + CELL(0.624 ns) = 4.107 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.396 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 5.396 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 6.430 ns inst51 4 COMB LCCOMB_X21_Y6_N20 8 " "Info: 4: + IC(0.497 ns) + CELL(0.537 ns) = 6.430 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.666 ns) 8.460 ns MAR-8:IR\|inst2 5 REG LCFF_X16_Y6_N13 2 " "Info: 5: + IC(1.364 ns) + CELL(0.666 ns) = 8.460 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.781 ns ( 44.69 % ) " "Info: Total cell delay = 3.781 ns ( 44.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.679 ns ( 55.31 % ) " "Info: Total interconnect delay = 4.679 ns ( 55.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.460 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.460 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 0.497ns 1.364ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.828 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.828 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.460 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.460 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 0.497ns 1.364ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.537ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.719 ns - Shortest register register " "Info: - Shortest register to register delay is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst2 1 REG LCFF_X16_Y6_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.651 ns) 2.611 ns UPC:inst1\|74161:inst\|f74161:sub\|92~88 2 COMB LCCOMB_X16_Y8_N18 1 " "Info: 2: + IC(1.960 ns) + CELL(0.651 ns) = 2.611 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|92~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.719 ns UPC:inst1\|74161:inst\|f74161:sub\|87 3 REG LCFF_X16_Y8_N19 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.719 ns; Loc. = LCFF_X16_Y8_N19; Fanout = 5; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 27.91 % ) " "Info: Total cell delay = 0.759 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.960 ns ( 72.09 % ) " "Info: Total interconnect delay = 1.960 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { MAR-8:IR|inst2 {} UPC:inst1|74161:inst|f74161:sub|92~88 {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 1.960ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.828 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.828 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.460 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.460 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 0.497ns 1.364ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { MAR-8:IR|inst2 {} UPC:inst1|74161:inst|f74161:sub|92~88 {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 1.960ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR14 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"uIR14\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-group:inst16\|MAR-8:inst\|inst6 MAR-8:IR\|inst1 uIR14 1.321 ns " "Info: Found hold time violation between source  pin or register \"register-group:inst16\|MAR-8:inst\|inst6\" and destination pin or register \"MAR-8:IR\|inst1\" for clock \"uIR14\" (Hold time is 1.321 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.274 ns + Largest " "Info: + Largest clock skew is 4.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 11.234 ns + Longest register " "Info: + Longest clock path from clock \"uIR14\" to destination register is 11.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(0.202 ns) 3.200 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(1.993 ns) + CELL(0.202 ns) = 3.200 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.368 ns) + CELL(0.666 ns) 11.234 ns MAR-8:IR\|inst1 3 REG LCFF_X17_Y6_N27 2 " "Info: 3: + IC(7.368 ns) + CELL(0.666 ns) = 11.234 ns; Loc. = LCFF_X17_Y6_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.873 ns ( 16.67 % ) " "Info: Total cell delay = 1.873 ns ( 16.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.361 ns ( 83.33 % ) " "Info: Total interconnect delay = 9.361 ns ( 83.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.234 ns" { uIR14 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.234 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.993ns 7.368ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 6.960 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to source register is 6.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.206 ns) 3.197 ns register-group:inst16\|inst21 2 COMB LCCOMB_X21_Y6_N2 1 " "Info: 2: + IC(1.986 ns) + CELL(0.206 ns) = 3.197 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { uIR14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 5.405 ns register-group:inst16\|inst21~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.208 ns) + CELL(0.000 ns) = 5.405 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 6.960 ns register-group:inst16\|MAR-8:inst\|inst6 4 REG LCFF_X17_Y9_N1 2 " "Info: 4: + IC(0.889 ns) + CELL(0.666 ns) = 6.960 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 26.97 % ) " "Info: Total cell delay = 1.877 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.083 ns ( 73.03 % ) " "Info: Total interconnect delay = 5.083 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.234 ns" { uIR14 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.234 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.993ns 7.368ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.955 ns - Shortest register register " "Info: - Shortest register to register delay is 2.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst6 1 REG LCFF_X17_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.206 ns) 0.650 ns select-2:A\|inst17 2 COMB LCCOMB_X17_Y9_N14 3 " "Info: 2: + IC(0.444 ns) + CELL(0.206 ns) = 0.650 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 3; COMB Node = 'select-2:A\|inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 1.407 ns ALU:inst40\|74181:inst1\|45~125 3 COMB LCCOMB_X17_Y9_N28 2 " "Info: 3: + IC(0.387 ns) + CELL(0.370 ns) = 1.407 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|45~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { select-2:A|inst17 ALU:inst40|74181:inst1|45~125 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.370 ns) 2.847 ns ALU:inst40\|74181:inst1\|82~181 4 COMB LCCOMB_X17_Y6_N26 9 " "Info: 4: + IC(1.070 ns) + CELL(0.370 ns) = 2.847 ns; Loc. = LCCOMB_X17_Y6_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|82~181'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.955 ns MAR-8:IR\|inst1 5 REG LCFF_X17_Y6_N27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.955 ns; Loc. = LCFF_X17_Y6_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.054 ns ( 35.67 % ) " "Info: Total cell delay = 1.054 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 64.33 % ) " "Info: Total interconnect delay = 1.901 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:A|inst17 {} ALU:inst40|74181:inst1|45~125 {} ALU:inst40|74181:inst1|82~181 {} MAR-8:IR|inst1 {} } { 0.000ns 0.444ns 0.387ns 1.070ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.234 ns" { uIR14 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.234 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.993ns 7.368ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:A|inst17 {} ALU:inst40|74181:inst1|45~125 {} ALU:inst40|74181:inst1|82~181 {} MAR-8:IR|inst1 {} } { 0.000ns 0.444ns 0.387ns 1.070ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR13 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"uIR13\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-group:inst16\|MAR-8:inst\|inst6 MAR-8:IR\|inst1 uIR13 594 ps " "Info: Found hold time violation between source  pin or register \"register-group:inst16\|MAR-8:inst\|inst6\" and destination pin or register \"MAR-8:IR\|inst1\" for clock \"uIR13\" (Hold time is 594 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.547 ns + Largest " "Info: + Largest clock skew is 3.547 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 11.876 ns + Longest register " "Info: + Longest clock path from clock \"uIR13\" to destination register is 11.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.457 ns) + CELL(0.370 ns) 3.842 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(2.457 ns) + CELL(0.370 ns) = 3.842 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.368 ns) + CELL(0.666 ns) 11.876 ns MAR-8:IR\|inst1 3 REG LCFF_X17_Y6_N27 2 " "Info: 3: + IC(7.368 ns) + CELL(0.666 ns) = 11.876 ns; Loc. = LCFF_X17_Y6_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 17.27 % ) " "Info: Total cell delay = 2.051 ns ( 17.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.825 ns ( 82.73 % ) " "Info: Total interconnect delay = 9.825 ns ( 82.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.876 ns" { uIR13 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.876 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 2.457ns 7.368ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 8.329 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR13\" to source register is 8.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.452 ns) + CELL(0.370 ns) 3.837 ns inst45~14 2 COMB LCCOMB_X21_Y6_N8 1 " "Info: 2: + IC(2.452 ns) + CELL(0.370 ns) = 3.837 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 1; COMB Node = 'inst45~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { uIR13 inst45~14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.366 ns) 4.566 ns register-group:inst16\|inst21 3 COMB LCCOMB_X21_Y6_N2 1 " "Info: 3: + IC(0.363 ns) + CELL(0.366 ns) = 4.566 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { inst45~14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 6.774 ns register-group:inst16\|inst21~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.208 ns) + CELL(0.000 ns) = 6.774 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 8.329 ns register-group:inst16\|MAR-8:inst\|inst6 5 REG LCFF_X17_Y9_N1 2 " "Info: 5: + IC(0.889 ns) + CELL(0.666 ns) = 8.329 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.417 ns ( 29.02 % ) " "Info: Total cell delay = 2.417 ns ( 29.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.912 ns ( 70.98 % ) " "Info: Total interconnect delay = 5.912 ns ( 70.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { uIR13 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { uIR13 {} uIR13~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 2.452ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.015ns 0.370ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.876 ns" { uIR13 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.876 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 2.457ns 7.368ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { uIR13 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { uIR13 {} uIR13~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 2.452ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.015ns 0.370ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.955 ns - Shortest register register " "Info: - Shortest register to register delay is 2.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst6 1 REG LCFF_X17_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.206 ns) 0.650 ns select-2:A\|inst17 2 COMB LCCOMB_X17_Y9_N14 3 " "Info: 2: + IC(0.444 ns) + CELL(0.206 ns) = 0.650 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 3; COMB Node = 'select-2:A\|inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 1.407 ns ALU:inst40\|74181:inst1\|45~125 3 COMB LCCOMB_X17_Y9_N28 2 " "Info: 3: + IC(0.387 ns) + CELL(0.370 ns) = 1.407 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|45~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { select-2:A|inst17 ALU:inst40|74181:inst1|45~125 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.370 ns) 2.847 ns ALU:inst40\|74181:inst1\|82~181 4 COMB LCCOMB_X17_Y6_N26 9 " "Info: 4: + IC(1.070 ns) + CELL(0.370 ns) = 2.847 ns; Loc. = LCCOMB_X17_Y6_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|82~181'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.955 ns MAR-8:IR\|inst1 5 REG LCFF_X17_Y6_N27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.955 ns; Loc. = LCFF_X17_Y6_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.054 ns ( 35.67 % ) " "Info: Total cell delay = 1.054 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 64.33 % ) " "Info: Total interconnect delay = 1.901 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:A|inst17 {} ALU:inst40|74181:inst1|45~125 {} ALU:inst40|74181:inst1|82~181 {} MAR-8:IR|inst1 {} } { 0.000ns 0.444ns 0.387ns 1.070ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.876 ns" { uIR13 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.876 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 2.457ns 7.368ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { uIR13 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { uIR13 {} uIR13~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 2.452ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.015ns 0.370ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:A|inst17 {} ALU:inst40|74181:inst1|45~125 {} ALU:inst40|74181:inst1|82~181 {} MAR-8:IR|inst1 {} } { 0.000ns 0.444ns 0.387ns 1.070ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR12 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"uIR12\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-group:inst16\|MAR-8:inst\|inst6 MAR-8:IR\|inst1 uIR12 1.01 ns " "Info: Found hold time violation between source  pin or register \"register-group:inst16\|MAR-8:inst\|inst6\" and destination pin or register \"MAR-8:IR\|inst1\" for clock \"uIR12\" (Hold time is 1.01 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.963 ns + Largest " "Info: + Largest clock skew is 3.963 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 12.065 ns + Longest register " "Info: + Longest clock path from clock \"uIR12\" to destination register is 12.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.410 ns) + CELL(0.616 ns) 4.031 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(2.410 ns) + CELL(0.616 ns) = 4.031 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.368 ns) + CELL(0.666 ns) 12.065 ns MAR-8:IR\|inst1 3 REG LCFF_X17_Y6_N27 2 " "Info: 3: + IC(7.368 ns) + CELL(0.666 ns) = 12.065 ns; Loc. = LCFF_X17_Y6_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 18.96 % ) " "Info: Total cell delay = 2.287 ns ( 18.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.778 ns ( 81.04 % ) " "Info: Total interconnect delay = 9.778 ns ( 81.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { uIR12 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 2.410ns 7.368ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 8.102 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR12\" to source register is 8.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.403 ns) + CELL(0.202 ns) 3.610 ns inst45~14 2 COMB LCCOMB_X21_Y6_N8 1 " "Info: 2: + IC(2.403 ns) + CELL(0.202 ns) = 3.610 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 1; COMB Node = 'inst45~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { uIR12 inst45~14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.366 ns) 4.339 ns register-group:inst16\|inst21 3 COMB LCCOMB_X21_Y6_N2 1 " "Info: 3: + IC(0.363 ns) + CELL(0.366 ns) = 4.339 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { inst45~14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 6.547 ns register-group:inst16\|inst21~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.208 ns) + CELL(0.000 ns) = 6.547 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 8.102 ns register-group:inst16\|MAR-8:inst\|inst6 5 REG LCFF_X17_Y9_N1 2 " "Info: 5: + IC(0.889 ns) + CELL(0.666 ns) = 8.102 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.239 ns ( 27.64 % ) " "Info: Total cell delay = 2.239 ns ( 27.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.863 ns ( 72.36 % ) " "Info: Total interconnect delay = 5.863 ns ( 72.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 2.403ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { uIR12 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 2.410ns 7.368ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 2.403ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.955 ns - Shortest register register " "Info: - Shortest register to register delay is 2.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst6 1 REG LCFF_X17_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.206 ns) 0.650 ns select-2:A\|inst17 2 COMB LCCOMB_X17_Y9_N14 3 " "Info: 2: + IC(0.444 ns) + CELL(0.206 ns) = 0.650 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 3; COMB Node = 'select-2:A\|inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 1.407 ns ALU:inst40\|74181:inst1\|45~125 3 COMB LCCOMB_X17_Y9_N28 2 " "Info: 3: + IC(0.387 ns) + CELL(0.370 ns) = 1.407 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|45~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { select-2:A|inst17 ALU:inst40|74181:inst1|45~125 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.370 ns) 2.847 ns ALU:inst40\|74181:inst1\|82~181 4 COMB LCCOMB_X17_Y6_N26 9 " "Info: 4: + IC(1.070 ns) + CELL(0.370 ns) = 2.847 ns; Loc. = LCCOMB_X17_Y6_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|82~181'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.955 ns MAR-8:IR\|inst1 5 REG LCFF_X17_Y6_N27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.955 ns; Loc. = LCFF_X17_Y6_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.054 ns ( 35.67 % ) " "Info: Total cell delay = 1.054 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 64.33 % ) " "Info: Total interconnect delay = 1.901 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:A|inst17 {} ALU:inst40|74181:inst1|45~125 {} ALU:inst40|74181:inst1|82~181 {} MAR-8:IR|inst1 {} } { 0.000ns 0.444ns 0.387ns 1.070ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { uIR12 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 2.410ns 7.368ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 2.403ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:A|inst17 {} ALU:inst40|74181:inst1|45~125 {} ALU:inst40|74181:inst1|82~181 {} MAR-8:IR|inst1 {} } { 0.000ns 0.444ns 0.387ns 1.070ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-group:inst16\|MAR-8:inst\|inst7 uIR21 uIR14 9.944 ns register " "Info: tsu for register \"register-group:inst16\|MAR-8:inst\|inst7\" (data pin = \"uIR21\", clock pin = \"uIR14\") is 9.944 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.944 ns + Longest pin register " "Info: + Longest pin to register delay is 16.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 10; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 800 -264 -96 816 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.332 ns) + CELL(0.505 ns) 7.832 ns 24_decoder:inst11\|38_decoder:inst\|inst9 2 COMB LCCOMB_X18_Y7_N2 3 " "Info: 2: + IC(6.332 ns) + CELL(0.505 ns) = 7.832 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 3; COMB Node = '24_decoder:inst11\|38_decoder:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.837 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/38_decoder.bdf" { { 312 544 608 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.651 ns) 9.257 ns select-2:B\|inst23~153 3 COMB LCCOMB_X18_Y7_N16 4 " "Info: 3: + IC(0.774 ns) + CELL(0.651 ns) = 9.257 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 4; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.370 ns) 10.024 ns ALU:inst40\|74181:inst\|43~123 4 COMB LCCOMB_X18_Y7_N26 4 " "Info: 4: + IC(0.397 ns) + CELL(0.370 ns) = 10.024 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 4; COMB Node = 'ALU:inst40\|74181:inst\|43~123'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { select-2:B|inst23~153 ALU:inst40|74181:inst|43~123 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.624 ns) 11.965 ns ALU:inst40\|74182:inst2\|31~168 5 COMB LCCOMB_X17_Y6_N2 2 " "Info: 5: + IC(1.317 ns) + CELL(0.624 ns) = 11.965 ns; Loc. = LCCOMB_X17_Y6_N2; Fanout = 2; COMB Node = 'ALU:inst40\|74182:inst2\|31~168'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { ALU:inst40|74181:inst|43~123 ALU:inst40|74182:inst2|31~168 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.624 ns) 12.981 ns ALU:inst40\|74182:inst2\|31~169 6 COMB LCCOMB_X17_Y6_N28 2 " "Info: 6: + IC(0.392 ns) + CELL(0.624 ns) = 12.981 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74182:inst2\|31~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { ALU:inst40|74182:inst2|31~168 ALU:inst40|74182:inst2|31~169 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 13.554 ns ALU:inst40\|74181:inst1\|69~3 7 COMB LCCOMB_X17_Y6_N22 3 " "Info: 7: + IC(0.367 ns) + CELL(0.206 ns) = 13.554 ns; Loc. = LCCOMB_X17_Y6_N22; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 14.150 ns ALU:inst40\|74181:inst1\|74~72 8 COMB LCCOMB_X17_Y6_N0 1 " "Info: 8: + IC(0.390 ns) + CELL(0.206 ns) = 14.150 ns; Loc. = LCCOMB_X17_Y6_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|74~72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 14.724 ns ALU:inst40\|74181:inst1\|74~73 9 COMB LCCOMB_X17_Y6_N18 3 " "Info: 9: + IC(0.368 ns) + CELL(0.206 ns) = 14.724 ns; Loc. = LCCOMB_X17_Y6_N18; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|74~73'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 15.314 ns ALU:inst40\|74181:inst1\|77 10 COMB LCCOMB_X17_Y6_N20 10 " "Info: 10: + IC(0.384 ns) + CELL(0.206 ns) = 15.314 ns; Loc. = LCCOMB_X17_Y6_N20; Fanout = 10; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.460 ns) 16.944 ns register-group:inst16\|MAR-8:inst\|inst7 11 REG LCFF_X17_Y9_N19 2 " "Info: 11: + IC(1.170 ns) + CELL(0.460 ns) = 16.944 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.053 ns ( 29.82 % ) " "Info: Total cell delay = 5.053 ns ( 29.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.891 ns ( 70.18 % ) " "Info: Total interconnect delay = 11.891 ns ( 70.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.944 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst23~153 ALU:inst40|74181:inst|43~123 ALU:inst40|74182:inst2|31~168 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.944 ns" { uIR21 {} uIR21~combout {} 24_decoder:inst11|38_decoder:inst|inst9 {} select-2:B|inst23~153 {} ALU:inst40|74181:inst|43~123 {} ALU:inst40|74182:inst2|31~168 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|74~72 {} ALU:inst40|74181:inst1|74~73 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 6.332ns 0.774ns 0.397ns 1.317ns 0.392ns 0.367ns 0.390ns 0.368ns 0.384ns 1.170ns } { 0.000ns 0.995ns 0.505ns 0.651ns 0.370ns 0.624ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 6.960 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to destination register is 6.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.206 ns) 3.197 ns register-group:inst16\|inst21 2 COMB LCCOMB_X21_Y6_N2 1 " "Info: 2: + IC(1.986 ns) + CELL(0.206 ns) = 3.197 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { uIR14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 5.405 ns register-group:inst16\|inst21~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.208 ns) + CELL(0.000 ns) = 5.405 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 6.960 ns register-group:inst16\|MAR-8:inst\|inst7 4 REG LCFF_X17_Y9_N19 2 " "Info: 4: + IC(0.889 ns) + CELL(0.666 ns) = 6.960 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 26.97 % ) " "Info: Total cell delay = 1.877 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.083 ns ( 73.03 % ) " "Info: Total interconnect delay = 5.083 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.944 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst23~153 ALU:inst40|74181:inst|43~123 ALU:inst40|74182:inst2|31~168 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.944 ns" { uIR21 {} uIR21~combout {} 24_decoder:inst11|38_decoder:inst|inst9 {} select-2:B|inst23~153 {} ALU:inst40|74181:inst|43~123 {} ALU:inst40|74182:inst2|31~168 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|74~72 {} ALU:inst40|74181:inst1|74~73 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 6.332ns 0.774ns 0.397ns 1.317ns 0.392ns 0.367ns 0.390ns 0.368ns 0.384ns 1.170ns } { 0.000ns 0.995ns 0.505ns 0.651ns 0.370ns 0.624ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START LDB6 register-group:inst16\|MAR-8:inst\|inst6 26.610 ns register " "Info: tco from clock \"START\" to destination pin \"LDB6\" through register \"register-group:inst16\|MAR-8:inst\|inst6\" is 26.610 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 15.925 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 15.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.970 ns) 3.758 ns halt:inst\|inst3 2 REG LCFF_X21_Y6_N1 1 " "Info: 2: + IC(1.804 ns) + CELL(0.970 ns) = 3.758 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 4.404 ns halt:inst\|inst5 3 COMB LCCOMB_X21_Y6_N10 1 " "Info: 3: + IC(0.440 ns) + CELL(0.206 ns) = 4.404 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.693 ns inst3 4 REG LCFF_X21_Y6_N25 10 " "Info: 4: + IC(0.319 ns) + CELL(0.970 ns) = 5.693 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 6.727 ns inst51 5 COMB LCCOMB_X21_Y6_N20 8 " "Info: 5: + IC(0.497 ns) + CELL(0.537 ns) = 6.727 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 9.061 ns MAR-8:IR\|inst6 6 REG LCFF_X16_Y6_N29 19 " "Info: 6: + IC(1.364 ns) + CELL(0.970 ns) = 9.061 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 11.201 ns register-group:inst16\|74139:inst15\|33 7 COMB LCCOMB_X21_Y6_N18 2 " "Info: 7: + IC(1.516 ns) + CELL(0.624 ns) = 11.201 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 12.162 ns register-group:inst16\|inst21 8 COMB LCCOMB_X21_Y6_N2 1 " "Info: 8: + IC(0.372 ns) + CELL(0.589 ns) = 12.162 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 14.370 ns register-group:inst16\|inst21~clkctrl 9 COMB CLKCTRL_G0 8 " "Info: 9: + IC(2.208 ns) + CELL(0.000 ns) = 14.370 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 15.925 ns register-group:inst16\|MAR-8:inst\|inst6 10 REG LCFF_X17_Y9_N1 2 " "Info: 10: + IC(0.889 ns) + CELL(0.666 ns) = 15.925 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.516 ns ( 40.92 % ) " "Info: Total cell delay = 6.516 ns ( 40.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.409 ns ( 59.08 % ) " "Info: Total interconnect delay = 9.409 ns ( 59.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.925 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.925 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.381 ns + Longest register pin " "Info: + Longest register to pin delay is 10.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst6 1 REG LCFF_X17_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.651 ns) 2.071 ns select-2:B\|inst17~129 2 COMB LCCOMB_X17_Y7_N18 1 " "Info: 2: + IC(1.420 ns) + CELL(0.651 ns) = 2.071 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 1; COMB Node = 'select-2:B\|inst17~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:B|inst17~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.206 ns) 3.520 ns select-2:B\|inst17~130 3 COMB LCCOMB_X18_Y6_N26 3 " "Info: 3: + IC(1.243 ns) + CELL(0.206 ns) = 3.520 ns; Loc. = LCCOMB_X18_Y6_N26; Fanout = 3; COMB Node = 'select-2:B\|inst17~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { select-2:B|inst17~129 select-2:B|inst17~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.745 ns) + CELL(3.116 ns) 10.381 ns LDB6 4 PIN PIN_149 0 " "Info: 4: + IC(3.745 ns) + CELL(3.116 ns) = 10.381 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'LDB6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.861 ns" { select-2:B|inst17~130 LDB6 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 304 776 952 320 "LDB6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.973 ns ( 38.27 % ) " "Info: Total cell delay = 3.973 ns ( 38.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.408 ns ( 61.73 % ) " "Info: Total interconnect delay = 6.408 ns ( 61.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.381 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:B|inst17~129 select-2:B|inst17~130 LDB6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.381 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:B|inst17~129 {} select-2:B|inst17~130 {} LDB6 {} } { 0.000ns 1.420ns 1.243ns 3.745ns } { 0.000ns 0.651ns 0.206ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.925 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.925 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.381 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:B|inst17~129 select-2:B|inst17~130 LDB6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.381 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:B|inst17~129 {} select-2:B|inst17~130 {} LDB6 {} } { 0.000ns 1.420ns 1.243ns 3.745ns } { 0.000ns 0.651ns 0.206ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR21 LDB1 15.259 ns Longest " "Info: Longest tpd from source pin \"uIR21\" to destination pin \"LDB1\" is 15.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 10; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 800 -264 -96 816 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.332 ns) + CELL(0.505 ns) 7.832 ns 24_decoder:inst11\|38_decoder:inst\|inst9 2 COMB LCCOMB_X18_Y7_N2 3 " "Info: 2: + IC(6.332 ns) + CELL(0.505 ns) = 7.832 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 3; COMB Node = '24_decoder:inst11\|38_decoder:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.837 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/38_decoder.bdf" { { 312 544 608 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.651 ns) 9.252 ns select-2:B\|inst22~131 3 COMB LCCOMB_X18_Y7_N12 3 " "Info: 3: + IC(0.769 ns) + CELL(0.651 ns) = 9.252 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst22~131 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.901 ns) + CELL(3.106 ns) 15.259 ns LDB1 4 PIN PIN_143 0 " "Info: 4: + IC(2.901 ns) + CELL(3.106 ns) = 15.259 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'LDB1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.007 ns" { select-2:B|inst22~131 LDB1 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 224 776 952 240 "LDB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.257 ns ( 34.45 % ) " "Info: Total cell delay = 5.257 ns ( 34.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.002 ns ( 65.55 % ) " "Info: Total interconnect delay = 10.002 ns ( 65.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.259 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst22~131 LDB1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.259 ns" { uIR21 {} uIR21~combout {} 24_decoder:inst11|38_decoder:inst|inst9 {} select-2:B|inst22~131 {} LDB1 {} } { 0.000ns 0.000ns 6.332ns 0.769ns 2.901ns } { 0.000ns 0.995ns 0.505ns 0.651ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-group:inst16\|MAR-8:inst\|inst uIR15 START 6.269 ns register " "Info: th for register \"register-group:inst16\|MAR-8:inst\|inst\" (data pin = \"uIR15\", clock pin = \"START\") is 6.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 15.921 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 15.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.970 ns) 3.758 ns halt:inst\|inst3 2 REG LCFF_X21_Y6_N1 1 " "Info: 2: + IC(1.804 ns) + CELL(0.970 ns) = 3.758 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 4.404 ns halt:inst\|inst5 3 COMB LCCOMB_X21_Y6_N10 1 " "Info: 3: + IC(0.440 ns) + CELL(0.206 ns) = 4.404 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.693 ns inst3 4 REG LCFF_X21_Y6_N25 10 " "Info: 4: + IC(0.319 ns) + CELL(0.970 ns) = 5.693 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 6.727 ns inst51 5 COMB LCCOMB_X21_Y6_N20 8 " "Info: 5: + IC(0.497 ns) + CELL(0.537 ns) = 6.727 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 9.061 ns MAR-8:IR\|inst6 6 REG LCFF_X16_Y6_N29 19 " "Info: 6: + IC(1.364 ns) + CELL(0.970 ns) = 9.061 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 11.201 ns register-group:inst16\|74139:inst15\|33 7 COMB LCCOMB_X21_Y6_N18 2 " "Info: 7: + IC(1.516 ns) + CELL(0.624 ns) = 11.201 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 12.162 ns register-group:inst16\|inst21 8 COMB LCCOMB_X21_Y6_N2 1 " "Info: 8: + IC(0.372 ns) + CELL(0.589 ns) = 12.162 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 14.370 ns register-group:inst16\|inst21~clkctrl 9 COMB CLKCTRL_G0 8 " "Info: 9: + IC(2.208 ns) + CELL(0.000 ns) = 14.370 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.666 ns) 15.921 ns register-group:inst16\|MAR-8:inst\|inst 10 REG LCFF_X18_Y7_N23 2 " "Info: 10: + IC(0.885 ns) + CELL(0.666 ns) = 15.921 ns; Loc. = LCFF_X18_Y7_N23; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.516 ns ( 40.93 % ) " "Info: Total cell delay = 6.516 ns ( 40.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.405 ns ( 59.07 % ) " "Info: Total interconnect delay = 9.405 ns ( 59.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.921 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.921 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.885ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.958 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR15 1 PIN PIN_110 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 2; PIN Node = 'uIR15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR15 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 96 -264 -96 112 "uIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.348 ns) + CELL(0.647 ns) 7.980 ns ALU:inst40\|74181:inst\|80 2 COMB LCCOMB_X16_Y6_N2 9 " "Info: 2: + IC(6.348 ns) + CELL(0.647 ns) = 7.980 ns; Loc. = LCCOMB_X16_Y6_N2; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { uIR15 ALU:inst40|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.460 ns) 9.958 ns register-group:inst16\|MAR-8:inst\|inst 3 REG LCFF_X18_Y7_N23 2 " "Info: 3: + IC(1.518 ns) + CELL(0.460 ns) = 9.958 ns; Loc. = LCFF_X18_Y7_N23; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.092 ns ( 21.01 % ) " "Info: Total cell delay = 2.092 ns ( 21.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.866 ns ( 78.99 % ) " "Info: Total interconnect delay = 7.866 ns ( 78.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.958 ns" { uIR15 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.958 ns" { uIR15 {} uIR15~combout {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 6.348ns 1.518ns } { 0.000ns 0.985ns 0.647ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.921 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.921 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.885ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.958 ns" { uIR15 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.958 ns" { uIR15 {} uIR15~combout {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 6.348ns 1.518ns } { 0.000ns 0.985ns 0.647ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 21:48:06 2024 " "Info: Processing ended: Tue May 21 21:48:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
