mac_phy_ten_gig_eth_mac_ch0_0_core.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v,
mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v,
mac_phy_ten_gig_eth_mac_ch0_0_block.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v,
mac_phy_ten_gig_eth_mac_ch0_0.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
