{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 27 23:11:12 2022 " "Info: Processing started: Sat Aug 27 23:11:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_g -c Project_g " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project_g -c Project_g" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pAnd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pAnd.v" { { "Info" "ISGN_ENTITY_NAME" "1 pAnd " "Info: Found entity 1: pAnd" {  } { { "pAnd.v" "" { Text "C:/altera/90/quartus/Project_g/pAnd.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pOr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pOr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pOr " "Info: Found entity 1: pOr" {  } { { "pOr.v" "" { Text "C:/altera/90/quartus/Project_g/pOr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX2x1_A.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MUX2x1_A.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1_A " "Info: Found entity 1: MUX2x1_A" {  } { { "MUX2x1_A.v" "" { Text "C:/altera/90/quartus/Project_g/MUX2x1_A.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX2x1_B.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MUX2x1_B.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1_B " "Info: Found entity 1: MUX2x1_B" {  } { { "MUX2x1_B.v" "" { Text "C:/altera/90/quartus/Project_g/MUX2x1_B.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/altera/90/quartus/Project_g/adder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX4x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MUX4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4x1 " "Info: Found entity 1: MUX4x1" {  } { { "MUX4x1.v" "" { Text "C:/altera/90/quartus/Project_g/MUX4x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "whole_system.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file whole_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 whole_system " "Info: Found entity 1: whole_system" {  } { { "whole_system.v" "" { Text "C:/altera/90/quartus/Project_g/whole_system.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block_DiagramProject.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block_DiagramProject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_DiagramProject " "Info: Found entity 1: Block_DiagramProject" {  } { { "Block_DiagramProject.bdf" "" { Schematic "C:/altera/90/quartus/Project_g/Block_DiagramProject.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block_adder " "Info: Found entity 1: block_adder" {  } { { "block_adder.bdf" "" { Schematic "C:/altera/90/quartus/Project_g/block_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_mux4x1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_mux4x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block_mux4x1 " "Info: Found entity 1: block_mux4x1" {  } { { "block_mux4x1.bdf" "" { Schematic "C:/altera/90/quartus/Project_g/block_mux4x1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block_pOr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block_pOr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_pOr " "Info: Found entity 1: Block_pOr" {  } { { "Block_pOr.bdf" "" { Schematic "C:/altera/90/quartus/Project_g/Block_pOr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block_pAnd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block_pAnd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_pAnd " "Info: Found entity 1: Block_pAnd" {  } { { "Block_pAnd.bdf" "" { Schematic "C:/altera/90/quartus/Project_g/Block_pAnd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block_MUX2x1_A.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block_MUX2x1_A.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_MUX2x1_A " "Info: Found entity 1: Block_MUX2x1_A" {  } { { "Block_MUX2x1_A.bdf" "" { Schematic "C:/altera/90/quartus/Project_g/Block_MUX2x1_A.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block_MUX2x1_B.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block_MUX2x1_B.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_MUX2x1_B " "Info: Found entity 1: Block_MUX2x1_B" {  } { { "Block_MUX2x1_B.bdf" "" { Schematic "C:/altera/90/quartus/Project_g/Block_MUX2x1_B.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 adder.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at adder.v(10): created implicit net for \"c1\"" {  } { { "adder.v" "" { Text "C:/altera/90/quartus/Project_g/adder.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 MUX4x1.v(18) " "Warning (10236): Verilog HDL Implicit Net warning at MUX4x1.v(18): created implicit net for \"w4\"" {  } { { "MUX4x1.v" "" { Text "C:/altera/90/quartus/Project_g/MUX4x1.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "whole_system.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at whole_system.v(9): instance has no name" {  } { { "whole_system.v" "" { Text "C:/altera/90/quartus/Project_g/whole_system.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "whole_system.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at whole_system.v(10): instance has no name" {  } { { "whole_system.v" "" { Text "C:/altera/90/quartus/Project_g/whole_system.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "whole_system.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at whole_system.v(12): instance has no name" {  } { { "whole_system.v" "" { Text "C:/altera/90/quartus/Project_g/whole_system.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "whole_system.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at whole_system.v(13): instance has no name" {  } { { "whole_system.v" "" { Text "C:/altera/90/quartus/Project_g/whole_system.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "whole_system.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at whole_system.v(15): instance has no name" {  } { { "whole_system.v" "" { Text "C:/altera/90/quartus/Project_g/whole_system.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "whole_system.v(17) " "Critical Warning (10846): Verilog HDL Instantiation warning at whole_system.v(17): instance has no name" {  } { { "whole_system.v" "" { Text "C:/altera/90/quartus/Project_g/whole_system.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pAnd " "Info: Elaborating entity \"pAnd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Info: Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 27 23:11:12 2022 " "Info: Processing ended: Sat Aug 27 23:11:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
