{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560955675258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560955675258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 11:47:55 2019 " "Processing started: Wed Jun 19 11:47:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560955675258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955675258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LEGv8_UNI_v0 -c LEGv8_UNI_v0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LEGv8_UNI_v0 -c LEGv8_UNI_v0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955675258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560955676477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560955676477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Registers.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955688946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955688946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955688946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955688946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955688961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Decoder7.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Decoder7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955688961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955688961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topde.v 1 1 " "Found 1 design units, including 1 entities, in source file topde.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955688961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955688961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955688977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955688977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955688977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955688977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codememory.v 1 1 " "Found 1 design units, including 1 entities, in source file codememory.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory " "Found entity 1: CodeMemory" {  } { { "CodeMemory.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/CodeMemory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955688992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955688992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/DataMemory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955688992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955688992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALUControl.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955689008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689008 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALURresult TopDE.v(315) " "Verilog HDL Implicit Net warning at TopDE.v(315): created implicit net for \"ALURresult\"" {  } { { "TopDE.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 315 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955689008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560955689086 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALURresult TopDE.v(315) " "Verilog HDL or VHDL warning at TopDE.v(315): object \"ALURresult\" assigned a value but never read" {  } { { "TopDE.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560955689086 "|TopDE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 1 TopDE.v(315) " "Verilog HDL assignment warning at TopDE.v(315): truncated value with size 63 to match size of target (1)" {  } { { "TopDE.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560955689102 "|TopDE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wRegDisp TopDE.v(325) " "Verilog HDL Always Construct warning at TopDE.v(325): variable \"wRegDisp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TopDE.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689102 "|TopDE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC TopDE.v(327) " "Verilog HDL Always Construct warning at TopDE.v(327): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TopDE.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689102 "|TopDE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "extOpcode TopDE.v(329) " "Verilog HDL Always Construct warning at TopDE.v(329): variable \"extOpcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TopDE.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689102 "|TopDE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wInstr TopDE.v(331) " "Verilog HDL Always Construct warning at TopDE.v(331): variable \"wInstr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TopDE.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689102 "|TopDE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUresult TopDE.v(333) " "Verilog HDL Always Construct warning at TopDE.v(333): variable \"ALUresult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TopDE.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689102 "|TopDE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "extOpcode TopDE.v(335) " "Verilog HDL Always Construct warning at TopDE.v(335): variable \"extOpcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TopDE.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689102 "|TopDE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wRegDisp TopDE.v(338) " "Verilog HDL Always Construct warning at TopDE.v(338): variable \"wRegDisp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TopDE.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689102 "|TopDE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:Datapath0 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:Datapath0\"" {  } { { "TopDE.v" "Datapath0" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wUBranchPC Datapath.v(73) " "Verilog HDL or VHDL warning at Datapath.v(73): object \"wUBranchPC\" assigned a value but never read" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65 64 Datapath.v(86) " "Verilog HDL assignment warning at Datapath.v(86): truncated value with size 65 to match size of target (64)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 Datapath.v(92) " "Verilog HDL assignment warning at Datapath.v(92): truncated value with size 6 to match size of target (5)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wRead2 Datapath.v(182) " "Verilog HDL Always Construct warning at Datapath.v(182): variable \"wRead2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wAddrMem Datapath.v(184) " "Verilog HDL Always Construct warning at Datapath.v(184): variable \"wAddrMem\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wPC4 Datapath.v(186) " "Verilog HDL Always Construct warning at Datapath.v(186): variable \"wPC4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Datapath.v(180) " "Verilog HDL Case Statement warning at Datapath.v(180): incomplete case statement has no default case item" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 180 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wOrigALU Datapath.v(178) " "Verilog HDL Always Construct warning at Datapath.v(178): inferring latch(es) for variable \"wOrigALU\", which holds its previous value in one or more paths through the always construct" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wALUresult Datapath.v(211) " "Verilog HDL Always Construct warning at Datapath.v(211): variable \"wALUresult\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wReadData Datapath.v(213) " "Verilog HDL Always Construct warning at Datapath.v(213): variable \"wReadData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wAddrRn Datapath.v(223) " "Verilog HDL Always Construct warning at Datapath.v(223): variable \"wAddrRn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wAddrRd Datapath.v(225) " "Verilog HDL Always Construct warning at Datapath.v(225): variable \"wAddrRd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wPC4 Datapath.v(235) " "Verilog HDL Always Construct warning at Datapath.v(235): variable \"wPC4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wOpcode Datapath.v(237) " "Verilog HDL Always Construct warning at Datapath.v(237): variable \"wOpcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wRead2 Datapath.v(238) " "Verilog HDL Always Construct warning at Datapath.v(238): variable \"wRead2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wZero Datapath.v(243) " "Verilog HDL Always Construct warning at Datapath.v(243): variable \"wZero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wBranchPC Datapath.v(243) " "Verilog HDL Always Construct warning at Datapath.v(243): variable \"wBranchPC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wPC4 Datapath.v(243) " "Verilog HDL Always Construct warning at Datapath.v(243): variable \"wPC4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955689133 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[0\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[0\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[1\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[1\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[2\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[2\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[3\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[3\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[4\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[4\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[5\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[5\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[6\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[6\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[7\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[7\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[8\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[8\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[9\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[9\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[10\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[10\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[11\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[11\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[12\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[12\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[13\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[13\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[14\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[14\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[15\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[15\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[16\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[16\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[17\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[17\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[18\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[18\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[19\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[19\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[20\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[20\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[21\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[21\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[22\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[22\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[23\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[23\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[24\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[24\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[25\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[25\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[26\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[26\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[27\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[27\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[28\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[28\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[29\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[29\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[30\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[30\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[31\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[31\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[32\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[32\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[33\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[33\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[34\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[34\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[35\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[35\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[36\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[36\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[37\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[37\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[38\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[38\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[39\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[39\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[40\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[40\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[41\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[41\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[42\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[42\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[43\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[43\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[44\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[44\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[45\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[45\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[46\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[46\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[47\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[47\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[48\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[48\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[49\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[49\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[50\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[50\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[51\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[51\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[52\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[52\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[53\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[53\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[54\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[54\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[55\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[55\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[56\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[56\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[57\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[57\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[58\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[58\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[59\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[59\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[60\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[60\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[61\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[61\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[62\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[62\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wOrigALU\[63\] Datapath.v(178) " "Inferred latch for \"wOrigALU\[63\]\" at Datapath.v(178)" {  } { { "Datapath.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689149 "|TopDE|Datapath:Datapath0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeMemory Datapath:Datapath0\|CodeMemory:memInstr " "Elaborating entity \"CodeMemory\" for hierarchy \"Datapath:Datapath0\|CodeMemory:memInstr\"" {  } { { "Datapath.v" "memInstr" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955689196 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wMemWriteMB1 CodeMemory.v(16) " "Verilog HDL or VHDL warning at CodeMemory.v(16): object \"wMemWriteMB1\" assigned a value but never read" {  } { { "CodeMemory.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/CodeMemory.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560955689196 "|TopDE|Datapath:Datapath0|CodeMemory:memInstr"}
{ "Warning" "WSGN_SEARCH_FILE" "usercodeblock.v 1 1 " "Using design file usercodeblock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "usercodeblock.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/usercodeblock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955689242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560955689242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserCodeBlock Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0 " "Elaborating entity \"UserCodeBlock\" for hierarchy \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\"" {  } { { "CodeMemory.v" "MB0" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/CodeMemory.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955689242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "usercodeblock.v" "altsyncram_component" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/usercodeblock.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955689367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "usercodeblock.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/usercodeblock.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955689399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component " "Instantiated megafunction \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../testeTipoRMIF_text.mif " "Parameter \"init_file\" = \"../../testeTipoRMIF_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UseC " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UseC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955689399 ""}  } { { "usercodeblock.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/usercodeblock.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560955689399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bm1 " "Found entity 1: altsyncram_1bm1" {  } { { "db/altsyncram_1bm1.tdf" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_1bm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955689477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bm1 Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated " "Elaborating entity \"altsyncram_1bm1\" for hierarchy \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955689477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nrh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nrh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nrh2 " "Found entity 1: altsyncram_nrh2" {  } { { "db/altsyncram_nrh2.tdf" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_nrh2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955689586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nrh2 Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|altsyncram_nrh2:altsyncram1 " "Elaborating entity \"altsyncram_nrh2\" for hierarchy \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|altsyncram_nrh2:altsyncram1\"" {  } { { "db/altsyncram_1bm1.tdf" "altsyncram1" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_1bm1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955689586 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "16380 16384 0 1 1 " "16380 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "4 16383 " "Addresses ranging from 4 to 16383 are not initialized" {  } { { "C:/Users/aluno/Downloads/testeTipoRMIF_text.mif" "" { Text "C:/Users/aluno/Downloads/testeTipoRMIF_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1560955689602 ""}  } { { "C:/Users/aluno/Downloads/testeTipoRMIF_text.mif" "" { Text "C:/Users/aluno/Downloads/testeTipoRMIF_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1560955689602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955689899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955689899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|altsyncram_nrh2:altsyncram1\|decode_5la:decode4 " "Elaborating entity \"decode_5la\" for hierarchy \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|altsyncram_nrh2:altsyncram1\|decode_5la:decode4\"" {  } { { "db/altsyncram_nrh2.tdf" "decode4" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_nrh2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955689899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955690071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955690071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|altsyncram_nrh2:altsyncram1\|decode_u0a:rden_decode_a " "Elaborating entity \"decode_u0a\" for hierarchy \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|altsyncram_nrh2:altsyncram1\|decode_u0a:rden_decode_a\"" {  } { { "db/altsyncram_nrh2.tdf" "rden_decode_a" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_nrh2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955690086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955690164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955690164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|altsyncram_nrh2:altsyncram1\|mux_2hb:mux6 " "Elaborating entity \"mux_2hb\" for hierarchy \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|altsyncram_nrh2:altsyncram1\|mux_2hb:mux6\"" {  } { { "db/altsyncram_nrh2.tdf" "mux6" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_nrh2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955690180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1bm1.tdf" "mgl_prim2" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_1bm1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955691055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1bm1.tdf" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_1bm1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955691086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955691086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955691086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955691086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1433625923 " "Parameter \"NODE_NAME\" = \"1433625923\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955691086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955691086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955691086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955691086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955691086 ""}  } { { "db/altsyncram_1bm1.tdf" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_1bm1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560955691086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955691289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955691508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Datapath:Datapath0\|CodeMemory:memInstr\|UserCodeBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_1bm1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955691711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Datapath:Datapath0\|Registers:memReg " "Elaborating entity \"Registers\" for hierarchy \"Datapath:Datapath0\|Registers:memReg\"" {  } { { "Datapath.v" "memReg" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955691789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Registers.v(35) " "Verilog HDL assignment warning at Registers.v(35): truncated value with size 64 to match size of target (32)" {  } { { "Registers.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Registers.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560955691805 "|TopDE|Datapath:Datapath0|Registers:memReg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Registers.v(38) " "Verilog HDL assignment warning at Registers.v(38): truncated value with size 64 to match size of target (32)" {  } { { "Registers.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Registers.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560955691805 "|TopDE|Datapath:Datapath0|Registers:memReg"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "registers Registers.v(32) " "Verilog HDL warning at Registers.v(32): initial value for variable registers should be constant" {  } { { "Registers.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Registers.v" 32 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1560955691805 "|TopDE|Datapath:Datapath0|Registers:memReg"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Registers.v(43) " "Verilog HDL or VHDL warning at the Registers.v(43): index expression is not wide enough to address all of the elements in the array" {  } { { "Registers.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Registers.v" 43 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1560955691805 "|TopDE|Datapath:Datapath0|Registers:memReg"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Registers.v(44) " "Verilog HDL or VHDL warning at the Registers.v(44): index expression is not wide enough to address all of the elements in the array" {  } { { "Registers.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Registers.v" 44 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1560955691805 "|TopDE|Datapath:Datapath0|Registers:memReg"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "Registers.v(46) " "Verilog HDL or VHDL warning at the Registers.v(46): index expression is not wide enough to address all of the elements in the array" {  } { { "Registers.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Registers.v" 46 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1560955691805 "|TopDE|Datapath:Datapath0|Registers:memReg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Registers.v(56) " "Verilog HDL assignment warning at Registers.v(56): truncated value with size 64 to match size of target (32)" {  } { { "Registers.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Registers.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560955691805 "|TopDE|Datapath:Datapath0|Registers:memReg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Registers.v(59) " "Verilog HDL assignment warning at Registers.v(59): truncated value with size 64 to match size of target (32)" {  } { { "Registers.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Registers.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560955691805 "|TopDE|Datapath:Datapath0|Registers:memReg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Registers.v(65) " "Verilog HDL assignment warning at Registers.v(65): truncated value with size 64 to match size of target (32)" {  } { { "Registers.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Registers.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560955691805 "|TopDE|Datapath:Datapath0|Registers:memReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl Datapath:Datapath0\|ALUControl:ALUControlunit " "Elaborating entity \"ALUControl\" for hierarchy \"Datapath:Datapath0\|ALUControl:ALUControlunit\"" {  } { { "Datapath.v" "ALUControlunit" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955691992 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iOpcode ALUControl.v(33) " "Verilog HDL Always Construct warning at ALUControl.v(33): variable \"iOpcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALUControl.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALUControl.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955691992 "|TopDE|Datapath:Datapath0|ALUControl:ALUControlunit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUControl.v(26) " "Verilog HDL Case Statement warning at ALUControl.v(26): incomplete case statement has no default case item" {  } { { "ALUControl.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALUControl.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1560955691992 "|TopDE|Datapath:Datapath0|ALUControl:ALUControlunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oControlSignal ALUControl.v(24) " "Verilog HDL Always Construct warning at ALUControl.v(24): inferring latch(es) for variable \"oControlSignal\", which holds its previous value in one or more paths through the always construct" {  } { { "ALUControl.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALUControl.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560955691992 "|TopDE|Datapath:Datapath0|ALUControl:ALUControlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oControlSignal\[0\] ALUControl.v(24) " "Inferred latch for \"oControlSignal\[0\]\" at ALUControl.v(24)" {  } { { "ALUControl.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALUControl.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955691992 "|TopDE|Datapath:Datapath0|ALUControl:ALUControlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oControlSignal\[1\] ALUControl.v(24) " "Inferred latch for \"oControlSignal\[1\]\" at ALUControl.v(24)" {  } { { "ALUControl.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALUControl.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955691992 "|TopDE|Datapath:Datapath0|ALUControl:ALUControlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oControlSignal\[2\] ALUControl.v(24) " "Inferred latch for \"oControlSignal\[2\]\" at ALUControl.v(24)" {  } { { "ALUControl.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALUControl.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955691992 "|TopDE|Datapath:Datapath0|ALUControl:ALUControlunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oControlSignal\[3\] ALUControl.v(24) " "Inferred latch for \"oControlSignal\[3\]\" at ALUControl.v(24)" {  } { { "ALUControl.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALUControl.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955691992 "|TopDE|Datapath:Datapath0|ALUControl:ALUControlunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:Datapath0\|ALU:ALUunit " "Elaborating entity \"ALU\" for hierarchy \"Datapath:Datapath0\|ALU:ALUunit\"" {  } { { "Datapath.v" "ALUunit" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp ALU.v(14) " "Verilog HDL or VHDL warning at ALU.v(14): object \"tmp\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALU.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560955692008 "|TopDE|Datapath:Datapath0|ALU:ALUunit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Out ALU.v(27) " "Verilog HDL Always Construct warning at ALU.v(27): variable \"Out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALU.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955692008 "|TopDE|Datapath:Datapath0|ALU:ALUunit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Shamt ALU.v(31) " "Verilog HDL Always Construct warning at ALU.v(31): variable \"Shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALU.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955692008 "|TopDE|Datapath:Datapath0|ALU:ALUunit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Out ALU.v(36) " "Verilog HDL Always Construct warning at ALU.v(36): variable \"Out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALU.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955692008 "|TopDE|Datapath:Datapath0|ALU:ALUunit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Shamt ALU.v(43) " "Verilog HDL Always Construct warning at ALU.v(43): variable \"Shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALU.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1560955692008 "|TopDE|Datapath:Datapath0|ALU:ALUunit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Overflow ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): inferring latch(es) for variable \"Overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALU.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1560955692008 "|TopDE|Datapath:Datapath0|ALU:ALUunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Overflow ALU.v(16) " "Inferred latch for \"Overflow\" at ALU.v(16)" {  } { { "ALU.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/ALU.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955692008 "|TopDE|Datapath:Datapath0|ALU:ALUunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Datapath:Datapath0\|DataMemory:memData " "Elaborating entity \"DataMemory\" for hierarchy \"Datapath:Datapath0\|DataMemory:memData\"" {  } { { "Datapath.v" "memData" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692039 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wMemWriteMB1 DataMemory.v(16) " "Verilog HDL or VHDL warning at DataMemory.v(16): object \"wMemWriteMB1\" assigned a value but never read" {  } { { "DataMemory.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/DataMemory.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560955692039 "|TopDE|Datapath:Datapath0|DataMemory:memData"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wMemDataMB1 DataMemory.v(17) " "Verilog HDL warning at DataMemory.v(17): object wMemDataMB1 used but never assigned" {  } { { "DataMemory.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/DataMemory.v" 17 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560955692039 "|TopDE|Datapath:Datapath0|DataMemory:memData"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wMemDataMB1 0 DataMemory.v(17) " "Net \"wMemDataMB1\" at DataMemory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "DataMemory.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/DataMemory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560955692039 "|TopDE|Datapath:Datapath0|DataMemory:memData"}
{ "Warning" "WSGN_SEARCH_FILE" "userdatablock.v 1 1 " "Using design file userdatablock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "userdatablock.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/userdatablock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955692086 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560955692086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserDataBlock Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0 " "Elaborating entity \"UserDataBlock\" for hierarchy \"Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\"" {  } { { "DataMemory.v" "MB0" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/DataMemory.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "userdatablock.v" "altsyncram_component" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/userdatablock.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\"" {  } { { "userdatablock.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/userdatablock.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component " "Instantiated megafunction \"Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UseD " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=UseD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692164 ""}  } { { "userdatablock.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/userdatablock.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560955692164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ni1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ni1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ni1 " "Found entity 1: altsyncram_0ni1" {  } { { "db/altsyncram_0ni1.tdf" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_0ni1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955692227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955692227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ni1 Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated " "Elaborating entity \"altsyncram_0ni1\" for hierarchy \"Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7e2 " "Found entity 1: altsyncram_q7e2" {  } { { "db/altsyncram_q7e2.tdf" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_q7e2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955692367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955692367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7e2 Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|altsyncram_q7e2:altsyncram1 " "Elaborating entity \"altsyncram_q7e2\" for hierarchy \"Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|altsyncram_q7e2:altsyncram1\"" {  } { { "db/altsyncram_0ni1.tdf" "altsyncram1" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_0ni1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560955692555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955692555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|altsyncram_q7e2:altsyncram1\|mux_7hb:mux6 " "Elaborating entity \"mux_7hb\" for hierarchy \"Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|altsyncram_q7e2:altsyncram1\|mux_7hb:mux6\"" {  } { { "db/altsyncram_q7e2.tdf" "mux6" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_q7e2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0ni1.tdf" "mgl_prim2" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_0ni1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_0ni1.tdf" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_0ni1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Datapath:Datapath0\|DataMemory:memData\|UserDataBlock:MB0\|altsyncram:altsyncram_component\|altsyncram_0ni1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1433625924 " "Parameter \"NODE_NAME\" = \"1433625924\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 7 " "Parameter \"SHIFT_COUNT_BITS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 64 " "Parameter \"WIDTH_WORD\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560955692617 ""}  } { { "db/altsyncram_0ni1.tdf" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/db/altsyncram_0ni1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560955692617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Datapath:Datapath0\|Control:Controlunit " "Elaborating entity \"Control\" for hierarchy \"Datapath:Datapath0\|Control:Controlunit\"" {  } { { "Datapath.v" "Controlunit" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Datapath.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692664 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Control.v(73) " "Verilog HDL Case Statement warning at Control.v(73): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Control.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Control.v" 73 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1560955692664 "|TopDE|Datapath:Datapath0|Control:Controlunit"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Control.v(87) " "Verilog HDL Case Statement warning at Control.v(87): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Control.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Control.v" 87 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1560955692664 "|TopDE|Datapath:Datapath0|Control:Controlunit"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Control.v(101) " "Verilog HDL Case Statement warning at Control.v(101): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Control.v" "" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/Control.v" 101 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1560955692664 "|TopDE|Datapath:Datapath0|Control:Controlunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7 Decoder7:Dec0 " "Elaborating entity \"Decoder7\" for hierarchy \"Decoder7:Dec0\"" {  } { { "TopDE.v" "Dec0" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692680 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "wALUresult Datapath0 " "Port \"wALUresult\" does not exist in macrofunction \"Datapath0\"" {  } { { "TopDE.v" "Datapath0" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 449 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692930 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "wCOrigPC Datapath0 " "Port \"wCOrigPC\" does not exist in macrofunction \"Datapath0\"" {  } { { "TopDE.v" "Datapath0" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 449 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692930 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "wCRegSrc Datapath0 " "Port \"wCRegSrc\" does not exist in macrofunction \"Datapath0\"" {  } { { "TopDE.v" "Datapath0" { Text "C:/Users/aluno/Downloads/LEGv8_UNI_v1/LEGv8_UNI_v0/TopDE.v" 449 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560955692930 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560955692946 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 59 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560955693664 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 19 11:48:13 2019 " "Processing ended: Wed Jun 19 11:48:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560955693664 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560955693664 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560955693664 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955693664 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 59 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 59 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560955694430 ""}
