# Verilog-assignments
This repository contains many Verilog files in which DLD concepts like adders, FSMs, ALU, mux, encoder etc. have been implemented.
