axi4_bd.v,verilog,xil_defaultlib,../../../../axi4_slave_bd_vhdl.srcs/sources_1/bd/axi4_bd/sim/axi4_bd.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
