Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 21 16:48:58 2023
| Host         : LAPTOP-T7B654NQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (58)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (58)
5. checking no_input_delay (4)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (58)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: KeyEv/key_de/key_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (58)
-------------------------------------------------
 There are 58 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.371        0.000                      0                 4276        0.034        0.000                      0                 4276        4.500        0.000                       0                  1773  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.371        0.000                      0                 4174        0.034        0.000                      0                 4174        4.500        0.000                       0                  1773  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.215        0.000                      0                  102        0.358        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_board_reg[21][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 1.911ns (24.411%)  route 5.918ns (75.589%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.566     5.087    gs1/clk_IBUF_BUFG
    SLICE_X41Y5          FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDSE (Prop_fdse_C_Q)         0.419     5.506 r  gs1/x_reg[0]/Q
                         net (fo=100, routed)         1.097     6.604    gs1/x_reg[1]_0[0]
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.296     6.900 r  gs1/next_board[67][7]_i_5/O
                         net (fo=8, routed)           0.500     7.400    gs1/next_board[67][7]_i_5_n_0
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.116     7.516 f  gs1/next_board[45][7]_i_6/O
                         net (fo=7, routed)           0.433     7.948    gs1/next_board[45][7]_i_6_n_0
    SLICE_X45Y6          LUT2 (Prop_lut2_I0_O)        0.328     8.276 f  gs1/next_board[0][7]_i_9/O
                         net (fo=17, routed)          1.294     9.570    gs1/next_board[0][7]_i_9_n_0
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.150     9.720 f  gs1/next_board[19][7]_i_5/O
                         net (fo=5, routed)           0.783    10.503    gs1/next_board[19][7]_i_5_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.328    10.831 r  gs1/next_board[21][7]_i_3/O
                         net (fo=9, routed)           0.660    11.491    gs1/next_board[21][7]_i_3_n_0
    SLICE_X31Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.615 r  gs1/next_board[21][7]_i_1/O
                         net (fo=9, routed)           0.477    12.093    gs1/next_board[21][7]_i_1_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I1_O)        0.150    12.243 r  gs1/next_board[21][5]_i_1/O
                         net (fo=1, routed)           0.673    12.916    gs1/next_board[21][5]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  gs1/next_board_reg[21][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.430    14.771    gs1/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  gs1/next_board_reg[21][5]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X31Y23         FDRE (Setup_fdre_C_R)       -0.637    14.287    gs1/next_board_reg[21][5]
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_board_reg[51][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 1.681ns (21.899%)  route 5.995ns (78.101%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.566     5.087    gs1/clk_IBUF_BUFG
    SLICE_X41Y5          FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDSE (Prop_fdse_C_Q)         0.419     5.506 r  gs1/x_reg[0]/Q
                         net (fo=100, routed)         1.097     6.604    gs1/x_reg[1]_0[0]
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.296     6.900 r  gs1/next_board[67][7]_i_5/O
                         net (fo=8, routed)           0.500     7.400    gs1/next_board[67][7]_i_5_n_0
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.116     7.516 f  gs1/next_board[45][7]_i_6/O
                         net (fo=7, routed)           0.905     8.421    gs1/next_board[45][7]_i_6_n_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.328     8.749 f  gs1/next_board[38][7]_i_5/O
                         net (fo=8, routed)           1.115     9.864    gs1/next_board[38][7]_i_5_n_0
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.988 f  gs1/next_board[48][7]_i_4/O
                         net (fo=9, routed)           0.681    10.669    gs1/next_board[48][7]_i_4_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.793 r  gs1/next_board[51][7]_i_4/O
                         net (fo=8, routed)           0.452    11.245    gs1/next_board[51][7]_i_4_n_0
    SLICE_X43Y25         LUT4 (Prop_lut4_I0_O)        0.124    11.369 r  gs1/next_board[51][7]_i_2/O
                         net (fo=9, routed)           0.479    11.848    gs1/next_board[51][7]_i_2_n_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I1_O)        0.150    11.998 r  gs1/next_board[51][7]_i_1/O
                         net (fo=2, routed)           0.766    12.764    gs1/next_board[51][7]_i_1_n_0
    SLICE_X43Y24         FDRE                                         r  gs1/next_board_reg[51][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.430    14.771    gs1/clk_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  gs1/next_board_reg[51][5]/C
                         clock pessimism              0.274    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X43Y24         FDRE (Setup_fdre_C_R)       -0.637    14.373    gs1/next_board_reg[51][5]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -12.764    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_board_reg[60][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 1.655ns (21.269%)  route 6.126ns (78.731%))
  Logic Levels:           7  (LUT2=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.566     5.087    gs1/clk_IBUF_BUFG
    SLICE_X41Y5          FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDSE (Prop_fdse_C_Q)         0.419     5.506 r  gs1/x_reg[0]/Q
                         net (fo=100, routed)         1.097     6.604    gs1/x_reg[1]_0[0]
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.296     6.900 r  gs1/next_board[67][7]_i_5/O
                         net (fo=8, routed)           0.500     7.400    gs1/next_board[67][7]_i_5_n_0
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.116     7.516 f  gs1/next_board[45][7]_i_6/O
                         net (fo=7, routed)           0.905     8.421    gs1/next_board[45][7]_i_6_n_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.328     8.749 f  gs1/next_board[38][7]_i_5/O
                         net (fo=8, routed)           1.115     9.864    gs1/next_board[38][7]_i_5_n_0
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.988 f  gs1/next_board[48][7]_i_4/O
                         net (fo=9, routed)           0.968    10.956    gs1/next_board[48][7]_i_4_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.080 r  gs1/next_board[60][7]_i_3/O
                         net (fo=9, routed)           0.488    11.567    gs1/next_board[60][7]_i_3_n_0
    SLICE_X49Y28         LUT5 (Prop_lut5_I0_O)        0.124    11.691 r  gs1/next_board[60][7]_i_1/O
                         net (fo=9, routed)           0.477    12.168    gs1/next_board[60][7]_i_1_n_0
    SLICE_X50Y28         LUT2 (Prop_lut2_I1_O)        0.124    12.292 r  gs1/next_board[60][5]_i_1/O
                         net (fo=1, routed)           0.576    12.869    gs1/next_board[60][5]_i_1_n_0
    SLICE_X50Y28         FDRE                                         r  gs1/next_board_reg[60][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.440    14.781    gs1/clk_IBUF_BUFG
    SLICE_X50Y28         FDRE                                         r  gs1/next_board_reg[60][5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X50Y28         FDRE (Setup_fdre_C_R)       -0.524    14.482    gs1/next_board_reg[60][5]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_board_reg[53][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 1.681ns (21.955%)  route 5.976ns (78.045%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.566     5.087    gs1/clk_IBUF_BUFG
    SLICE_X41Y5          FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDSE (Prop_fdse_C_Q)         0.419     5.506 r  gs1/x_reg[0]/Q
                         net (fo=100, routed)         1.097     6.604    gs1/x_reg[1]_0[0]
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.296     6.900 r  gs1/next_board[67][7]_i_5/O
                         net (fo=8, routed)           0.500     7.400    gs1/next_board[67][7]_i_5_n_0
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.116     7.516 f  gs1/next_board[45][7]_i_6/O
                         net (fo=7, routed)           0.905     8.421    gs1/next_board[45][7]_i_6_n_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.328     8.749 f  gs1/next_board[38][7]_i_5/O
                         net (fo=8, routed)           1.115     9.864    gs1/next_board[38][7]_i_5_n_0
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.988 f  gs1/next_board[48][7]_i_4/O
                         net (fo=9, routed)           0.804    10.792    gs1/next_board[48][7]_i_4_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.916 r  gs1/next_board[53][7]_i_4/O
                         net (fo=8, routed)           0.529    11.445    gs1/next_board[53][7]_i_4_n_0
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.124    11.569 r  gs1/next_board[53][7]_i_2/O
                         net (fo=9, routed)           0.479    12.048    gs1/next_board[53][7]_i_2_n_0
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.150    12.198 r  gs1/next_board[53][7]_i_1/O
                         net (fo=2, routed)           0.546    12.744    gs1/next_board[53][7]_i_1_n_0
    SLICE_X51Y22         FDRE                                         r  gs1/next_board_reg[53][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.438    14.779    gs1/clk_IBUF_BUFG
    SLICE_X51Y22         FDRE                                         r  gs1/next_board_reg[53][7]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y22         FDRE (Setup_fdre_C_R)       -0.637    14.367    gs1/next_board_reg[53][7]
  -------------------------------------------------------------------
                         required time                         14.367    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_board_reg[44][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 1.681ns (22.111%)  route 5.921ns (77.889%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.566     5.087    gs1/clk_IBUF_BUFG
    SLICE_X41Y5          FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDSE (Prop_fdse_C_Q)         0.419     5.506 r  gs1/x_reg[0]/Q
                         net (fo=100, routed)         1.097     6.604    gs1/x_reg[1]_0[0]
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.296     6.900 r  gs1/next_board[67][7]_i_5/O
                         net (fo=8, routed)           0.500     7.400    gs1/next_board[67][7]_i_5_n_0
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.116     7.516 f  gs1/next_board[45][7]_i_6/O
                         net (fo=7, routed)           0.905     8.421    gs1/next_board[45][7]_i_6_n_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.328     8.749 f  gs1/next_board[38][7]_i_5/O
                         net (fo=8, routed)           1.027     9.775    gs1/next_board[38][7]_i_5_n_0
    SLICE_X48Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.899 f  gs1/next_board[44][7]_i_5/O
                         net (fo=4, routed)           0.513    10.412    gs1/next_board[44][7]_i_5_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.536 r  gs1/next_board[44][7]_i_3/O
                         net (fo=9, routed)           0.859    11.395    gs1/next_board[44][7]_i_3_n_0
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.124    11.519 r  gs1/next_board[44][7]_i_1/O
                         net (fo=9, routed)           0.479    11.999    gs1/next_board[44][7]_i_1_n_0
    SLICE_X40Y20         LUT2 (Prop_lut2_I1_O)        0.150    12.149 r  gs1/next_board[44][5]_i_1/O
                         net (fo=1, routed)           0.541    12.690    gs1/next_board[44][5]_i_1_n_0
    SLICE_X40Y19         FDRE                                         r  gs1/next_board_reg[44][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.436    14.777    gs1/clk_IBUF_BUFG
    SLICE_X40Y19         FDRE                                         r  gs1/next_board_reg[44][5]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y19         FDRE (Setup_fdre_C_R)       -0.637    14.379    gs1/next_board_reg[44][5]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -12.690    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.745ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_board_reg[87][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 1.919ns (25.434%)  route 5.626ns (74.566%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.566     5.087    gs1/clk_IBUF_BUFG
    SLICE_X41Y5          FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDSE (Prop_fdse_C_Q)         0.419     5.506 r  gs1/x_reg[0]/Q
                         net (fo=100, routed)         1.097     6.604    gs1/x_reg[1]_0[0]
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.296     6.900 r  gs1/next_board[67][7]_i_5/O
                         net (fo=8, routed)           0.500     7.400    gs1/next_board[67][7]_i_5_n_0
    SLICE_X46Y6          LUT5 (Prop_lut5_I0_O)        0.124     7.524 f  gs1/next_board[32][7]_i_6/O
                         net (fo=21, routed)          0.856     8.379    gs1/next_board[32][7]_i_6_n_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.150     8.529 f  gs1/next_board[64][7]_i_5/O
                         net (fo=6, routed)           0.632     9.161    gs1/next_board[64][7]_i_5_n_0
    SLICE_X48Y6          LUT2 (Prop_lut2_I1_O)        0.321     9.482 f  gs1/next_board[80][7]_i_4/O
                         net (fo=10, routed)          0.910    10.392    gs1/next_board[80][7]_i_4_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I5_O)        0.332    10.724 r  gs1/next_board[87][6]_i_3/O
                         net (fo=9, routed)           0.582    11.305    gs1/next_board[87][6]_i_3_n_0
    SLICE_X37Y10         LUT4 (Prop_lut4_I0_O)        0.124    11.429 r  gs1/next_board[87][6]_i_1/O
                         net (fo=8, routed)           0.466    11.895    gs1/next_board[87][6]_i_1_n_0
    SLICE_X37Y10         LUT2 (Prop_lut2_I1_O)        0.153    12.048 r  gs1/next_board[87][5]_i_1/O
                         net (fo=1, routed)           0.584    12.632    gs1/next_board[87][5]_i_1_n_0
    SLICE_X36Y9          FDRE                                         r  gs1/next_board_reg[87][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.443    14.784    gs1/clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  gs1/next_board_reg[87][5]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X36Y9          FDRE (Setup_fdre_C_R)       -0.632    14.377    gs1/next_board_reg[87][5]
  -------------------------------------------------------------------
                         required time                         14.377    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_board_reg[57][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 1.655ns (21.677%)  route 5.980ns (78.323%))
  Logic Levels:           7  (LUT2=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.566     5.087    gs1/clk_IBUF_BUFG
    SLICE_X41Y5          FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDSE (Prop_fdse_C_Q)         0.419     5.506 r  gs1/x_reg[0]/Q
                         net (fo=100, routed)         1.097     6.604    gs1/x_reg[1]_0[0]
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.296     6.900 r  gs1/next_board[67][7]_i_5/O
                         net (fo=8, routed)           0.500     7.400    gs1/next_board[67][7]_i_5_n_0
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.116     7.516 f  gs1/next_board[45][7]_i_6/O
                         net (fo=7, routed)           0.905     8.421    gs1/next_board[45][7]_i_6_n_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.328     8.749 f  gs1/next_board[38][7]_i_5/O
                         net (fo=8, routed)           1.115     9.864    gs1/next_board[38][7]_i_5_n_0
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.988 f  gs1/next_board[48][7]_i_4/O
                         net (fo=9, routed)           1.027    11.015    gs1/next_board[48][7]_i_4_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.139 r  gs1/next_board[57][7]_i_3/O
                         net (fo=9, routed)           0.196    11.335    gs1/next_board[57][7]_i_3_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I0_O)        0.124    11.459 r  gs1/next_board[57][7]_i_1/O
                         net (fo=9, routed)           0.506    11.966    gs1/next_board[57][7]_i_1_n_0
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.124    12.090 r  gs1/next_board[57][5]_i_1/O
                         net (fo=1, routed)           0.632    12.722    gs1/next_board[57][5]_i_1_n_0
    SLICE_X56Y27         FDRE                                         r  gs1/next_board_reg[57][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.439    14.780    gs1/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  gs1/next_board_reg[57][5]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y27         FDRE (Setup_fdre_C_R)       -0.524    14.481    gs1/next_board_reg[57][5]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_board_reg[53][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.517ns  (logic 1.681ns (22.363%)  route 5.836ns (77.637%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.566     5.087    gs1/clk_IBUF_BUFG
    SLICE_X41Y5          FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDSE (Prop_fdse_C_Q)         0.419     5.506 r  gs1/x_reg[0]/Q
                         net (fo=100, routed)         1.097     6.604    gs1/x_reg[1]_0[0]
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.296     6.900 r  gs1/next_board[67][7]_i_5/O
                         net (fo=8, routed)           0.500     7.400    gs1/next_board[67][7]_i_5_n_0
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.116     7.516 f  gs1/next_board[45][7]_i_6/O
                         net (fo=7, routed)           0.905     8.421    gs1/next_board[45][7]_i_6_n_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.328     8.749 f  gs1/next_board[38][7]_i_5/O
                         net (fo=8, routed)           1.115     9.864    gs1/next_board[38][7]_i_5_n_0
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.988 f  gs1/next_board[48][7]_i_4/O
                         net (fo=9, routed)           0.804    10.792    gs1/next_board[48][7]_i_4_n_0
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.916 r  gs1/next_board[53][7]_i_4/O
                         net (fo=8, routed)           0.529    11.445    gs1/next_board[53][7]_i_4_n_0
    SLICE_X51Y23         LUT4 (Prop_lut4_I0_O)        0.124    11.569 r  gs1/next_board[53][7]_i_2/O
                         net (fo=9, routed)           0.479    12.048    gs1/next_board[53][7]_i_2_n_0
    SLICE_X51Y23         LUT2 (Prop_lut2_I1_O)        0.150    12.198 r  gs1/next_board[53][7]_i_1/O
                         net (fo=2, routed)           0.407    12.604    gs1/next_board[53][7]_i_1_n_0
    SLICE_X51Y23         FDRE                                         r  gs1/next_board_reg[53][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.437    14.778    gs1/clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  gs1/next_board_reg[53][5]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X51Y23         FDRE (Setup_fdre_C_R)       -0.637    14.366    gs1/next_board_reg[53][5]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_board_reg[54][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 1.648ns (21.963%)  route 5.856ns (78.037%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.566     5.087    gs1/clk_IBUF_BUFG
    SLICE_X41Y5          FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDSE (Prop_fdse_C_Q)         0.419     5.506 r  gs1/x_reg[0]/Q
                         net (fo=100, routed)         1.097     6.604    gs1/x_reg[1]_0[0]
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.296     6.900 r  gs1/next_board[67][7]_i_5/O
                         net (fo=8, routed)           0.500     7.400    gs1/next_board[67][7]_i_5_n_0
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.116     7.516 f  gs1/next_board[45][7]_i_6/O
                         net (fo=7, routed)           0.905     8.421    gs1/next_board[45][7]_i_6_n_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.328     8.749 f  gs1/next_board[38][7]_i_5/O
                         net (fo=8, routed)           1.115     9.864    gs1/next_board[38][7]_i_5_n_0
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.988 f  gs1/next_board[48][7]_i_4/O
                         net (fo=9, routed)           0.655    10.643    gs1/next_board[48][7]_i_4_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.767 r  gs1/next_board[54][7]_i_4/O
                         net (fo=8, routed)           0.682    11.448    gs1/next_board[54][7]_i_4_n_0
    SLICE_X47Y23         LUT4 (Prop_lut4_I0_O)        0.124    11.572 r  gs1/next_board[54][7]_i_2/O
                         net (fo=9, routed)           0.285    11.857    gs1/next_board[54][7]_i_2_n_0
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.117    11.974 r  gs1/next_board[54][7]_i_1/O
                         net (fo=2, routed)           0.617    12.591    gs1/next_board[54][7]_i_1_n_0
    SLICE_X47Y23         FDRE                                         r  gs1/next_board_reg[54][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.433    14.774    gs1/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  gs1/next_board_reg[54][5]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y23         FDRE (Setup_fdre_C_R)       -0.637    14.362    gs1/next_board_reg[54][5]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 gs1/x_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/next_board_reg[54][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 1.648ns (21.963%)  route 5.856ns (78.037%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.566     5.087    gs1/clk_IBUF_BUFG
    SLICE_X41Y5          FDSE                                         r  gs1/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDSE (Prop_fdse_C_Q)         0.419     5.506 r  gs1/x_reg[0]/Q
                         net (fo=100, routed)         1.097     6.604    gs1/x_reg[1]_0[0]
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.296     6.900 r  gs1/next_board[67][7]_i_5/O
                         net (fo=8, routed)           0.500     7.400    gs1/next_board[67][7]_i_5_n_0
    SLICE_X46Y6          LUT5 (Prop_lut5_I4_O)        0.116     7.516 f  gs1/next_board[45][7]_i_6/O
                         net (fo=7, routed)           0.905     8.421    gs1/next_board[45][7]_i_6_n_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.328     8.749 f  gs1/next_board[38][7]_i_5/O
                         net (fo=8, routed)           1.115     9.864    gs1/next_board[38][7]_i_5_n_0
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.988 f  gs1/next_board[48][7]_i_4/O
                         net (fo=9, routed)           0.655    10.643    gs1/next_board[48][7]_i_4_n_0
    SLICE_X46Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.767 r  gs1/next_board[54][7]_i_4/O
                         net (fo=8, routed)           0.682    11.448    gs1/next_board[54][7]_i_4_n_0
    SLICE_X47Y23         LUT4 (Prop_lut4_I0_O)        0.124    11.572 r  gs1/next_board[54][7]_i_2/O
                         net (fo=9, routed)           0.285    11.857    gs1/next_board[54][7]_i_2_n_0
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.117    11.974 r  gs1/next_board[54][7]_i_1/O
                         net (fo=2, routed)           0.617    12.591    gs1/next_board[54][7]_i_1_n_0
    SLICE_X47Y23         FDRE                                         r  gs1/next_board_reg[54][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.433    14.774    gs1/clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  gs1/next_board_reg[54][7]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X47Y23         FDRE (Setup_fdre_C_R)       -0.637    14.362    gs1/next_board_reg[54][7]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  1.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 KeyEv/key_de/inst/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/is_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.557%)  route 0.205ns (52.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.562     1.445    KeyEv/key_de/inst/inst/clk
    SLICE_X35Y5          FDPE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.205     1.791    KeyEv/key_de/inst/inst/Ps2Interface_i/Q[0]
    SLICE_X36Y3          LUT5 (Prop_lut5_I3_O)        0.045     1.836 r  KeyEv/key_de/inst/inst/Ps2Interface_i/is_extend_i_1/O
                         net (fo=1, routed)           0.000     1.836    KeyEv/key_de/inst/inst/Ps2Interface_i_n_2
    SLICE_X36Y3          FDCE                                         r  KeyEv/key_de/inst/inst/is_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.832     1.959    KeyEv/key_de/inst/inst/clk
    SLICE_X36Y3          FDCE                                         r  KeyEv/key_de/inst/inst/is_extend_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y3          FDCE (Hold_fdce_C_D)         0.092     1.802    KeyEv/key_de/inst/inst/is_extend_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 KeyEv/key_de/inst/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/key_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.223%)  route 0.244ns (56.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.562     1.445    KeyEv/key_de/inst/inst/clk
    SLICE_X35Y3          FDCE                                         r  KeyEv/key_de/inst/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  KeyEv/key_de/inst/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.244     1.830    KeyEv/key_de/key_in[7]
    SLICE_X37Y2          LUT2 (Prop_lut2_I1_O)        0.045     1.875 r  KeyEv/key_de/key[7]_i_1/O
                         net (fo=1, routed)           0.000     1.875    KeyEv/key_de/next_key0_in[7]
    SLICE_X37Y2          FDCE                                         r  KeyEv/key_de/key_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.833     1.960    KeyEv/key_de/clk_IBUF_BUFG
    SLICE_X37Y2          FDCE                                         r  KeyEv/key_de/key_reg[7]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X37Y2          FDCE (Hold_fdce_C_D)         0.092     1.803    KeyEv/key_de/key_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 OP_R2/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/board_reg[85][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.445%)  route 0.168ns (50.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.559     1.442    OP_R2/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  OP_R2/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  OP_R2/signal_single_pulse_reg/Q
                         net (fo=810, routed)         0.168     1.774    gs1/SR[0]
    SLICE_X37Y8          FDRE                                         r  gs1/board_reg[85][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.831     1.958    gs1/clk_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  gs1/board_reg[85][0]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y8          FDRE (Hold_fdre_C_R)        -0.018     1.691    gs1/board_reg[85][0]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 OP_R2/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/board_reg[85][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.445%)  route 0.168ns (50.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.559     1.442    OP_R2/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  OP_R2/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  OP_R2/signal_single_pulse_reg/Q
                         net (fo=810, routed)         0.168     1.774    gs1/SR[0]
    SLICE_X37Y8          FDRE                                         r  gs1/board_reg[85][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.831     1.958    gs1/clk_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  gs1/board_reg[85][1]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y8          FDRE (Hold_fdre_C_R)        -0.018     1.691    gs1/board_reg[85][1]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 OP_R2/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/board_reg[85][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.445%)  route 0.168ns (50.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.559     1.442    OP_R2/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  OP_R2/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  OP_R2/signal_single_pulse_reg/Q
                         net (fo=810, routed)         0.168     1.774    gs1/SR[0]
    SLICE_X37Y8          FDRE                                         r  gs1/board_reg[85][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.831     1.958    gs1/clk_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  gs1/board_reg[85][5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y8          FDRE (Hold_fdre_C_R)        -0.018     1.691    gs1/board_reg[85][5]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 OP_R2/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/board_reg[87][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.445%)  route 0.168ns (50.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.559     1.442    OP_R2/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  OP_R2/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  OP_R2/signal_single_pulse_reg/Q
                         net (fo=810, routed)         0.168     1.774    gs1/SR[0]
    SLICE_X37Y8          FDRE                                         r  gs1/board_reg[87][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.831     1.958    gs1/clk_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  gs1/board_reg[87][3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y8          FDRE (Hold_fdre_C_R)        -0.018     1.691    gs1/board_reg[87][3]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 OP_R2/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/board_reg[87][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.445%)  route 0.168ns (50.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.559     1.442    OP_R2/clk_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r  OP_R2/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  OP_R2/signal_single_pulse_reg/Q
                         net (fo=810, routed)         0.168     1.774    gs1/SR[0]
    SLICE_X37Y8          FDRE                                         r  gs1/board_reg[87][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.831     1.958    gs1/clk_IBUF_BUFG
    SLICE_X37Y8          FDRE                                         r  gs1/board_reg[87][6]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y8          FDRE (Hold_fdre_C_R)        -0.018     1.691    gs1/board_reg[87][6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 gs1/next_board_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/board_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.772%)  route 0.240ns (65.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.554     1.437    gs1/clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  gs1/next_board_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  gs1/next_board_reg[3][7]/Q
                         net (fo=1, routed)           0.240     1.805    gs1/next_board_reg[3]_8[7]
    SLICE_X35Y29         FDRE                                         r  gs1/board_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.820     1.947    gs1/clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  gs1/board_reg[3][7]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.017     1.715    gs1/board_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 gs1/next_board_reg[96][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/board_reg[96][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.564     1.447    gs1/clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  gs1/next_board_reg[96][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gs1/next_board_reg[96][4]/Q
                         net (fo=1, routed)           0.052     1.640    gs1/next_board_reg[96]_194[4]
    SLICE_X42Y1          FDRE                                         r  gs1/board_reg[96][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.834     1.961    gs1/clk_IBUF_BUFG
    SLICE_X42Y1          FDRE                                         r  gs1/board_reg[96][4]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X42Y1          FDRE (Hold_fdre_C_D)         0.076     1.536    gs1/board_reg[96][4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 gs1/next_board_reg[56][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gs1/board_reg[56][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.553     1.436    gs1/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  gs1/next_board_reg[56][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  gs1/next_board_reg[56][6]/Q
                         net (fo=1, routed)           0.052     1.629    gs1/next_board_reg[56]_114[6]
    SLICE_X50Y25         FDRE                                         r  gs1/board_reg[56][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.821     1.948    gs1/clk_IBUF_BUFG
    SLICE_X50Y25         FDRE                                         r  gs1/board_reg[56][6]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X50Y25         FDRE (Hold_fdre_C_D)         0.076     1.525    gs1/board_reg[56][6]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y3    DB_R/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y0    DB_R/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y0    DB_R/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y0    DB_R/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y12   DB_R2/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y12   DB_R2/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y12   DB_R2/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y12   DB_R2/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33   gs1/board_reg[12][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y3    DB_R/DFF_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y4    gs1/board_reg[76][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y4    gs1/board_reg[76][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y4    gs1/board_reg[76][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y4    gs1/board_reg[76][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y3    KeyEv/key_de/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y3    KeyEv/key_de/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y3    KeyEv/key_de/been_extend_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y3    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   gs1/board_reg[16][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y0    DB_R/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y0    DB_R/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y0    DB_R/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   gs1/board_reg[12][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   gs1/board_reg[12][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   gs1/board_reg[12][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   gs1/board_reg[12][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   gs1/board_reg[13][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y32   gs1/board_reg[13][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y33   gs1/board_reg[13][6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.419ns (13.705%)  route 2.638ns (86.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.419     5.507 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.638     8.146    KeyEv/key_de/inst/inst/rst
    SLICE_X35Y5          FDCE                                         f  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.444    14.785    KeyEv/key_de/inst/inst/clk
    SLICE_X35Y5          FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y5          FDCE (Recov_fdce_C_CLR)     -0.577    14.361    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.419ns (13.705%)  route 2.638ns (86.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.419     5.507 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.638     8.146    KeyEv/key_de/inst/inst/rst
    SLICE_X35Y5          FDCE                                         f  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.444    14.785    KeyEv/key_de/inst/inst/clk
    SLICE_X35Y5          FDCE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y5          FDCE (Recov_fdce_C_CLR)     -0.577    14.361    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.361    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.419ns (13.705%)  route 2.638ns (86.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.419     5.507 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.638     8.146    KeyEv/key_de/inst/inst/rst
    SLICE_X35Y5          FDPE                                         f  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.444    14.785    KeyEv/key_de/inst/inst/clk
    SLICE_X35Y5          FDPE                                         r  KeyEv/key_de/inst/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X35Y5          FDPE (Recov_fdpe_C_PRE)     -0.531    14.407    KeyEv/key_de/inst/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.146    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/tx_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.419ns (14.390%)  route 2.493ns (85.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.419     5.507 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.493     8.000    KeyEv/key_de/inst/inst/rst
    SLICE_X32Y4          FDCE                                         f  KeyEv/key_de/inst/inst/tx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.445    14.786    KeyEv/key_de/inst/inst/clk
    SLICE_X32Y4          FDCE                                         r  KeyEv/key_de/inst/inst/tx_data_reg[1]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y4          FDCE (Recov_fdce_C_CLR)     -0.577    14.362    KeyEv/key_de/inst/inst/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/tx_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.419ns (14.390%)  route 2.493ns (85.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.419     5.507 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.493     8.000    KeyEv/key_de/inst/inst/rst
    SLICE_X32Y4          FDCE                                         f  KeyEv/key_de/inst/inst/tx_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.445    14.786    KeyEv/key_de/inst/inst/clk
    SLICE_X32Y4          FDCE                                         r  KeyEv/key_de/inst/inst/tx_data_reg[7]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X32Y4          FDCE (Recov_fdce_C_CLR)     -0.577    14.362    KeyEv/key_de/inst/inst/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.419ns (14.411%)  route 2.488ns (85.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.419     5.507 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.488     7.996    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y4          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.445    14.786    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X33Y4          FDCE (Recov_fdce_C_CLR)     -0.577    14.362    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.419ns (14.411%)  route 2.488ns (85.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.419     5.507 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.488     7.996    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y4          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.445    14.786    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X33Y4          FDCE (Recov_fdce_C_CLR)     -0.577    14.362    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.419ns (14.411%)  route 2.488ns (85.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.419     5.507 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.488     7.996    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y4          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.445    14.786    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X33Y4          FDCE (Recov_fdce_C_CLR)     -0.577    14.362    KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.419ns (14.411%)  route 2.488ns (85.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.419     5.507 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.488     7.996    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X33Y4          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.445    14.786    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X33Y4          FDCE (Recov_fdce_C_CLR)     -0.577    14.362    KeyEv/key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg
  -------------------------------------------------------------------
                         required time                         14.362    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.948ns  (logic 0.419ns (14.212%)  route 2.529ns (85.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.567     5.088    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.419     5.507 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         2.529     8.036    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y4          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        1.445    14.786    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y4          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X30Y4          FDCE (Recov_fdce_C_CLR)     -0.533    14.406    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  6.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.535%)  route 0.373ns (74.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.128     1.575 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.373     1.948    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X34Y0          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y0          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X34Y0          FDCE (Remov_fdce_C_CLR)     -0.120     1.590    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.535%)  route 0.373ns (74.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.128     1.575 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.373     1.948    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X34Y0          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y0          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X34Y0          FDCE (Remov_fdce_C_CLR)     -0.120     1.590    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.535%)  route 0.373ns (74.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.128     1.575 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.373     1.948    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X34Y0          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y0          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X34Y0          FDCE (Remov_fdce_C_CLR)     -0.120     1.590    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.535%)  route 0.373ns (74.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.128     1.575 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.373     1.948    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X35Y0          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y0          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y0          FDCE (Remov_fdce_C_CLR)     -0.145     1.565    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.535%)  route 0.373ns (74.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.128     1.575 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.373     1.948    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X35Y0          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y0          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y0          FDCE (Remov_fdce_C_CLR)     -0.145     1.565    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.535%)  route 0.373ns (74.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.128     1.575 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.373     1.948    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X35Y0          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y0          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y0          FDCE (Remov_fdce_C_CLR)     -0.145     1.565    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.535%)  route 0.373ns (74.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.128     1.575 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.373     1.948    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X35Y0          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y0          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y0          FDCE (Remov_fdce_C_CLR)     -0.145     1.565    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.128ns (25.535%)  route 0.373ns (74.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.128     1.575 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.373     1.948    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X35Y0          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y0          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y0          FDCE (Remov_fdce_C_CLR)     -0.145     1.565    KeyEv/key_de/inst/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.128ns (22.507%)  route 0.441ns (77.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.128     1.575 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.441     2.016    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X34Y2          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y2          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X34Y2          FDCE (Remov_fdce_C_CLR)     -0.120     1.590    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 OP_R/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.128ns (22.507%)  route 0.441ns (77.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.564     1.447    OP_R/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  OP_R/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.128     1.575 f  OP_R/signal_single_pulse_reg/Q
                         net (fo=106, routed)         0.441     2.016    KeyEv/key_de/inst/inst/Ps2Interface_i/rst
    SLICE_X35Y2          FDCE                                         f  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1772, routed)        0.832     1.959    KeyEv/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y2          FDCE                                         r  KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y2          FDCE (Remov_fdce_C_CLR)     -0.145     1.565    KeyEv/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.451    





