#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug  2 15:09:46 2018
# Process ID: 21211
# Current directory: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/project.runs/synth_1
# Command line: vivado -log operator_int_div5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source operator_int_div5.tcl
# Log file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/project.runs/synth_1/operator_int_div5.vds
# Journal file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source operator_int_div5.tcl -notrace
Command: synth_design -top operator_int_div5 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21229 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.355 ; gain = 80.895 ; free physical = 889 ; free virtual = 9474
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'operator_int_div5' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5.vhd:58]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5.vhd:61]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5.vhd:102]
INFO: [Synth 8-3491] module 'lut_div5_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:12' bound to instance 'grp_lut_div5_chunk_fu_68' of component 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5.vhd:119]
INFO: [Synth 8-638] synthesizing module 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:22]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'operator_int_div5bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5bkb.vhd:13' bound to instance 'operator_int_div5bkb_U1' of component 'operator_int_div5bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:181]
INFO: [Synth 8-638] synthesizing module 'operator_int_div5bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5bkb.vhd:152]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_int_div5bkb' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5bkb.vhd:152]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'operator_int_div5bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5bkb.vhd:13' bound to instance 'operator_int_div5bkb_U2' of component 'operator_int_div5bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:319]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'operator_int_div5bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5bkb.vhd:13' bound to instance 'operator_int_div5bkb_U3' of component 'operator_int_div5bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:457]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'operator_int_div5bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5bkb.vhd:13' bound to instance 'operator_int_div5bkb_U4' of component 'operator_int_div5bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:595]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'operator_int_div5bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5bkb.vhd:13' bound to instance 'operator_int_div5bkb_U5' of component 'operator_int_div5bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:733]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 1 - type: integer 
	Parameter din17_WIDTH bound to: 1 - type: integer 
	Parameter din18_WIDTH bound to: 1 - type: integer 
	Parameter din19_WIDTH bound to: 1 - type: integer 
	Parameter din20_WIDTH bound to: 1 - type: integer 
	Parameter din21_WIDTH bound to: 1 - type: integer 
	Parameter din22_WIDTH bound to: 1 - type: integer 
	Parameter din23_WIDTH bound to: 1 - type: integer 
	Parameter din24_WIDTH bound to: 1 - type: integer 
	Parameter din25_WIDTH bound to: 1 - type: integer 
	Parameter din26_WIDTH bound to: 1 - type: integer 
	Parameter din27_WIDTH bound to: 1 - type: integer 
	Parameter din28_WIDTH bound to: 1 - type: integer 
	Parameter din29_WIDTH bound to: 1 - type: integer 
	Parameter din30_WIDTH bound to: 1 - type: integer 
	Parameter din31_WIDTH bound to: 1 - type: integer 
	Parameter din32_WIDTH bound to: 1 - type: integer 
	Parameter din33_WIDTH bound to: 1 - type: integer 
	Parameter din34_WIDTH bound to: 1 - type: integer 
	Parameter din35_WIDTH bound to: 1 - type: integer 
	Parameter din36_WIDTH bound to: 1 - type: integer 
	Parameter din37_WIDTH bound to: 1 - type: integer 
	Parameter din38_WIDTH bound to: 1 - type: integer 
	Parameter din39_WIDTH bound to: 1 - type: integer 
	Parameter din40_WIDTH bound to: 1 - type: integer 
	Parameter din41_WIDTH bound to: 1 - type: integer 
	Parameter din42_WIDTH bound to: 1 - type: integer 
	Parameter din43_WIDTH bound to: 1 - type: integer 
	Parameter din44_WIDTH bound to: 1 - type: integer 
	Parameter din45_WIDTH bound to: 1 - type: integer 
	Parameter din46_WIDTH bound to: 1 - type: integer 
	Parameter din47_WIDTH bound to: 1 - type: integer 
	Parameter din48_WIDTH bound to: 1 - type: integer 
	Parameter din49_WIDTH bound to: 1 - type: integer 
	Parameter din50_WIDTH bound to: 1 - type: integer 
	Parameter din51_WIDTH bound to: 1 - type: integer 
	Parameter din52_WIDTH bound to: 1 - type: integer 
	Parameter din53_WIDTH bound to: 1 - type: integer 
	Parameter din54_WIDTH bound to: 1 - type: integer 
	Parameter din55_WIDTH bound to: 1 - type: integer 
	Parameter din56_WIDTH bound to: 1 - type: integer 
	Parameter din57_WIDTH bound to: 1 - type: integer 
	Parameter din58_WIDTH bound to: 1 - type: integer 
	Parameter din59_WIDTH bound to: 1 - type: integer 
	Parameter din60_WIDTH bound to: 1 - type: integer 
	Parameter din61_WIDTH bound to: 1 - type: integer 
	Parameter din62_WIDTH bound to: 1 - type: integer 
	Parameter din63_WIDTH bound to: 1 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'operator_int_div5bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5bkb.vhd:13' bound to instance 'operator_int_div5bkb_U6' of component 'operator_int_div5bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:871]
INFO: [Synth 8-256] done synthesizing module 'lut_div5_chunk' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:22]
INFO: [Synth 8-3491] module 'lut_div5_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:12' bound to instance 'grp_lut_div5_chunk_fu_75' of component 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5.vhd:127]
INFO: [Synth 8-3491] module 'lut_div5_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:12' bound to instance 'grp_lut_div5_chunk_fu_81' of component 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5.vhd:135]
INFO: [Synth 8-3491] module 'lut_div5_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:12' bound to instance 'grp_lut_div5_chunk_fu_87' of component 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5.vhd:143]
INFO: [Synth 8-3491] module 'lut_div5_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:12' bound to instance 'grp_lut_div5_chunk_fu_93' of component 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5.vhd:151]
INFO: [Synth 8-3491] module 'lut_div5_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/lut_div5_chunk.vhd:12' bound to instance 'call_ret4_9_i_i_lut_div5_chunk_fu_99' of component 'lut_div5_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'operator_int_div5' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1311.980 ; gain = 126.520 ; free physical = 899 ; free virtual = 9485
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1311.980 ; gain = 126.520 ; free physical = 899 ; free virtual = 9485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1311.980 ; gain = 126.520 ; free physical = 899 ; free virtual = 9485
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/operator_int_div5.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1661.465 ; gain = 0.000 ; free physical = 662 ; free virtual = 9270
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 742 ; free virtual = 9350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 742 ; free virtual = 9350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 742 ; free virtual = 9351
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 733 ; free virtual = 9342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2268  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module operator_int_div5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
Module operator_int_div5bkb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 63    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 706 ; free virtual = 9319
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 568 ; free virtual = 9188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 564 ; free virtual = 9184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 564 ; free virtual = 9184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 561 ; free virtual = 9181
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 561 ; free virtual = 9181
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 561 ; free virtual = 9181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 561 ; free virtual = 9181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 561 ; free virtual = 9181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 561 ; free virtual = 9181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     6|
|2     |LUT3 |    14|
|3     |LUT4 |     3|
|4     |LUT5 |     6|
|5     |LUT6 |    26|
|6     |FDRE |    37|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    92|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1661.465 ; gain = 476.004 ; free physical = 561 ; free virtual = 9181
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1661.465 ; gain = 126.520 ; free physical = 615 ; free virtual = 9235
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 1661.473 ; gain = 476.004 ; free physical = 615 ; free virtual = 9235
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1661.473 ; gain = 476.117 ; free physical = 620 ; free virtual = 9240
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div5/impl/vhdl/project.runs/synth_1/operator_int_div5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file operator_int_div5_utilization_synth.rpt -pb operator_int_div5_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1685.477 ; gain = 0.000 ; free physical = 621 ; free virtual = 9241
INFO: [Common 17-206] Exiting Vivado at Thu Aug  2 15:10:33 2018...
