// Seed: 3648702309
module module_0;
  type_0 id_1 (
      .id_0 (id_2),
      .id_1 (""),
      .id_2 (id_3),
      .id_3 (id_2),
      .id_4 (id_2),
      .id_5 (id_3),
      .id_6 (1),
      .id_7 (1),
      .id_8 (1),
      .id_9 (1),
      .id_10((1) + id_3),
      .id_11(id_2),
      .id_12(id_2 - 1'b0),
      .id_13(),
      .id_14(id_2 | id_2),
      .id_15(id_3)
  );
  assign id_3 = id_2;
  id_4(
      1
  );
  assign id_4 = 1;
endmodule
`timescale 1ps / 1ps
module module_1 #(
    parameter id_3 = 32'd37
) (
    output logic id_1,
    input logic _id_3,
    input id_4,
    input logic id_5
    , id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    output id_10,
    input id_11
    , id_12,
    input id_13,
    input logic id_14,
    output logic id_15
    , id_16, id_17,
    input logic id_18
);
  logic id_19 = 1'h0 == id_3, id_20, id_21;
  initial id_6[id_3 : 1] = id_9 ? id_7 : id_1;
  logic id_22;
endmodule
