#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri May 16 19:08:46 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v(line number: 1)] Analyzing module baud_rate_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 1)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v(line number: 1)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v successfully.
I: Module "uart" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.594s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 1)] Elaborating module uart
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 14)] Elaborating instance baud_rate_gen_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v(line number: 1)] Elaborating module baud_rate_gen
I: Module instance {uart/baud_rate_gen_inst} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
    BAUD_RATE = 32'b00000000000000000010010110000000
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 19)] Elaborating instance uart_rx_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v(line number: 1)] Elaborating module uart_rx
I: Module instance {uart/uart_rx_inst} parameter value:
    BAUD_CNT_MAX = 32'b00000000000000000001010001011000
W: Verilog-2024: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 1)] Give an initial value for the no drive output pin tx in graph of sdm module uart
Executing : rtl-elaborate successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.028s wall, 0.016s user + 0.016s system = 0.031s CPU (112.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 5
Input nets: N84 bps_clk rx 
S0(000)-->S1(001): xx0
S1(001)-->S2(010): x10
S2(010)-->S3(011): 1xx
S3(011)-->S4(100): x1x
S4(100)-->S0(000): xxx
S1(001)-->S0(000): x11

Executing : FSM inference successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri May 16 19:08:49 2025
Action compile: Peak memory pool usage is 132 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/IO.fdc(line number: 19)] | Port rx has been placed at location L25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/IO.fdc(line number: 24)] | Port rstn has been placed at location G25, whose type is share pin.
W: ConstraintEditor-4019: Port Bus 'led' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  uart_rx_inst/state[2] uart_rx_inst/state[1] uart_rx_inst/state[0]
I: to  uart_rx_inst/state_reg[4] uart_rx_inst/state_reg[3] uart_rx_inst/state_reg[2] uart_rx_inst/state_reg[1] uart_rx_inst/state_reg[0]
I: 000 => 00001
I: 001 => 00010
I: 010 => 00100
I: 011 => 01000
I: 100 => 10000
I: Constant propagation done on uart_rx_inst/N42 (bmsWIDEINV).
I: Constant propagation done on uart_rx_inst/N125 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.040s wall, 0.000s user + 0.016s system = 0.016s CPU (39.1%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst baud_rate_gen_inst/cnt[15:0] at 12 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.028s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.031s wall, 0.016s user + 0.000s system = 0.016s CPU (50.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'baud_rate_gen_inst/cnt[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'baud_rate_gen_inst/cnt[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'baud_rate_gen_inst/cnt[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'baud_rate_gen_inst/cnt[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.065s wall, 0.062s user + 0.000s system = 0.062s CPU (96.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    14 uses
GTP_DFF_CE                   24 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      2 uses
GTP_LUT4                      2 uses
GTP_LUT6                      4 uses
GTP_LUT6CARRY                11 uses
GTP_LUT6D                     5 uses

I/O ports: 12
GTP_INBUF                   3 uses
GTP_OUTBUF                  8 uses
GTP_OUTBUFT                 1 use

Mapping Summary:
Total LUTs: 25 of 66600 (0.04%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 25
Total Registers: 39 of 133200 (0.03%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 12 of 300 (4.00%)


Overview of Control Sets:

Number of unique control sets : 5

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 2        | 0                 2
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 0                 1
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 14
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                14
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                25
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'uart' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
Saving design to uart_syn.vm
W: Public-4008: Instance 'uart_rx_inst/rx_done' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rx' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:11s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Fri May 16 19:08:59 2025
Action synthesize: Peak memory pool usage is 313 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:15s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

W: ConstraintEditor-4019: Port Bus 'led' unspecified I/O constraint.
License checkout: fabric_inserter from C:\license\new_pds_F4A80DA47D72.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'uart'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance baud_rate_gen_inst/bps_clk).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: baud_rate_gen_inst/N8_1_1/gateop, insts:11.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 384      | 133200        | 1                  
| LUT                   | 262      | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0.5      | 155           | 1                  
| IO                    | 12       | 300           | 4                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 1             | 100                
| USCM                  | 2        | 32            | 7                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.02 sec.

Design 'uart' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:36s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Fri May 16 19:10:17 2025
Action dev_map: Peak memory pool usage is 341 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:51s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:11s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:11s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {tx} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {tx} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {clk} LOC=R3 VCCIO=1.5 IOSTANDARD=LVCMOS15 PULLUP=TRUE
Executing : def_port {clk} LOC=R3 VCCIO=1.5 IOSTANDARD=LVCMOS15 PULLUP=TRUE successfully
Executing : def_port {rstn} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/device_map/uart.pcf(line number: 5)] | Port rstn has been placed at location G25, whose type is share pin.
Executing : def_port {rstn} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rx} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/device_map/uart.pcf(line number: 6)] | Port rx has been placed at location L25, whose type is share pin.
Executing : def_port {rx} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
W: ConstraintEditor-4019: Port Bus 'led' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_312.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.27 sec
Worst slack after clock region global placement is 18372
Wirelength after clock region global placement is 2249 and checksum is 8F45E0F2514DEDEE.
1st GP placement takes 2.11 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_215_576.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_312 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_215_579.
Clock placement takes 0.08 sec.

Wirelength after Pre Global Placement is 2249 and checksum is 8F45E0F2514DEDEE.
Pre global placement takes 2.58 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_364_450.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_636.
Placed fixed group with base inst rx_ibuf/opit_1 on IOLHR_16_498.
Placed fixed group with base inst tx/opit_1 on IOLHR_16_504.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_215_576.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_215_579.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_312.
Placed fixed instance BKCL_auto_0 on BKCL_1_646.
Placed fixed instance BKCL_auto_1 on BKCL_1_340.
Placed fixed instance BKCL_auto_2 on BKCL_373_340.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 14499.
	2 iterations finished.
	Final slack 15601.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 18529
2nd GP placement takes 0.19 sec.

Wirelength after global placement is 1981 and checksum is 5C4660E29E8C8EB.
Global placement takes 0.20 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 128 LUT6 in collection, pack success:6
Packing LUT6D takes 0.03 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 2174 and checksum is 3B52CFC577E4C495.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 14499.
	5 iterations finished.
	Final slack 16483.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 18450
3rd GP placement takes 0.16 sec.

Wirelength after post global placement is 1933 and checksum is DD85AE57782D1357.
Packing LUT6D started.
I: LUT6D pack result: There are 116 LUT6 in collection, pack success:0
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.20 sec.

Phase 4 Legalization started.
The average distance in LP is 0.433962.
Wirelength after legalization is 2461 and checksum is FF1FD1007C50C51C.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 18083.
Replication placement takes 0.08 sec.

Wirelength after replication placement is 2461 and checksum is FF1FD1007C50C51C.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 18083, TNS before detailed placement is 0. 
Worst slack after detailed placement is 18083, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 2461 and checksum is FF1FD1007C50C51C.
Timing-driven detailed placement takes 0.08 sec.

Worst slack is 18083, TNS after placement is 0.
Placement done.
Total placement takes 3.16 sec.
Finished placement.

Routing started.
Building routing graph takes 2.91 sec.
Worst slack is 18083, TNS before global route is 0.
Processing design graph takes 0.66 sec.
Total memory for routing:
	216.216613 M.
Total nets for routing : 608.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 92 nets, it takes 0.02 sec.
Unrouted nets 183 at the end of iteration 0.
Unrouted nets 127 at the end of iteration 1.
Unrouted nets 81 at the end of iteration 2.
Unrouted nets 50 at the end of iteration 3.
Unrouted nets 34 at the end of iteration 4.
Unrouted nets 25 at the end of iteration 5.
Unrouted nets 21 at the end of iteration 6.
Unrouted nets 19 at the end of iteration 7.
Unrouted nets 9 at the end of iteration 8.
Unrouted nets 9 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 0 at the end of iteration 11.
Global Routing step 2 processed 316 nets, it takes 0.77 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 4 processed 8 nets, it takes 0.02 sec.
Global routing takes 0.84 sec.
Total 616 subnets.
    forward max bucket size 15593 , backward 129.
        Unrouted nets 258 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.171875 sec.
    forward max bucket size 387 , backward 83.
        Unrouted nets 200 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 150 , backward 96.
        Unrouted nets 139 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 40 , backward 54.
        Unrouted nets 93 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 29 , backward 17.
        Unrouted nets 57 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 17.
        Unrouted nets 37 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 42 , backward 17.
        Unrouted nets 35 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 27 , backward 14.
        Unrouted nets 28 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 16.
        Unrouted nets 23 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 17.
        Unrouted nets 11 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 12.
        Unrouted nets 7 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.015625 sec.
    forward max bucket size 21 , backward 22.
        Unrouted nets 5 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 30 , backward 14.
        Unrouted nets 5 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 15.
        Unrouted nets 5 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 15.
        Unrouted nets 9 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 12.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 12.
        Unrouted nets 2 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 12.
        Unrouted nets 0 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
Detailed routing takes 17 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK1 to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPTUREDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
I: Design net ntclkbufg_1 is routed by general path.
C: Route-2036: The clock path from clkbufg_4/gopclkbufg:CLKOUT to u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L6QL5Q1:CLK is routed by SRB.
Detailed routing takes 0.36 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.17 sec, total_step_forward 16694.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 3.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 2 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 3 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.30 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 4535.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.61 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKR5 is incompatible.

Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 3        | 6             | 50                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 93       | 11675         | 1                  
|   FF                        | 301      | 93400         | 1                  
|   LUT                       | 212      | 46700         | 1                  
|   LUT-FF pairs              | 133      | 46700         | 1                  
| Use of CLMS                 | 36       | 4975          | 1                  
|   FF                        | 83       | 39800         | 1                  
|   LUT                       | 44       | 19900         | 1                  
|   LUT-FF pairs              | 38       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0.5      | 155           | 1                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 44       | 10550         | 1                  
| Use of HCKB                 | 3        | 96            | 4                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 12       | 300           | 4                  
|   IOBD                      | 6        | 144           | 5                  
|   IOBS                      | 6        | 156           | 4                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 12       | 300           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 2        | 32            | 7                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'uart' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:33s
Action pnr: CPU time elapsed is 0h:0m:21s
Action pnr: Process CPU time elapsed is 0h:0m:21s
Current time: Fri May 16 19:10:49 2025
Action pnr: Peak memory pool usage is 1,169 MB
Action from compile to pnr: Total Real Time elapsed is 0h:1m:24s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:32s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:32s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rx' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:10s
Action report_timing: Process CPU time elapsed is 0h:0m:10s
Current time: Fri May 16 19:11:06 2025
Action report_timing: Peak memory pool usage is 1,079 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:40s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:42s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:42s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/generate_bitstream/uart.sbit"
Generate programming file takes 4.531250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:20s
Action gen_bit_stream: CPU time elapsed is 0h:0m:14s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:14s
Current time: Fri May 16 19:11:26 2025
Action gen_bit_stream: Peak memory pool usage is 1,093 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:2m:0s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:56s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:56s
#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri May 16 19:35:57 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v(line number: 2)] Analyzing module baud_rate_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 1)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v(line number: 1)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v successfully.
I: Module "uart" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.609s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 1)] Elaborating module uart
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 14)] Elaborating instance baud_rate_gen_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v(line number: 2)] Elaborating module baud_rate_gen
I: Module instance {uart/baud_rate_gen_inst} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
    BAUD_RATE = 32'b00000000000000000010010110000000
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 19)] Elaborating instance uart_rx_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v(line number: 1)] Elaborating module uart_rx
W: Verilog-2024: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 1)] Give an initial value for the no drive output pin tx in graph of sdm module uart
Executing : rtl-elaborate successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.029s wall, 0.031s user + 0.000s system = 0.031s CPU (106.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N78 rx 
S0(000)-->S1(001): x0
S1(001)-->S2(010): x0
S2(010)-->S3(011): 1x
S3(011)-->S0(000): xx
S1(001)-->S0(000): x1
S3(011)-->S0(000): x1

Executing : FSM inference successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N165_1 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri May 16 19:36:00 2025
Action compile: Peak memory pool usage is 131 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/IO.fdc(line number: 19)] | Port rx has been placed at location L25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/IO.fdc(line number: 24)] | Port rstn has been placed at location G25, whose type is share pin.
W: ConstraintEditor-4019: Port Bus 'led' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  uart_rx_inst/state[2] uart_rx_inst/state[1] uart_rx_inst/state[0]
I: to  uart_rx_inst/state_reg[3] uart_rx_inst/state_reg[2] uart_rx_inst/state_reg[1] uart_rx_inst/state_reg[0]
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Constant propagation done on uart_rx_inst/N162 (bmsREDOR).
I: Constant propagation done on uart_rx_inst/state_fsm[2:0]_1 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.030s wall, 0.031s user + 0.016s system = 0.047s CPU (156.1%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.027s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.017s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.059s wall, 0.016s user + 0.000s system = 0.016s CPU (26.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (74.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    15 uses
GTP_DFF_CE                   22 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                      2 uses
GTP_LUT4                      1 use
GTP_LUT6                      1 use
GTP_LUT6CARRY                12 uses
GTP_LUT6D                     8 uses

I/O ports: 12
GTP_INBUF                   3 uses
GTP_OUTBUF                  8 uses
GTP_OUTBUFT                 1 use

Mapping Summary:
Total LUTs: 24 of 66600 (0.04%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 24
Total Registers: 38 of 133200 (0.03%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 12 of 300 (4.00%)


Overview of Control Sets:

Number of unique control sets : 5

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 0                 1
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 15
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                15
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                23
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'uart' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
Saving design to uart_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rx' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:9s
Action synthesize: CPU time elapsed is 0h:0m:6s
Action synthesize: Process CPU time elapsed is 0h:0m:6s
Current time: Fri May 16 19:36:09 2025
Action synthesize: Peak memory pool usage is 306 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:13s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:6s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:6s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

W: ConstraintEditor-4019: Port Bus 'led' unspecified I/O constraint.
License checkout: fabric_inserter from C:\license\new_pds_F4A80DA47D72.lic
E: Inserter-0005: Net 'bps_clk' which connected to Debug Core 0 Trigger Port 0 Channel 8 cannot be found after flattened net list, This may caused by: 1.Certain signals have conflict logic relationship with this net in design, in that case please check your design. 2.Synthesize tool update, in that case certain nets name changed hence cannot be found in newest net list, please remake net connection in inserter
E: Inserter-0005: Net 'rx_done' which connected to Debug Core 0 Trigger Port 0 Channel 9 cannot be found after flattened net list, This may caused by: 1.Certain signals have conflict logic relationship with this net in design, in that case please check your design. 2.Synthesize tool update, in that case certain nets name changed hence cannot be found in newest net list, please remake net connection in inserter
E: Inserter-0003: Could not parse file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/synthesize/uart_syn.fic'.
Action dev_map: Real time elapsed is 0h:0m:11s
Action dev_map: CPU time elapsed is 0h:0m:7s
Action dev_map: Process CPU time elapsed is 0h:0m:7s
Current time: Fri May 16 19:36:19 2025
Action dev_map: Peak memory pool usage is 320 MB
#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri May 16 19:37:28 2025
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v(line number: 2)] Analyzing module baud_rate_gen (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 1)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v
I: Verilog-0001: Analyzing file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v
I: Verilog-0002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v(line number: 1)] Analyzing module uart_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test} E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v successfully.
I: Module "uart" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.641s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 1)] Elaborating module uart
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 14)] Elaborating instance baud_rate_gen_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/baud_rate_gen.v(line number: 2)] Elaborating module baud_rate_gen
I: Module instance {uart/baud_rate_gen_inst} parameter value:
    CLK_FREQ = 32'b00000010111110101111000010000000
    BAUD_RATE = 32'b00000000000000000010010110000000
I: Verilog-0004: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 19)] Elaborating instance uart_rx_inst
I: Verilog-0003: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart_rx.v(line number: 1)] Elaborating module uart_rx
W: Verilog-2024: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/uart.v(line number: 1)] Give an initial value for the no drive output pin tx in graph of sdm module uart
Executing : rtl-elaborate successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.030s wall, 0.016s user + 0.000s system = 0.016s CPU (52.0%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 4
Input nets: N78 rx 
S0(000)-->S1(001): x0
S1(001)-->S2(010): x0
S2(010)-->S3(011): 1x
S3(011)-->S0(000): xx
S1(001)-->S0(000): x1
S3(011)-->S0(000): x1

Executing : FSM inference successfully. Time elapsed: 0.009s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N165_1 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri May 16 19:37:31 2025
Action compile: Peak memory pool usage is 132 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
License checkout: fabric_ads from C:\license\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name clk [get_ports clk] -period 20 -waveform {0.000 10.000}
Executing : create_clock -name clk [get_ports clk] -period 20 -waveform {0.000 10.000} successfully.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/IO.fdc(line number: 19)] | Port rx has been placed at location L25, whose type is share pin.
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/rtl/IO.fdc(line number: 24)] | Port rstn has been placed at location G25, whose type is share pin.
W: ConstraintEditor-4019: Port Bus 'led' unspecified I/O constraint.
Constraint check end.

Start pre-mapping.
I: Encoding type of FSM 'state_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state_fsm[2:0]':
I: from  uart_rx_inst/state[2] uart_rx_inst/state[1] uart_rx_inst/state[0]
I: to  uart_rx_inst/state_reg[3] uart_rx_inst/state_reg[2] uart_rx_inst/state_reg[1] uart_rx_inst/state_reg[0]
I: 000 => 0001
I: 001 => 0010
I: 010 => 0100
I: 011 => 1000
I: Constant propagation done on uart_rx_inst/N162 (bmsREDOR).
I: Constant propagation done on uart_rx_inst/state_fsm[2:0]_1 (bmsREDOR).
Executing : pre-mapping successfully. Time elapsed: 0.033s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.031s wall, 0.016s user + 0.000s system = 0.016s CPU (50.9%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.018s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.063s wall, 0.016s user + 0.000s system = 0.016s CPU (24.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.024s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    15 uses
GTP_DFF_CE                   22 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                      2 uses
GTP_LUT4                      1 use
GTP_LUT6                      1 use
GTP_LUT6CARRY                12 uses
GTP_LUT6D                     8 uses

I/O ports: 12
GTP_INBUF                   3 uses
GTP_OUTBUF                  8 uses
GTP_OUTBUFT                 1 use

Mapping Summary:
Total LUTs: 24 of 66600 (0.04%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 24
Total Registers: 38 of 133200 (0.03%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 12 of 300 (4.00%)


Overview of Control Sets:

Number of unique control sets : 5

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 0                 1
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 15
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                15
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                23
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'uart' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
Saving design to uart_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rx' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:9s
Action synthesize: CPU time elapsed is 0h:0m:5s
Action synthesize: Process CPU time elapsed is 0h:0m:5s
Current time: Fri May 16 19:37:39 2025
Action synthesize: Peak memory pool usage is 307 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:13s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:5s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:5s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 148538

W: ConstraintEditor-4019: Port Bus 'led' unspecified I/O constraint.
License checkout: fabric_inserter from C:\license\new_pds_F4A80DA47D72.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
Flattening design 'uart'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance baud_rate_gen_inst/baud_en).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: baud_rate_gen_inst/N9_1_1/gateop, insts:12.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 383      | 133200        | 1                  
| LUT                   | 261      | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0.5      | 155           | 1                  
| IO                    | 12       | 300           | 4                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 1             | 100                
| USCM                  | 2        | 32            | 7                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.05 sec.

Design 'uart' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/device_map/uart.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:28s
Action dev_map: CPU time elapsed is 0h:0m:6s
Action dev_map: Process CPU time elapsed is 0h:0m:6s
Current time: Fri May 16 19:38:57 2025
Action dev_map: Peak memory pool usage is 339 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:41s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:11s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:11s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {tx} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {tx} LOC=L24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {clk} LOC=R3 VCCIO=1.5 IOSTANDARD=LVCMOS15 PULLUP=TRUE
Executing : def_port {clk} LOC=R3 VCCIO=1.5 IOSTANDARD=LVCMOS15 PULLUP=TRUE successfully
Executing : def_port {rstn} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/device_map/uart.pcf(line number: 5)] | Port rstn has been placed at location G25, whose type is share pin.
Executing : def_port {rstn} LOC=G25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rx} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
C: ConstraintEditor-2002: [E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/device_map/uart.pcf(line number: 6)] | Port rx has been placed at location L25, whose type is share pin.
Executing : def_port {rx} LOC=L25 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
W: ConstraintEditor-4019: Port Bus 'led' unspecified I/O constraint.
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_312.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.33 sec
Worst slack after clock region global placement is 18374
Wirelength after clock region global placement is 2253 and checksum is C9C33E60AE104899.
1st GP placement takes 2.03 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_215_576.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_312 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_215_579.
Clock placement takes 0.08 sec.

Wirelength after Pre Global Placement is 2253 and checksum is C9C33E60AE104899.
Pre global placement takes 2.55 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_364_450.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_636.
Placed fixed group with base inst rx_ibuf/opit_1 on IOLHR_16_498.
Placed fixed group with base inst tx/opit_1 on IOLHR_16_504.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_215_576.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_215_579.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_312.
Placed fixed instance BKCL_auto_0 on BKCL_1_646.
Placed fixed instance BKCL_auto_1 on BKCL_1_340.
Placed fixed instance BKCL_auto_2 on BKCL_373_340.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.03 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 14499.
	4 iterations finished.
	Final slack 16407.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 18345
2nd GP placement takes 0.31 sec.

Wirelength after global placement is 1932 and checksum is D56D983689BF6253.
Global placement takes 0.34 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 123 LUT6 in collection, pack success:6
Packing LUT6D takes 0.03 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 2148 and checksum is DB5D96F0E4B7B965.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 14499.
	4 iterations finished.
	Final slack 16466.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 18311
3rd GP placement takes 0.16 sec.

Wirelength after post global placement is 1929 and checksum is 3530104A695104BA.
Packing LUT6D started.
I: LUT6D pack result: There are 111 LUT6 in collection, pack success:0
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.20 sec.

Phase 4 Legalization started.
The average distance in LP is 0.553451.
Wirelength after legalization is 2533 and checksum is 8BCB525FFB0C8043.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 18182.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 2533 and checksum is 8BCB525FFB0C8043.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 18182, TNS before detailed placement is 0. 
Worst slack after detailed placement is 18182, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 2533 and checksum is 8BCB525FFB0C8043.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 18182, TNS after placement is 0.
Placement done.
Total placement takes 3.30 sec.
Finished placement.

Routing started.
Building routing graph takes 2.88 sec.
Worst slack is 18182, TNS before global route is 0.
Processing design graph takes 0.75 sec.
Total memory for routing:
	216.218104 M.
Total nets for routing : 619.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 87 nets, it takes 0.02 sec.
Unrouted nets 191 at the end of iteration 0.
Unrouted nets 141 at the end of iteration 1.
Unrouted nets 89 at the end of iteration 2.
Unrouted nets 66 at the end of iteration 3.
Unrouted nets 26 at the end of iteration 4.
Unrouted nets 19 at the end of iteration 5.
Unrouted nets 11 at the end of iteration 6.
Unrouted nets 8 at the end of iteration 7.
Unrouted nets 6 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 2 processed 316 nets, it takes 0.47 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 4 processed 8 nets, it takes 0.00 sec.
Global routing takes 0.55 sec.
Total 627 subnets.
    forward max bucket size 15589 , backward 97.
        Unrouted nets 247 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.109375 sec.
    forward max bucket size 34861 , backward 24.
        Unrouted nets 195 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.359375 sec.
    forward max bucket size 139 , backward 101.
        Unrouted nets 147 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 136 , backward 97.
        Unrouted nets 102 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 147 , backward 97.
        Unrouted nets 56 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 33.
        Unrouted nets 25 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 22 , backward 14.
        Unrouted nets 14 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 15.
        Unrouted nets 6 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 12.
        Unrouted nets 4 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 12.
        Unrouted nets 0 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
Detailed routing takes 9 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK1 to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPTUREDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv:CLK is routed by SRB.
I: Design net ntclkbufg_1 is routed by general path.
C: Route-2036: The clock path from clkbufg_4/gopclkbufg:CLKOUT to u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L6QL5Q:CLK is routed by SRB.
Detailed routing takes 0.55 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.17 sec, total_step_forward 9636.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.31 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.05 sec.
Used SRB routing arc is 4539.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.91 sec.

C: Place-2025: The VCCIO 1.5 in BANK BANKR5 is incompatible.

Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 240           | 0                  
| Use of BKCL                 | 3        | 6             | 50                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 100      | 11675         | 1                  
|   FF                        | 330      | 93400         | 1                  
|   LUT                       | 216      | 46700         | 1                  
|   LUT-FF pairs              | 147      | 46700         | 1                  
| Use of CLMS                 | 27       | 4975          | 1                  
|   FF                        | 53       | 39800         | 1                  
|   LUT                       | 39       | 19900         | 1                  
|   LUT-FF pairs              | 25       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0.5      | 155           | 1                  
| Use of GPLL                 | 0        | 6             | 0                  
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 47       | 10550         | 1                  
| Use of HCKB                 | 2        | 96            | 3                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 12       | 300           | 4                  
|   IOBD                      | 6        | 144           | 5                  
|   IOBS                      | 6        | 156           | 4                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 12       | 300           | 4                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 0        | 24            | 0                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 2        | 32            | 7                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'uart' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:32s
Action pnr: CPU time elapsed is 0h:0m:21s
Action pnr: Process CPU time elapsed is 0h:0m:21s
Current time: Fri May 16 19:39:28 2025
Action pnr: Peak memory pool usage is 1,165 MB
Action from compile to pnr: Total Real Time elapsed is 0h:1m:13s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:32s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:32s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rstn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rx' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:16s
Action report_timing: CPU time elapsed is 0h:0m:10s
Action report_timing: Process CPU time elapsed is 0h:0m:10s
Current time: Fri May 16 19:39:45 2025
Action report_timing: Peak memory pool usage is 1,079 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:1m:29s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:42s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:42s
Compiling architecture definition.
Analyzing project file 'E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/uart_test.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.140625 sec.
Generating architecture configuration.
The bitstream file is "E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/13_uart/prj/uart_test/generate_bitstream/uart.sbit"
Generate programming file takes 4.000000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:20s
Action gen_bit_stream: CPU time elapsed is 0h:0m:13s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:13s
Current time: Fri May 16 19:40:05 2025
Action gen_bit_stream: Peak memory pool usage is 1,093 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:1m:49s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:55s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:55s
