Record=TopLevelDocument|FileName=FastTrig_Board.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U1|DocumentName=FastTrig_Board.SchDoc|LibraryReference=EP3C16E144C8N|SubProjectPath= |Configuration= |Description=Cyclone III Family FPGA, 84 I/O Pins, 4 PLLs, 144-Pin EQFP, Speed Grade 8, Commercial Grade, Pb-Free|NexusDeviceId=EP3C16E144C8N|SubPartUniqueId1=TKFIKYEX|SubPartDocPath1=FastTrig_Board.SchDoc|SubPartUniqueId2=OADJBXFP|SubPartDocPath2=FastTrig_Board.SchDoc|SubPartUniqueId3=YQRXJXKS|SubPartDocPath3=FastTrig_Board.SchDoc|SubPartUniqueId4=KEIUYVGI|SubPartDocPath4=FastTrig_Board.SchDoc|SubPartUniqueId5=MNRXWRTH|SubPartDocPath5=FastTrig_Board.SchDoc|SubPartUniqueId6=UOPVYXUW|SubPartDocPath6=FastTrig_Board.SchDoc|SubPartUniqueId7=BJQUQGWB|SubPartDocPath7=FastTrig_Board.SchDoc|SubPartUniqueId8=LHSEXADE|SubPartDocPath8=FastTrig_Board.SchDoc|SubPartUniqueId9=UBDRAAWK|SubPartDocPath9=FastTrig_Board.SchDoc|SubPartUniqueId10=IEYBRBXR|SubPartDocPath10=FastTrig_Board.SchDoc|SubPartUniqueId11=EGRGQDBA|SubPartDocPath11=FastTrig_Board.SchDoc|SubPartUniqueId12=CIBJMQVQ|SubPartDocPath12=FastTrig_Board.SchDoc|SubPartUniqueId13=QIMXQETO|SubPartDocPath13=FastTrig_Board.SchDoc
