TRACE::2024-11-29.20:34:41::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:41::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:41::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:41::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:41::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:41::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-29.20:34:44::SCWPlatform::Opened new HwDB with name design_1_wrapper_19
TRACE::2024-11-29.20:34:44::SCWWriter::formatted JSON is {
	"platformName":	"DMA_test3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_test3",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-11-29.20:34:44::SCWWriter::formatted JSON is {
	"platformName":	"DMA_test3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_test3",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_test3",
	"systems":	[{
			"systemName":	"DMA_test3",
			"systemDesc":	"DMA_test3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_test3"
		}]
}
TRACE::2024-11-29.20:34:44::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-11-29.20:34:44::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-29.20:34:44::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-29.20:34:44::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-29.20:34:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:44::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:44::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:44::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-11-29.20:34:44::SCWPlatform::Generating the sources  .
TRACE::2024-11-29.20:34:44::SCWBDomain::Generating boot domain sources.
TRACE::2024-11-29.20:34:44::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-11-29.20:34:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:44::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:44::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-29.20:34:44::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:44::SCWMssOS::mss does not exists at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:44::SCWMssOS::Creating sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:44::SCWMssOS::Adding the swdes entry, created swdb C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:44::SCWMssOS::updating the scw layer changes to swdes at   C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:44::SCWMssOS::Writing mss at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:44::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-29.20:34:44::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-11-29.20:34:44::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-11-29.20:34:44::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-29.20:34:56::SCWPlatform::Generating sources Done.
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2024-11-29.20:34:56::SCWMssOS::Could not open the swdb for C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2024-11-29.20:34:56::SCWMssOS::Could not open the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2024-11-29.20:34:56::SCWMssOS::Cleared the swdb table entry
TRACE::2024-11-29.20:34:56::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-29.20:34:56::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:34:56::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWWriter::formatted JSON is {
	"platformName":	"DMA_test3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_test3",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_test3",
	"systems":	[{
			"systemName":	"DMA_test3",
			"systemDesc":	"DMA_test3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_test3",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e232198083202afe810964eb68ea3c66",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-29.20:34:56::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-29.20:34:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-29.20:34:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:56::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::mss does not exists at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::Creating sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::Adding the swdes entry, created swdb C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::updating the scw layer changes to swdes at   C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::Writing mss at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-29.20:34:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-11-29.20:34:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWWriter::formatted JSON is {
	"platformName":	"DMA_test3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_test3",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_test3",
	"systems":	[{
			"systemName":	"DMA_test3",
			"systemDesc":	"DMA_test3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_test3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e232198083202afe810964eb68ea3c66",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:56::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:56::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:56::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:56::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:56::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-29.20:34:56::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2024-11-29.20:34:58::SCWPlatform::Started generating the artifacts platform DMA_test3
TRACE::2024-11-29.20:34:58::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-29.20:34:58::SCWPlatform::Started generating the artifacts for system configuration DMA_test3
LOG::2024-11-29.20:34:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-29.20:34:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-29.20:34:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-29.20:34:58::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-11-29.20:34:58::SCWSystem::Checking the domain standalone_domain
LOG::2024-11-29.20:34:58::SCWSystem::Not a boot domain 
LOG::2024-11-29.20:34:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-11-29.20:34:58::SCWDomain::Generating domain artifcats
TRACE::2024-11-29.20:34:58::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-29.20:34:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/sw/DMA_test3/qemu/
TRACE::2024-11-29.20:34:58::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/sw/DMA_test3/standalone_domain/qemu/
TRACE::2024-11-29.20:34:58::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:58::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:58::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-11-29.20:34:58::SCWMssOS::Could not open the swdb for C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2024-11-29.20:34:58::SCWMssOS::Could not open the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2024-11-29.20:34:58::SCWMssOS::Cleared the swdb table entry
TRACE::2024-11-29.20:34:58::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:34:58::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:34:58::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-29.20:34:58::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-29.20:34:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-29.20:34:58::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-11-29.20:34:58::SCWMssOS::skipping the bsp build ... 
TRACE::2024-11-29.20:34:58::SCWMssOS::Copying to export directory.
TRACE::2024-11-29.20:34:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-29.20:34:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-11-29.20:34:58::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-11-29.20:34:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-11-29.20:34:58::SCWSystem::Completed Processing the sysconfig DMA_test3
LOG::2024-11-29.20:34:58::SCWPlatform::Completed generating the artifacts for system configuration DMA_test3
TRACE::2024-11-29.20:34:58::SCWPlatform::Started preparing the platform 
TRACE::2024-11-29.20:34:58::SCWSystem::Writing the bif file for system config DMA_test3
TRACE::2024-11-29.20:34:58::SCWSystem::dir created 
TRACE::2024-11-29.20:34:58::SCWSystem::Writing the bif 
TRACE::2024-11-29.20:34:58::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-29.20:34:58::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-29.20:34:58::SCWPlatform::Completed generating the platform
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:58::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:58::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:58::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:58::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:58::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:58::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:58::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:58::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:58::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:58::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:58::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:58::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:58::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:58::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:58::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:58::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:58::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:58::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:58::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:58::SCWWriter::formatted JSON is {
	"platformName":	"DMA_test3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_test3",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_test3",
	"systems":	[{
			"systemName":	"DMA_test3",
			"systemDesc":	"DMA_test3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_test3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e232198083202afe810964eb68ea3c66",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2d1471f907641f6f73f39b330779f11e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-29.20:34:58::SCWPlatform::updated the xpfm file.
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWWriter::formatted JSON is {
	"platformName":	"DMA_test3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_test3",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_test3",
	"systems":	[{
			"systemName":	"DMA_test3",
			"systemDesc":	"DMA_test3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_test3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e232198083202afe810964eb68ea3c66",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2d1471f907641f6f73f39b330779f11e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWWriter::formatted JSON is {
	"platformName":	"DMA_test3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_test3",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_test3",
	"systems":	[{
			"systemName":	"DMA_test3",
			"systemDesc":	"DMA_test3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_test3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e232198083202afe810964eb68ea3c66",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2d1471f907641f6f73f39b330779f11e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Opened existing hwdb design_1_wrapper_19
TRACE::2024-11-29.20:34:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:34:59::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:34:59::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWWriter::formatted JSON is {
	"platformName":	"DMA_test3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_test3",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_test3",
	"systems":	[{
			"systemName":	"DMA_test3",
			"systemDesc":	"DMA_test3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_test3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e232198083202afe810964eb68ea3c66",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2d1471f907641f6f73f39b330779f11e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-29.20:34:59::SCWPlatform::Clearing the existing platform
TRACE::2024-11-29.20:34:59::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-29.20:34:59::SCWBDomain::clearing the fsbl build
TRACE::2024-11-29.20:34:59::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:34:59::SCWSystem::Clearing the domains completed.
TRACE::2024-11-29.20:34:59::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:34:59::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:34:59::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:34:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWReader::Active system found as  DMA_test3
TRACE::2024-11-29.20:35:03::SCWReader::Handling sysconfig DMA_test3
TRACE::2024-11-29.20:35:03::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-29.20:35:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-29.20:35:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:03::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-29.20:35:03::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-29.20:35:03::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:35:03::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:03::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:35:03::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:03::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:35:03::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-11-29.20:35:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-29.20:35:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:03::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:35:03::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWReader::No isolation master present  
TRACE::2024-11-29.20:35:03::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-29.20:35:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-29.20:35:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:03::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:35:03::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:35:03::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:35:03::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-29.20:35:03::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:03::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:35:03::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWReader::No isolation master present  
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:03::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:35:03::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:03::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:35:03::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::In reload Mss file.
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:03::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-11-29.20:35:03::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-11-29.20:35:03::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-11-29.20:35:03::SCWMssOS::Cleared the swdb table entry
TRACE::2024-11-29.20:35:03::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:35:03::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:35:03::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:03::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:03::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:35:03::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:03::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:04::SCWMssOS::In reload Mss file.
TRACE::2024-11-29.20:35:04::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:04::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:04::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:04::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:04::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:04::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:04::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:04::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:04::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:35:04::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:04::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:04::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:04::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:35:04::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:35:04::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:04::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:04::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:04::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:04::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:04::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:04::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:04::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:04::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:04::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:35:04::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:04::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2024-11-29.20:35:18::SCWPlatform::Started generating the artifacts platform DMA_test3
TRACE::2024-11-29.20:35:18::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-29.20:35:18::SCWPlatform::Started generating the artifacts for system configuration DMA_test3
LOG::2024-11-29.20:35:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-29.20:35:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-29.20:35:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-29.20:35:18::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-11-29.20:35:18::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:18::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:18::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:18::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:18::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:18::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:18::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:18::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:18::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:35:18::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:35:18::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-29.20:35:18::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-29.20:35:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-29.20:35:18::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl & make 
TRACE::2024-11-29.20:35:18::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-11-29.20:35:18::SCWBDomain::make[1]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp'
TRACE::2024-11-29.20:35:18::SCWBDomain::

TRACE::2024-11-29.20:35:18::SCWBDomain::make[1]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp'

ERROR::2024-11-29.20:35:18::SCWBDomain::Failed to build the  zynq_fsbl application.
LOG::2024-11-29.20:35:18::SCWSystem::Checking the domain standalone_domain
LOG::2024-11-29.20:35:18::SCWSystem::Not a boot domain 
LOG::2024-11-29.20:35:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-11-29.20:35:18::SCWDomain::Generating domain artifcats
TRACE::2024-11-29.20:35:18::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-29.20:35:18::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/sw/DMA_test3/qemu/
TRACE::2024-11-29.20:35:18::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/sw/DMA_test3/standalone_domain/qemu/
TRACE::2024-11-29.20:35:18::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-29.20:35:18::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:18::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:18::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:18::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:35:18::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:35:18::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:35:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:35:18::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:35:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:35:18::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:18::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:35:18::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:18::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:18::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:18::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:35:18::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:35:18::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:18::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-29.20:35:18::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:35:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-29.20:35:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-29.20:35:18::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-11-29.20:35:18::SCWMssOS::doing bsp build ... 
TRACE::2024-11-29.20:35:18::SCWMssOS::System Command Ran  C: & cd  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-11-29.20:35:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axicdma_v4_6/src"

TRACE::2024-11-29.20:35:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axicdma_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-29.20:35:18::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-29.20:35:18::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-29.20:35:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-29.20:35:18::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-29.20:35:18::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-29.20:35:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-29.20:35:18::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-29.20:35:18::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-29.20:35:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:35:18::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:35:18::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-29.20:35:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:35:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:35:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-29.20:35:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:35:19::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:35:19::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-29.20:35:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-29.20:35:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-29.20:35:19::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-29.20:35:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:35:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:35:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-29.20:35:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:35:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:35:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-29.20:35:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:35:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:35:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-29.20:35:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-29.20:35:19::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-29.20:35:19::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-29.20:35:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:35:19::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:35:19::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-29.20:35:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-29.20:35:19::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-29.20:35:19::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-29.20:35:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-29.20:35:19::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-29.20:35:19::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-11-29.20:35:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:35:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:35:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-29.20:35:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:35:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:35:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-29.20:35:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:35:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:35:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-29.20:35:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:35:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:35:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axicdma_v4_6/src"

TRACE::2024-11-29.20:35:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axicdma_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-29.20:35:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-29.20:35:20::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:20::SCWMssOS::"Compiling axicdma"

TRACE::2024-11-29.20:35:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-29.20:35:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-29.20:35:23::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-29.20:35:23::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:23::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-11-29.20:35:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-29.20:35:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-11-29.20:35:23::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-11-29.20:35:23::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:23::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-11-29.20:35:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-29.20:35:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-29.20:35:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-29.20:35:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:23::SCWMssOS::"Compiling ddrps"

TRACE::2024-11-29.20:35:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-29.20:35:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:35:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:35:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:35:23::SCWMssOS::"Compiling devcfg"

TRACE::2024-11-29.20:35:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-29.20:35:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-29.20:35:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-29.20:35:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:24::SCWMssOS::"Compiling dmaps"

TRACE::2024-11-29.20:35:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-29.20:35:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-29.20:35:25::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-29.20:35:25::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:25::SCWMssOS::"Compiling emacps"

TRACE::2024-11-29.20:35:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-29.20:35:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:35:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:35:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:35:27::SCWMssOS::"Compiling gpiops"

TRACE::2024-11-29.20:35:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-29.20:35:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:35:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:35:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:35:28::SCWMssOS::"Compiling qspips"

TRACE::2024-11-29.20:35:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-29.20:35:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:35:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:35:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:35:29::SCWMssOS::"Compiling scugic"

TRACE::2024-11-29.20:35:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-29.20:35:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:35:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:35:30::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:30::SCWMssOS::"Compiling scutimer"

TRACE::2024-11-29.20:35:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-29.20:35:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:35:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:35:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:35:31::SCWMssOS::"Compiling scuwdt"

TRACE::2024-11-29.20:35:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-29.20:35:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-11-29.20:35:32::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-11-29.20:35:32::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-11-29.20:35:32::SCWMssOS::"Compiling sdps"

TRACE::2024-11-29.20:35:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-29.20:35:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-29.20:35:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-29.20:35:33::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:33::SCWMssOS::"Compiling standalone"

TRACE::2024-11-29.20:35:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-11-29.20:35:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:35:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:35:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:35:38::SCWMssOS::"Compiling ttcps"

TRACE::2024-11-29.20:35:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-29.20:35:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:35:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:35:39::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:35:39::SCWMssOS::"Compiling uartps"

TRACE::2024-11-29.20:35:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-29.20:35:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-29.20:35:40::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-29.20:35:40::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-29.20:35:40::SCWMssOS::"Compiling usbps"

TRACE::2024-11-29.20:35:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-29.20:35:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:35:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:35:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:35:42::SCWMssOS::"Compiling xadcps"

TRACE::2024-11-29.20:35:43::SCWMssOS::'Finished building libraries'

TRACE::2024-11-29.20:35:43::SCWMssOS::Copying to export directory.
TRACE::2024-11-29.20:35:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-29.20:35:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-11-29.20:35:43::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-11-29.20:35:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-11-29.20:35:43::SCWSystem::Completed Processing the sysconfig DMA_test3
TRACE::2024-11-29.20:35:54::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl & make clean
TRACE::2024-11-29.20:35:54::SCWBDomain::rm -rf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-11-29.20:35:54::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

ERROR::2024-11-29.20:35:54::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2024-11-29.20:36:04::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:04::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:04::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa
TRACE::2024-11-29.20:36:04::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:04::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:06::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-29.20:36:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:36:06::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:36:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:36:06::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:36:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:06::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:06::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa
TRACE::2024-11-29.20:36:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:06::SCWPlatform::update - Opened existing hwdb design_1_wrapper_21
TRACE::2024-11-29.20:36:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:06::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-11-29.20:36:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:36:06::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:36:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_20
TRACE::2024-11-29.20:36:06::SCWPlatform::Opened existing hwdb design_1_wrapper_20
TRACE::2024-11-29.20:36:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:06::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:06::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:06::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa
TRACE::2024-11-29.20:36:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:06::SCWPlatform::update - Opened existing hwdb design_1_wrapper_21
TRACE::2024-11-29.20:36:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:06::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-29.20:36:06::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-11-29.20:36:06::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:06::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-29.20:36:09::SCWPlatform::Opened new HwDB with name design_1_wrapper_22
TRACE::2024-11-29.20:36:09::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:09::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:09::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:09::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:09::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2024-11-29.20:36:09::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2024-11-29.20:36:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:09::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:09::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:09::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:09::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:09::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:09::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:09::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:09::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2024-11-29.20:36:09::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2024-11-29.20:36:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:09::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:09::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:09::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:09::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:09::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:09::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:09::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:09::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_22
TRACE::2024-11-29.20:36:09::SCWPlatform::Opened existing hwdb design_1_wrapper_22
TRACE::2024-11-29.20:36:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:09::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:09::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:09::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:09::SCWWriter::formatted JSON is {
	"platformName":	"DMA_test3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_test3",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_test3",
	"systems":	[{
			"systemName":	"DMA_test3",
			"systemDesc":	"DMA_test3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_test3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e232198083202afe810964eb68ea3c66",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2d1471f907641f6f73f39b330779f11e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-29.20:36:10::SCWPlatform::Clearing the existing platform
TRACE::2024-11-29.20:36:10::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-29.20:36:10::SCWBDomain::clearing the fsbl build
TRACE::2024-11-29.20:36:10::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:10::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:10::SCWSystem::Clearing the domains completed.
TRACE::2024-11-29.20:36:10::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-29.20:36:10::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:10::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:10::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:10::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:10::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:10::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:10::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:10::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:10::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:10::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:10::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:10::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-29.20:36:13::SCWPlatform::Opened new HwDB with name design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWReader::Active system found as  DMA_test3
TRACE::2024-11-29.20:36:13::SCWReader::Handling sysconfig DMA_test3
TRACE::2024-11-29.20:36:13::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-29.20:36:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-29.20:36:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:13::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-29.20:36:13::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-29.20:36:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:36:13::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-11-29.20:36:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-29.20:36:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWReader::No isolation master present  
TRACE::2024-11-29.20:36:13::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-29.20:36:13::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-29.20:36:13::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:13::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:36:13::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:36:13::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-29.20:36:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWReader::No isolation master present  
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:13::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:13::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:13::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:13::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:13::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:14::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:14::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:14::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:14::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::In reload Mss file.
TRACE::2024-11-29.20:36:14::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:14::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:14::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:14::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-11-29.20:36:14::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-11-29.20:36:14::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-11-29.20:36:14::SCWMssOS::Cleared the swdb table entry
TRACE::2024-11-29.20:36:14::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:36:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:36:14::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:14::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:14::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:14::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:14::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::In reload Mss file.
TRACE::2024-11-29.20:36:14::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:14::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:14::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:14::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:14::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:36:14::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:36:14::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:14::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:14::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:14::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:14::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:14::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:14::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:22::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl & make clean
TRACE::2024-11-29.20:36:22::SCWBDomain::rm -rf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-11-29.20:36:22::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

ERROR::2024-11-29.20:36:22::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2024-11-29.20:36:29::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:29::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:29::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa
TRACE::2024-11-29.20:36:29::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:29::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:32::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-29.20:36:32::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:32::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:32::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:32::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:32::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:32::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:32::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:32::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:32::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:32::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa
TRACE::2024-11-29.20:36:32::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:32::SCWPlatform::update - Opened existing hwdb design_1_wrapper_24
TRACE::2024-11-29.20:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:32::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-11-29.20:36:32::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:32::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:32::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:32::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:32::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_23
TRACE::2024-11-29.20:36:32::SCWPlatform::Opened existing hwdb design_1_wrapper_23
TRACE::2024-11-29.20:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:32::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:32::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:32::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:32::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:32::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:32::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:36:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:36:32::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:32::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa
TRACE::2024-11-29.20:36:32::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:32::SCWPlatform::update - Opened existing hwdb design_1_wrapper_24
TRACE::2024-11-29.20:36:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:32::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-29.20:36:32::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-11-29.20:36:32::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:32::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:32::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-29.20:36:35::SCWPlatform::Opened new HwDB with name design_1_wrapper_25
TRACE::2024-11-29.20:36:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2024-11-29.20:36:35::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2024-11-29.20:36:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2024-11-29.20:36:35::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2024-11-29.20:36:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:35::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:35::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:35::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:35::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:35::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:35::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_25
TRACE::2024-11-29.20:36:35::SCWPlatform::Opened existing hwdb design_1_wrapper_25
TRACE::2024-11-29.20:36:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:35::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:35::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:35::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:35::SCWWriter::formatted JSON is {
	"platformName":	"DMA_test3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_test3",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_test3",
	"systems":	[{
			"systemName":	"DMA_test3",
			"systemDesc":	"DMA_test3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_test3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e232198083202afe810964eb68ea3c66",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2d1471f907641f6f73f39b330779f11e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-29.20:36:36::SCWPlatform::Clearing the existing platform
TRACE::2024-11-29.20:36:36::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-29.20:36:36::SCWBDomain::clearing the fsbl build
TRACE::2024-11-29.20:36:36::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:36::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:36::SCWSystem::Clearing the domains completed.
TRACE::2024-11-29.20:36:36::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-29.20:36:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:36::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:36::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:36::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:36::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:36::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:36::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:36::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:36::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened new HwDB with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWReader::Active system found as  DMA_test3
TRACE::2024-11-29.20:36:39::SCWReader::Handling sysconfig DMA_test3
TRACE::2024-11-29.20:36:39::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-29.20:36:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-29.20:36:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:39::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-29.20:36:39::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-29.20:36:39::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:36:39::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-11-29.20:36:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-29.20:36:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWReader::No isolation master present  
TRACE::2024-11-29.20:36:39::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-29.20:36:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-29.20:36:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:39::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:36:39::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:36:39::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-29.20:36:39::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWReader::No isolation master present  
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::In reload Mss file.
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-11-29.20:36:39::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-11-29.20:36:39::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-11-29.20:36:39::SCWMssOS::Cleared the swdb table entry
TRACE::2024-11-29.20:36:39::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:36:39::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:36:39::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:39::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:39::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:39::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:39::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:39::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:40::SCWMssOS::In reload Mss file.
TRACE::2024-11-29.20:36:40::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:40::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:40::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:40::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:40::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:40::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:40::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:40::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:40::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:40::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:40::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:36:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:36:40::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:40::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:40::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:40::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:40::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:40::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:40::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:40::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:40::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:40::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:40::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:40::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2024-11-29.20:36:43::SCWPlatform::Started generating the artifacts platform DMA_test3
TRACE::2024-11-29.20:36:43::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-29.20:36:43::SCWPlatform::Started generating the artifacts for system configuration DMA_test3
LOG::2024-11-29.20:36:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-29.20:36:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-29.20:36:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-29.20:36:43::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-11-29.20:36:43::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:43::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:43::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:43::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:43::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:43::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:43::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:43::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:43::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:43::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:36:43::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-29.20:36:43::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-29.20:36:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-29.20:36:43::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl & make 
TRACE::2024-11-29.20:36:43::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-11-29.20:36:43::SCWBDomain::make[1]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp'
TRACE::2024-11-29.20:36:43::SCWBDomain::

TRACE::2024-11-29.20:36:43::SCWBDomain::make[1]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp'

ERROR::2024-11-29.20:36:43::SCWBDomain::Failed to build the  zynq_fsbl application.
LOG::2024-11-29.20:36:43::SCWSystem::Checking the domain standalone_domain
LOG::2024-11-29.20:36:43::SCWSystem::Not a boot domain 
LOG::2024-11-29.20:36:43::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-11-29.20:36:43::SCWDomain::Generating domain artifcats
TRACE::2024-11-29.20:36:43::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-29.20:36:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/sw/DMA_test3/qemu/
TRACE::2024-11-29.20:36:43::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/sw/DMA_test3/standalone_domain/qemu/
TRACE::2024-11-29.20:36:43::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-29.20:36:43::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:43::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:43::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:43::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:36:43::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:36:43::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:36:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:36:43::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:36:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:36:43::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:43::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:36:43::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:43::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:43::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:43::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:36:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:36:43::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:43::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-29.20:36:43::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:36:43::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-29.20:36:43::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-29.20:36:43::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-11-29.20:36:43::SCWMssOS::doing bsp build ... 
TRACE::2024-11-29.20:36:43::SCWMssOS::System Command Ran  C: & cd  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-11-29.20:36:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axicdma_v4_6/src"

TRACE::2024-11-29.20:36:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axicdma_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-29.20:36:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-29.20:36:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-29.20:36:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-29.20:36:43::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-29.20:36:43::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-29.20:36:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-29.20:36:43::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-29.20:36:43::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-29.20:36:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:36:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:36:43::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-29.20:36:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:36:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:36:43::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-29.20:36:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:36:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:36:43::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-29.20:36:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-29.20:36:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-29.20:36:43::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-29.20:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:36:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:36:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-29.20:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:36:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:36:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-29.20:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:36:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:36:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-29.20:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-29.20:36:44::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-29.20:36:44::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-29.20:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:36:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:36:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-29.20:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-29.20:36:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-29.20:36:44::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-29.20:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-29.20:36:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-29.20:36:44::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:44::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-11-29.20:36:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:36:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:36:44::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-29.20:36:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:36:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:36:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-29.20:36:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:36:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:36:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-29.20:36:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:36:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:36:45::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axicdma_v4_6/src"

TRACE::2024-11-29.20:36:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axicdma_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-29.20:36:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-29.20:36:45::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:45::SCWMssOS::"Compiling axicdma"

TRACE::2024-11-29.20:36:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-29.20:36:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-29.20:36:46::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-29.20:36:46::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:46::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-11-29.20:36:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-29.20:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-11-29.20:36:47::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-11-29.20:36:47::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:47::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-11-29.20:36:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-29.20:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-29.20:36:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-29.20:36:47::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:47::SCWMssOS::"Compiling ddrps"

TRACE::2024-11-29.20:36:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-29.20:36:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:36:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:36:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:36:47::SCWMssOS::"Compiling devcfg"

TRACE::2024-11-29.20:36:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-29.20:36:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-29.20:36:48::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-29.20:36:48::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:48::SCWMssOS::"Compiling dmaps"

TRACE::2024-11-29.20:36:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-29.20:36:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-29.20:36:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-29.20:36:49::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:49::SCWMssOS::"Compiling emacps"

TRACE::2024-11-29.20:36:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-29.20:36:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:36:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:36:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:36:51::SCWMssOS::"Compiling gpiops"

TRACE::2024-11-29.20:36:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-29.20:36:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:36:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:36:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:36:53::SCWMssOS::"Compiling qspips"

TRACE::2024-11-29.20:36:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-29.20:36:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:36:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:36:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:36:54::SCWMssOS::"Compiling scugic"

TRACE::2024-11-29.20:36:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-29.20:36:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:36:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:36:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:55::SCWMssOS::"Compiling scutimer"

TRACE::2024-11-29.20:36:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-29.20:36:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:36:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:36:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:36:56::SCWMssOS::"Compiling scuwdt"

TRACE::2024-11-29.20:36:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-29.20:36:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-11-29.20:36:57::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-11-29.20:36:57::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-11-29.20:36:57::SCWMssOS::"Compiling sdps"

TRACE::2024-11-29.20:36:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-29.20:36:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-29.20:36:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-29.20:36:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:36:58::SCWMssOS::"Compiling standalone"

TRACE::2024-11-29.20:37:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-11-29.20:37:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:37:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:37:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:37:03::SCWMssOS::"Compiling ttcps"

TRACE::2024-11-29.20:37:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-29.20:37:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:37:04::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:37:04::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:37:04::SCWMssOS::"Compiling uartps"

TRACE::2024-11-29.20:37:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-29.20:37:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-29.20:37:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-29.20:37:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-29.20:37:06::SCWMssOS::"Compiling usbps"

TRACE::2024-11-29.20:37:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-29.20:37:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:37:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:37:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:37:07::SCWMssOS::"Compiling xadcps"

TRACE::2024-11-29.20:37:08::SCWMssOS::'Finished building libraries'

TRACE::2024-11-29.20:37:09::SCWMssOS::Copying to export directory.
TRACE::2024-11-29.20:37:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-29.20:37:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-11-29.20:37:09::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-11-29.20:37:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-11-29.20:37:09::SCWSystem::Completed Processing the sysconfig DMA_test3
TRACE::2024-11-29.20:37:15::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:15::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:15::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:15::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:37:15::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:15::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:37:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:37:15::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:37:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:37:15::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:15::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:37:15::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:15::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-29.20:37:15::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2024-11-29.20:37:17::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2024-11-29.20:37:17::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:17::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:17::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:17::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:37:17::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:17::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:37:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:37:17::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:37:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:37:17::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:17::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-11-29.20:37:17::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-11-29.20:37:17::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-11-29.20:37:17::SCWMssOS::Cleared the swdb table entry
TRACE::2024-11-29.20:37:17::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:17::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:17::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:17::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-29.20:37:17::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:37:17::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:24::SCWBDomain::removing the temporary location in _platform.
TRACE::2024-11-29.20:37:24::SCWBDomain::Makefile is Updated.
TRACE::2024-11-29.20:37:24::SCWBDomain::doing clean.
TRACE::2024-11-29.20:37:24::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl & make clean
TRACE::2024-11-29.20:37:24::SCWBDomain::rm -rf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-11-29.20:37:24::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2024-11-29.20:37:44::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:44::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:44::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:44::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:37:44::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:44::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:37:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:37:44::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:37:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:37:44::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:44::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:37:44::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:44::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-29.20:37:44::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2024-11-29.20:37:46::SCWBDomain::Updating the makefile used for building the Application zynq_fsbl
TRACE::2024-11-29.20:37:46::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:46::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:46::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:46::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:37:46::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:37:46::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:37:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:37:46::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:37:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:37:46::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:46::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-11-29.20:37:46::SCWMssOS::Could not open the swdb for system
KEYINFO::2024-11-29.20:37:46::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2024-11-29.20:37:46::SCWMssOS::Cleared the swdb table entry
TRACE::2024-11-29.20:37:46::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:46::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:46::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:46::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-29.20:37:46::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:37:46::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:37:53::SCWBDomain::removing the temporary location in _platform.
TRACE::2024-11-29.20:37:53::SCWBDomain::Makefile is Updated.
TRACE::2024-11-29.20:37:53::SCWBDomain::doing clean.
TRACE::2024-11-29.20:37:53::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl & make clean
TRACE::2024-11-29.20:37:53::SCWBDomain::rm -rf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-11-29.20:37:53::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2024-11-29.20:38:02::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:02::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:02::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:02::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:02::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:02::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:38:02::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:38:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:02::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:02::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:02::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:02::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-29.20:38:02::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-11-29.20:38:03::SCWMssOS::Removing file C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
TRACE::2024-11-29.20:38:14::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl & make clean
TRACE::2024-11-29.20:38:14::SCWBDomain::rm -rf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-11-29.20:38:14::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

ERROR::2024-11-29.20:38:14::SCWSystem::Error in Processing the domain zynq_fsbl
TRACE::2024-11-29.20:38:21::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:21::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:21::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa
TRACE::2024-11-29.20:38:21::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:21::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:24::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-29.20:38:24::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:24::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:24::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:24::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:24::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:24::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:24::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:24::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa
TRACE::2024-11-29.20:38:24::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:24::SCWPlatform::update - Opened existing hwdb design_1_wrapper_27
TRACE::2024-11-29.20:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:24::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-11-29.20:38:24::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:24::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:24::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:24::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_26
TRACE::2024-11-29.20:38:24::SCWPlatform::Opened existing hwdb design_1_wrapper_26
TRACE::2024-11-29.20:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:24::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:24::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-11-29.20:38:24::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-11-29.20:38:24::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-11-29.20:38:24::SCWMssOS::Cleared the swdb table entry
TRACE::2024-11-29.20:38:24::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:24::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:24::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:24::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:38:24::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:38:24::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:24::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa
TRACE::2024-11-29.20:38:24::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/tempdsa/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:24::SCWPlatform::update - Opened existing hwdb design_1_wrapper_27
TRACE::2024-11-29.20:38:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:24::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-11-29.20:38:24::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-11-29.20:38:24::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:24::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-29.20:38:27::SCWPlatform::Opened new HwDB with name design_1_wrapper_28
TRACE::2024-11-29.20:38:27::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:27::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:27::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:27::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:27::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:27::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2024-11-29.20:38:27::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2024-11-29.20:38:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:27::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:27::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:27::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:27::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:27::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:27::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:27::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:27::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:27::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2024-11-29.20:38:27::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2024-11-29.20:38:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:27::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:27::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:27::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:27::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:27::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:27::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:27::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:27::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:27::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_28
TRACE::2024-11-29.20:38:27::SCWPlatform::Opened existing hwdb design_1_wrapper_28
TRACE::2024-11-29.20:38:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:27::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:27::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:27::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:27::SCWWriter::formatted JSON is {
	"platformName":	"DMA_test3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_test3",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_test3",
	"systems":	[{
			"systemName":	"DMA_test3",
			"systemDesc":	"DMA_test3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_test3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e232198083202afe810964eb68ea3c66",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2d1471f907641f6f73f39b330779f11e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-11-29.20:38:28::SCWPlatform::Clearing the existing platform
TRACE::2024-11-29.20:38:28::SCWSystem::Clearing the existing sysconfig
TRACE::2024-11-29.20:38:28::SCWBDomain::clearing the fsbl build
TRACE::2024-11-29.20:38:28::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:28::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:28::SCWSystem::Clearing the domains completed.
TRACE::2024-11-29.20:38:28::SCWPlatform::Clearing the opened hw db.
TRACE::2024-11-29.20:38:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:28::SCWPlatform:: Platform location is C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:28::SCWPlatform::Removing the HwDB with name C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:28::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:28::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:28::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:28::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:28::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:28::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened new HwDB with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWReader::Active system found as  DMA_test3
TRACE::2024-11-29.20:38:31::SCWReader::Handling sysconfig DMA_test3
TRACE::2024-11-29.20:38:31::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-29.20:38:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-29.20:38:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:31::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:31::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-11-29.20:38:31::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-11-29.20:38:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:38:31::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:31::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:31::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:31::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:31::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2024-11-29.20:38:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-29.20:38:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:31::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:31::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWReader::No isolation master present  
TRACE::2024-11-29.20:38:31::SCWDomain::checking for install qemu data   : 
TRACE::2024-11-29.20:38:31::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2024-11-29.20:38:31::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:31::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:31::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:38:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:38:31::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-11-29.20:38:31::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:31::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:31::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWReader::No isolation master present  
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:31::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:31::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:31::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:31::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::In reload Mss file.
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:31::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2024-11-29.20:38:31::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2024-11-29.20:38:31::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2024-11-29.20:38:31::SCWMssOS::Cleared the swdb table entry
TRACE::2024-11-29.20:38:31::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:38:31::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:38:31::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:31::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:31::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:31::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:31::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:32::SCWMssOS::In reload Mss file.
TRACE::2024-11-29.20:38:32::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:32::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:32::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:32::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:32::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:32::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:32::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:32::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:32::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:32::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:32::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:32::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:38:32::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:38:32::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:32::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:32::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:32::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:32::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:32::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:32::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:32::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:32::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:32::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:32::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:38:32::SCWMssOS::Removing the swdes entry for  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2024-11-29.20:38:50::SCWPlatform::Started generating the artifacts platform DMA_test3
TRACE::2024-11-29.20:38:50::SCWPlatform::Sanity checking of platform is completed
LOG::2024-11-29.20:38:50::SCWPlatform::Started generating the artifacts for system configuration DMA_test3
LOG::2024-11-29.20:38:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-11-29.20:38:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-11-29.20:38:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-29.20:38:50::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-11-29.20:38:50::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:50::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:50::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:50::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:38:50::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:38:50::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:38:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:38:50::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:38:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:38:50::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:50::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:38:50::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:38:50::SCWBDomain::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-11-29.20:38:50::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-29.20:38:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-11-29.20:38:50::SCWBDomain::System Command Ran  C:&  cd  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl & make 
TRACE::2024-11-29.20:38:50::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2024-11-29.20:38:50::SCWBDomain::make[1]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp'
TRACE::2024-11-29.20:38:50::SCWBDomain::

TRACE::2024-11-29.20:38:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axicdma_v4_6/src"

TRACE::2024-11-29.20:38:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axicdma_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-29.20:38:50::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-29.20:38:50::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:50::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:50::SCWBDomain::ps7_cortexa9_0/libsrc/axicdma_v4_6/src'

TRACE::2024-11-29.20:38:50::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:50::SCWBDomain::s7_cortexa9_0/libsrc/axicdma_v4_6/src'

TRACE::2024-11-29.20:38:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-29.20:38:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-29.20:38:50::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-29.20:38:50::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:50::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:50::SCWBDomain::ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2024-11-29.20:38:50::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:50::SCWBDomain::s7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2024-11-29.20:38:50::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-29.20:38:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-29.20:38:50::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-29.20:38:50::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:50::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:50::SCWBDomain::ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-11-29.20:38:50::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:50::SCWBDomain::s7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-29.20:38:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:38:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:38:51::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:51::SCWBDomain::ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:51::SCWBDomain::s7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-29.20:38:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:38:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:38:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:51::SCWBDomain::ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:51::SCWBDomain::s7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-29.20:38:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:38:51::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:38:51::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:51::SCWBDomain::ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:51::SCWBDomain::s7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-29.20:38:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-29.20:38:51::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-29.20:38:51::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:51::SCWBDomain::ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:51::SCWBDomain::s7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-29.20:38:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:38:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:38:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:51::SCWBDomain::ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:51::SCWBDomain::s7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-29.20:38:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:38:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:38:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:51::SCWBDomain::ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:51::SCWBDomain::s7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-29.20:38:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:38:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:38:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:51::SCWBDomain::ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:51::SCWBDomain::s7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-29.20:38:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-29.20:38:51::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-29.20:38:51::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:51::SCWBDomain::ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:51::SCWBDomain::s7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2024-11-29.20:38:51::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-29.20:38:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:38:51::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:38:51::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:51::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:51::SCWBDomain::ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2024-11-29.20:38:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:52::SCWBDomain::s7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2024-11-29.20:38:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-29.20:38:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-29.20:38:52::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-29.20:38:52::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:52::SCWBDomain::ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2024-11-29.20:38:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:52::SCWBDomain::s7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2024-11-29.20:38:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-29.20:38:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-29.20:38:52::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-29.20:38:52::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:52::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2024-11-29.20:38:52::SCWBDomain::make[3]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:52::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2024-11-29.20:38:52::SCWBDomain::make[3]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:52::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2024-11-29.20:38:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:52::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2024-11-29.20:38:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-11-29.20:38:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:38:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:38:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:52::SCWBDomain::ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2024-11-29.20:38:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:52::SCWBDomain::s7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2024-11-29.20:38:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-29.20:38:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:38:52::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:38:52::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:52::SCWBDomain::ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2024-11-29.20:38:52::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:52::SCWBDomain::s7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2024-11-29.20:38:52::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-29.20:38:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:38:52::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:38:52::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:52::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:52::SCWBDomain::ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2024-11-29.20:38:53::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:53::SCWBDomain::s7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2024-11-29.20:38:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-29.20:38:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:38:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:38:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:53::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:53::SCWBDomain::ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2024-11-29.20:38:53::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:53::SCWBDomain::s7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2024-11-29.20:38:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-11-29.20:38:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:38:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:38:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:53::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:53::SCWBDomain::ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2024-11-29.20:38:53::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:53::SCWBDomain::s7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2024-11-29.20:38:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-11-29.20:38:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:38:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:38:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:53::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:53::SCWBDomain::ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2024-11-29.20:38:53::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:53::SCWBDomain::s7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2024-11-29.20:38:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axicdma_v4_6/src"

TRACE::2024-11-29.20:38:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axicdma_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-29.20:38:53::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-29.20:38:53::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:53::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:53::SCWBDomain::ps7_cortexa9_0/libsrc/axicdma_v4_6/src'

TRACE::2024-11-29.20:38:53::SCWBDomain::"Compiling axicdma"

TRACE::2024-11-29.20:38:54::SCWBDomain::make[3]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:54::SCWBDomain::ps7_cortexa9_0/libsrc/axicdma_v4_6/src'

TRACE::2024-11-29.20:38:54::SCWBDomain::make[3]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:54::SCWBDomain::s7_cortexa9_0/libsrc/axicdma_v4_6/src'

TRACE::2024-11-29.20:38:54::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:54::SCWBDomain::s7_cortexa9_0/libsrc/axicdma_v4_6/src'

TRACE::2024-11-29.20:38:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-29.20:38:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-29.20:38:54::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-29.20:38:54::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:54::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:54::SCWBDomain::ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2024-11-29.20:38:54::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2024-11-29.20:38:54::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:54::SCWBDomain::s7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2024-11-29.20:38:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-29.20:38:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-11-29.20:38:54::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-11-29.20:38:54::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:54::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:54::SCWBDomain::ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-11-29.20:38:54::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2024-11-29.20:38:54::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:54::SCWBDomain::s7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2024-11-29.20:38:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-29.20:38:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-29.20:38:55::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-29.20:38:55::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:55::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:55::SCWBDomain::ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2024-11-29.20:38:55::SCWBDomain::"Compiling ddrps"

TRACE::2024-11-29.20:38:55::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:55::SCWBDomain::s7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2024-11-29.20:38:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-29.20:38:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:38:55::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:38:55::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-29.20:38:55::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:55::SCWBDomain::ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2024-11-29.20:38:55::SCWBDomain::"Compiling devcfg"

TRACE::2024-11-29.20:38:56::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:56::SCWBDomain::s7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2024-11-29.20:38:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-29.20:38:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-29.20:38:56::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-29.20:38:56::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:56::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:56::SCWBDomain::ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2024-11-29.20:38:56::SCWBDomain::"Compiling dmaps"

TRACE::2024-11-29.20:38:57::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:57::SCWBDomain::s7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2024-11-29.20:38:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-29.20:38:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-29.20:38:57::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-29.20:38:57::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:38:57::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:57::SCWBDomain::ps7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2024-11-29.20:38:57::SCWBDomain::"Compiling emacps"

TRACE::2024-11-29.20:38:58::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:38:58::SCWBDomain::s7_cortexa9_0/libsrc/emacps_v3_10/src'

TRACE::2024-11-29.20:38:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-29.20:38:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:38:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:38:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-29.20:38:59::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:38:59::SCWBDomain::ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2024-11-29.20:38:59::SCWBDomain::"Compiling gpiops"

TRACE::2024-11-29.20:39:00::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:39:00::SCWBDomain::s7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2024-11-29.20:39:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-29.20:39:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:00::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:39:00::SCWBDomain::ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2024-11-29.20:39:00::SCWBDomain::"Compiling qspips"

TRACE::2024-11-29.20:39:01::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:39:01::SCWBDomain::s7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2024-11-29.20:39:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-29.20:39:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:01::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:01::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:39:01::SCWBDomain::ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2024-11-29.20:39:01::SCWBDomain::"Compiling scugic"

TRACE::2024-11-29.20:39:02::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:39:02::SCWBDomain::s7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2024-11-29.20:39:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-29.20:39:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:39:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:39:02::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:02::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:39:02::SCWBDomain::ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2024-11-29.20:39:02::SCWBDomain::"Compiling scutimer"

TRACE::2024-11-29.20:39:03::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:39:03::SCWBDomain::s7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2024-11-29.20:39:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-29.20:39:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:03::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:03::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:39:03::SCWBDomain::ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2024-11-29.20:39:03::SCWBDomain::"Compiling scuwdt"

TRACE::2024-11-29.20:39:03::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:39:03::SCWBDomain::s7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2024-11-29.20:39:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-29.20:39:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-11-29.20:39:03::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-11-29.20:39:03::SCWBDomain::les -g -Wall -Wextra"

TRACE::2024-11-29.20:39:04::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:39:04::SCWBDomain::ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2024-11-29.20:39:04::SCWBDomain::"Compiling sdps"

TRACE::2024-11-29.20:39:05::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:39:05::SCWBDomain::s7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2024-11-29.20:39:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-29.20:39:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-29.20:39:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-29.20:39:05::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:05::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:39:05::SCWBDomain::ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2024-11-29.20:39:05::SCWBDomain::"Compiling standalone"

TRACE::2024-11-29.20:39:10::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:39:10::SCWBDomain::s7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2024-11-29.20:39:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-11-29.20:39:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:10::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:39:10::SCWBDomain::ps7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2024-11-29.20:39:10::SCWBDomain::"Compiling ttcps"

TRACE::2024-11-29.20:39:11::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:39:11::SCWBDomain::s7_cortexa9_0/libsrc/ttcps_v3_10/src'

TRACE::2024-11-29.20:39:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-29.20:39:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:11::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:39:11::SCWBDomain::ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2024-11-29.20:39:11::SCWBDomain::"Compiling uartps"

TRACE::2024-11-29.20:39:12::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:39:12::SCWBDomain::s7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2024-11-29.20:39:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-29.20:39:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-29.20:39:12::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-29.20:39:12::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:12::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:39:12::SCWBDomain::ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2024-11-29.20:39:12::SCWBDomain::"Compiling usbps"

TRACE::2024-11-29.20:39:14::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:39:14::SCWBDomain::s7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2024-11-29.20:39:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-29.20:39:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:14::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:39:14::SCWBDomain::ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2024-11-29.20:39:14::SCWBDomain::"Compiling xadcps"

TRACE::2024-11-29.20:39:15::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:39:15::SCWBDomain::s7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2024-11-29.20:39:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2024-11-29.20:39:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:15::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:39:15::SCWBDomain::ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2024-11-29.20:39:15::SCWBDomain::"Compiling XilFFs Library"

TRACE::2024-11-29.20:39:17::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:39:17::SCWBDomain::s7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2024-11-29.20:39:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2024-11-29.20:39:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:17::SCWBDomain::make[2]: Entering directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/
TRACE::2024-11-29.20:39:17::SCWBDomain::ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2024-11-29.20:39:17::SCWBDomain::make[2]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/p
TRACE::2024-11-29.20:39:17::SCWBDomain::s7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2024-11-29.20:39:17::SCWBDomain::'Finished building libraries'

TRACE::2024-11-29.20:39:17::SCWBDomain::make[1]: Leaving directory 'C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2024-11-29.20:39:17::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2024-11-29.20:39:17::SCWBDomain::include -I.

TRACE::2024-11-29.20:39:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-11-29.20:39:18::SCWBDomain::9_0/include -I.

TRACE::2024-11-29.20:39:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-11-29.20:39:18::SCWBDomain::0/include -I.

TRACE::2024-11-29.20:39:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2024-11-29.20:39:18::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2024-11-29.20:39:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-11-29.20:39:18::SCWBDomain::0/include -I.

TRACE::2024-11-29.20:39:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2024-11-29.20:39:18::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2024-11-29.20:39:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-11-29.20:39:18::SCWBDomain::9_0/include -I.

TRACE::2024-11-29.20:39:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2024-11-29.20:39:18::SCWBDomain::0/include -I.

TRACE::2024-11-29.20:39:18::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-11-29.20:39:18::SCWBDomain::9_0/include -I.

TRACE::2024-11-29.20:39:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2024-11-29.20:39:19::SCWBDomain::_cortexa9_0/include -I.

TRACE::2024-11-29.20:39:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2024-11-29.20:39:19::SCWBDomain::9_0/include -I.

TRACE::2024-11-29.20:39:19::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2024-11-29.20:39:19::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-11-29.20:39:19::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2024-11-29.20:39:19::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2024-11-29.20:39:19::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2024-11-29.20:39:19::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2024-11-29.20:39:19::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-11-29.20:39:19::SCWSystem::Checking the domain standalone_domain
LOG::2024-11-29.20:39:19::SCWSystem::Not a boot domain 
LOG::2024-11-29.20:39:19::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-11-29.20:39:19::SCWDomain::Generating domain artifcats
TRACE::2024-11-29.20:39:19::SCWMssOS::Generating standalone artifcats
TRACE::2024-11-29.20:39:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/sw/DMA_test3/qemu/
TRACE::2024-11-29.20:39:19::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/export/DMA_test3/sw/DMA_test3/standalone_domain/qemu/
TRACE::2024-11-29.20:39:19::SCWMssOS:: Copying the user libraries. 
TRACE::2024-11-29.20:39:19::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:19::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:19::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:19::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:39:19::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:19::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:39:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:39:19::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:39:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:39:19::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:39:19::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:39:19::SCWMssOS::No sw design opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:39:19::SCWMssOS::mss exists loading the mss file  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:39:19::SCWMssOS::Opened the sw design from mss  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:39:19::SCWMssOS::Adding the swdes entry C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2024-11-29.20:39:19::SCWMssOS::updating the scw layer about changes
TRACE::2024-11-29.20:39:19::SCWMssOS::Opened the sw design.  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:39:19::SCWMssOS::Completed writing the mss file at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2024-11-29.20:39:19::SCWMssOS::Mss edits present, copying mssfile into export location C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:39:19::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-11-29.20:39:19::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-11-29.20:39:19::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-11-29.20:39:19::SCWMssOS::doing bsp build ... 
TRACE::2024-11-29.20:39:19::SCWMssOS::System Command Ran  C: & cd  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2024-11-29.20:39:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axicdma_v4_6/src"

TRACE::2024-11-29.20:39:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axicdma_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-29.20:39:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-29.20:39:19::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:19::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-29.20:39:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-11-29.20:39:19::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-11-29.20:39:19::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-29.20:39:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-29.20:39:20::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-29.20:39:20::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-29.20:39:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:39:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:39:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-29.20:39:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:39:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:39:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-29.20:39:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:39:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:39:20::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-29.20:39:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-29.20:39:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-29.20:39:20::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-29.20:39:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:39:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:39:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-29.20:39:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:39:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:39:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-29.20:39:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:39:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:39:20::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-29.20:39:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-11-29.20:39:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-11-29.20:39:20::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-29.20:39:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:39:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:39:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-29.20:39:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-29.20:39:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-29.20:39:21::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-29.20:39:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-11-29.20:39:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-11-29.20:39:21::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-11-29.20:39:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:39:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:39:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-29.20:39:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:39:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:39:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-29.20:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:39:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:39:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-29.20:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-11-29.20:39:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-11-29.20:39:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axicdma_v4_6/src"

TRACE::2024-11-29.20:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axicdma_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-29.20:39:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-29.20:39:22::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:22::SCWMssOS::"Compiling axicdma"

TRACE::2024-11-29.20:39:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2024-11-29.20:39:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-11-29.20:39:23::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-11-29.20:39:23::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:23::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2024-11-29.20:39:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2024-11-29.20:39:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2024-11-29.20:39:23::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2024-11-29.20:39:23::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:23::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2024-11-29.20:39:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2024-11-29.20:39:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-29.20:39:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-29.20:39:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:23::SCWMssOS::"Compiling ddrps"

TRACE::2024-11-29.20:39:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2024-11-29.20:39:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:24::SCWMssOS::"Compiling devcfg"

TRACE::2024-11-29.20:39:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2024-11-29.20:39:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-29.20:39:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-29.20:39:25::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:25::SCWMssOS::"Compiling dmaps"

TRACE::2024-11-29.20:39:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_10/src"

TRACE::2024-11-29.20:39:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-11-29.20:39:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-11-29.20:39:26::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:26::SCWMssOS::"Compiling emacps"

TRACE::2024-11-29.20:39:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2024-11-29.20:39:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:27::SCWMssOS::"Compiling gpiops"

TRACE::2024-11-29.20:39:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2024-11-29.20:39:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:29::SCWMssOS::"Compiling qspips"

TRACE::2024-11-29.20:39:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2024-11-29.20:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:30::SCWMssOS::"Compiling scugic"

TRACE::2024-11-29.20:39:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2024-11-29.20:39:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-11-29.20:39:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-11-29.20:39:31::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:31::SCWMssOS::"Compiling scutimer"

TRACE::2024-11-29.20:39:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2024-11-29.20:39:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:32::SCWMssOS::"Compiling scuwdt"

TRACE::2024-11-29.20:39:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2024-11-29.20:39:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-11-29.20:39:33::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-11-29.20:39:33::SCWMssOS::les -g -Wall -Wextra"

TRACE::2024-11-29.20:39:33::SCWMssOS::"Compiling sdps"

TRACE::2024-11-29.20:39:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2024-11-29.20:39:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-11-29.20:39:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-11-29.20:39:35::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:35::SCWMssOS::"Compiling standalone"

TRACE::2024-11-29.20:39:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_10/src"

TRACE::2024-11-29.20:39:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:42::SCWMssOS::"Compiling ttcps"

TRACE::2024-11-29.20:39:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2024-11-29.20:39:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:43::SCWMssOS::"Compiling uartps"

TRACE::2024-11-29.20:39:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2024-11-29.20:39:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-11-29.20:39:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-11-29.20:39:45::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2024-11-29.20:39:45::SCWMssOS::"Compiling usbps"

TRACE::2024-11-29.20:39:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2024-11-29.20:39:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-11-29.20:39:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-11-29.20:39:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2024-11-29.20:39:47::SCWMssOS::"Compiling xadcps"

TRACE::2024-11-29.20:39:48::SCWMssOS::'Finished building libraries'

TRACE::2024-11-29.20:39:48::SCWMssOS::Copying to export directory.
TRACE::2024-11-29.20:39:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-11-29.20:39:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-11-29.20:39:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-11-29.20:39:48::SCWSystem::Completed Processing the sysconfig DMA_test3
LOG::2024-11-29.20:39:48::SCWPlatform::Completed generating the artifacts for system configuration DMA_test3
TRACE::2024-11-29.20:39:48::SCWPlatform::Started preparing the platform 
TRACE::2024-11-29.20:39:48::SCWSystem::Writing the bif file for system config DMA_test3
TRACE::2024-11-29.20:39:48::SCWSystem::dir created 
TRACE::2024-11-29.20:39:48::SCWSystem::Writing the bif 
TRACE::2024-11-29.20:39:48::SCWPlatform::Started writing the spfm file 
TRACE::2024-11-29.20:39:48::SCWPlatform::Started writing the xpfm file 
TRACE::2024-11-29.20:39:48::SCWPlatform::Completed generating the platform
TRACE::2024-11-29.20:39:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:39:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:39:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:39:48::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:39:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:39:48::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:39:48::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:39:48::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-11-29.20:39:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:39:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:39:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:39:48::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:39:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:39:48::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:39:48::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:39:48::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:39:48::SCWWriter::formatted JSON is {
	"platformName":	"DMA_test3",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_test3",
	"platHandOff":	"C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_test3",
	"systems":	[{
			"systemName":	"DMA_test3",
			"systemDesc":	"DMA_test3",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_test3",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e232198083202afe810964eb68ea3c66",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2d1471f907641f6f73f39b330779f11e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-11-29.20:39:48::SCWPlatform::updated the xpfm file.
TRACE::2024-11-29.20:39:48::SCWPlatform::Trying to open the hw design at C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:48::SCWPlatform::DSA given C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:48::SCWPlatform::DSA absoulate path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:48::SCWPlatform::DSA directory C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw
TRACE::2024-11-29.20:39:48::SCWPlatform:: Platform Path C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/hw/design_1_wrapper.xsa
TRACE::2024-11-29.20:39:48::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2024-11-29.20:39:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_29
TRACE::2024-11-29.20:39:48::SCWPlatform::Opened existing hwdb design_1_wrapper_29
TRACE::2024-11-29.20:39:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-11-29.20:39:48::SCWMssOS::Checking the sw design at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2024-11-29.20:39:48::SCWMssOS::DEBUG:  swdes dump  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-11-29.20:39:48::SCWMssOS::Sw design exists and opened at  C:/git_repos/mnist_neuralnet/fpga/milestone2/projects/DMA_test3/DMA_test3/ps7_cortexa9_0/standalone_domain/bsp/system.mss
