From 074fe8135d1d8f0127d1d129a414561390b1c3c4 Mon Sep 17 00:00:00 2001
From: Anil Patel <anil.patel@softwebsolutions.com>
Date: Tue, 21 Nov 2023 22:02:25 +0530
Subject: [PATCH 4/5] sm2s-rzg2ul: Added correct DDR param files

Signed-off-by: Anil Patel <anil.patel@softwebsolutions.com>
---
 .../rz/common/drivers/ddr/param_swizzle.c     | 24 +++++++++----------
 1 file changed, 12 insertions(+), 12 deletions(-)

diff --git a/plat/renesas/rz/common/drivers/ddr/param_swizzle.c b/plat/renesas/rz/common/drivers/ddr/param_swizzle.c
index 59b8501e6..c480c9324 100644
--- a/plat/renesas/rz/common/drivers/ddr/param_swizzle.c
+++ b/plat/renesas/rz/common/drivers/ddr/param_swizzle.c
@@ -44,30 +44,30 @@ const uint32_t mc_phy_settings_tbl[MC_PHYSET_NUM][2] = {
 const uint32_t swizzle_mc_tbl[SWIZZLE_MC_NUM][2] = {
 	{DDRMC_R030,	0x00000000	},
 	{DDRMC_R031,	0x00000000	},
-	{DDRMC_R032,	0x18171D1C	},
-	{DDRMC_R033,	0x0D000A09	},
-	{DDRMC_R034,	0x1F0B1000	},
-	{DDRMC_R035,	0x1E140E0C	},
-	{DDRMC_R036,	0x191A121B	},
-	{DDRMC_R037,	0x00131516	},
+	{DDRMC_R032,	0x00000011	},
+	{DDRMC_R033,	0x00000000	},
+	{DDRMC_R034,	0x00000009	},
+	{DDRMC_R035,	0x00000000	},
+	{DDRMC_R036,	0x00000000	},
+	{DDRMC_R037,	0x00000000	},
 	{DDRMC_R038,	0x00000000	}
 };
 
 const uint32_t swizzle_phy_tbl[SIZZLE_PHY_NUM][2] = {
 	{DDRPHY_R29,	0x00000000	},
-	{DDRPHY_R11,	0x0C050D08	},
+	{DDRPHY_R11,	0x03020100	},
 	{DDRPHY_R29,	0x00000001	},
-	{DDRPHY_R11,	0x0A17180B	},
+	{DDRPHY_R11,	0x07060504	},
 	{DDRPHY_R29,	0x00000002	},
-	{DDRPHY_R11,	0x190E0709	},
+	{DDRPHY_R11,	0x0B0A0908	},
 	{DDRPHY_R29,	0x00000003	},
-	{DDRPHY_R11,	0x0F140206	},
+	{DDRPHY_R11,	0x0E0F0D0C	},
 	{DDRPHY_R29,	0x00000004	},
 	{DDRPHY_R11,	0x13121110	},
 	{DDRPHY_R29,	0x00000005	},
-	{DDRPHY_R11,	0x03000416	},
+	{DDRPHY_R11,	0x17161514	},
 	{DDRPHY_R29,	0x00000006	},
-	{DDRPHY_R11,	0x1B1A1501	},
+	{DDRPHY_R11,	0x1B1A1918	},
 	{DDRPHY_R29,	0x00000007	},
 	{DDRPHY_R11,	0x001E1D1C	}
 };
-- 
2.25.1

