$comment
	File created using the following command:
		vcd file Circuito_Combinacional_5_3bit.msim.vcd -direction
$end
$date
	Sun Apr 23 13:05:20 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Circuito_Combinacional_5_3bit_vlg_vec_tst $end
$var reg 1 ! B0 $end
$var reg 1 " B1 $end
$var reg 1 # B2 $end
$var reg 1 $ B3 $end
$var reg 1 % B4 $end
$var wire 1 & S0 $end
$var wire 1 ' S1 $end
$var wire 1 ( S2 $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / S0~output_o $end
$var wire 1 0 S1~output_o $end
$var wire 1 1 S2~output_o $end
$var wire 1 2 B4~input_o $end
$var wire 1 3 B3~input_o $end
$var wire 1 4 B1~input_o $end
$var wire 1 5 B0~input_o $end
$var wire 1 6 B2~input_o $end
$var wire 1 7 inst|inst11~0_combout $end
$var wire 1 8 inst|inst11~1_combout $end
$var wire 1 9 inst4|inst15~0_combout $end
$var wire 1 : inst4|inst15~1_combout $end
$var wire 1 ; inst5|inst15~0_combout $end
$var wire 1 < inst5|inst15~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
0%
1&
0'
0(
0)
1*
x+
1,
1-
1.
1/
00
01
02
03
04
15
06
07
08
09
0:
1;
0<
$end
#60000
0!
05
18
0/
0&
#70000
1"
14
0;
19
1:
10
1'
#150000
0"
04
1;
09
0:
00
0'
#170000
1#
16
0;
19
08
1/
1&
1:
10
1'
#240000
0#
06
1;
09
18
0/
0&
0:
00
0'
#260000
1$
13
17
1<
11
1(
#370000
0$
03
07
0<
01
0(
#390000
1%
12
08
1<
11
1/
1&
1(
#500000
0%
02
18
0<
01
0/
0&
0(
#1000000
