{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683384660250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683384660250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 20:21:00 2023 " "Processing started: Sat May 06 20:21:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683384660250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384660250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipe_reg4 -c pipe_reg4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipe_reg4 -c pipe_reg4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384660251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683384660595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683384660596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_reg4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg4-pipe4 " "Found design unit 1: pipe_reg4-pipe4" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683384668275 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg4 " "Found entity 1: pipe_reg4" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683384668275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipe_reg4 " "Elaborating entity \"pipe_reg4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683384668304 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_EX_2 pipe_reg4.vhd(38) " "VHDL Process Statement warning at pipe_reg4.vhd(38): signal \"instr_EX_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683384668305 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux10_out_1 pipe_reg4.vhd(39) " "VHDL Process Statement warning at pipe_reg4.vhd(39): signal \"mux10_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683384668305 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu1_out_1 pipe_reg4.vhd(40) " "VHDL Process Statement warning at pipe_reg4.vhd(40): signal \"alu1_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683384668306 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d2_3 pipe_reg4.vhd(41) " "VHDL Process Statement warning at pipe_reg4.vhd(41): signal \"rf_d2_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683384668306 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a3_3 pipe_reg4.vhd(42) " "VHDL Process Statement warning at pipe_reg4.vhd(42): signal \"rf_a3_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683384668306 "|pipe_reg4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu3_out_1 pipe_reg4.vhd(43) " "VHDL Process Statement warning at pipe_reg4.vhd(43): signal \"alu3_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683384668306 "|pipe_reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instr pipe_reg4.vhd(35) " "VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable \"instr\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683384668306 "|pipe_reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux10_out pipe_reg4.vhd(35) " "VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable \"mux10_out\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683384668306 "|pipe_reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem2_address pipe_reg4.vhd(35) " "VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable \"mem2_address\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683384668306 "|pipe_reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem2_data pipe_reg4.vhd(35) " "VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable \"mem2_data\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683384668306 "|pipe_reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a3 pipe_reg4.vhd(35) " "VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable \"rf_a3\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683384668306 "|pipe_reg4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu3_out pipe_reg4.vhd(35) " "VHDL Process Statement warning at pipe_reg4.vhd(35): inferring latch(es) for signal or variable \"alu3_out\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683384668306 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[0\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[0\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668308 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[1\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[1\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668308 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[2\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[2\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668308 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[3\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[3\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668308 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[4\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[4\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668308 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[5\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[5\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668308 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[6\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[6\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668308 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[7\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[7\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668308 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[8\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[8\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[9\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[9\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[10\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[10\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[11\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[11\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[12\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[12\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[13\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[13\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[14\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[14\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu3_out\[15\] pipe_reg4.vhd(35) " "Inferred latch for \"alu3_out\[15\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[0\] pipe_reg4.vhd(35) " "Inferred latch for \"rf_a3\[0\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[1\] pipe_reg4.vhd(35) " "Inferred latch for \"rf_a3\[1\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[2\] pipe_reg4.vhd(35) " "Inferred latch for \"rf_a3\[2\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[0\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[0\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[1\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[1\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[2\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[2\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[3\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[3\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[4\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[4\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[5\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[5\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[6\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[6\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[7\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[7\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[8\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[8\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668309 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[9\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[9\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[10\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[10\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[11\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[11\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[12\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[12\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[13\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[13\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[14\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[14\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_data\[15\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_data\[15\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[0\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[0\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[1\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[1\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[2\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[2\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[3\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[3\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[4\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[4\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[5\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[5\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[6\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[6\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[7\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[7\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[8\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[8\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[9\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[9\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[10\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[10\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[11\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[11\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[12\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[12\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[13\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[13\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[14\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[14\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668310 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem2_address\[15\] pipe_reg4.vhd(35) " "Inferred latch for \"mem2_address\[15\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[0\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[0\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[1\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[1\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[2\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[2\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[3\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[3\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[4\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[4\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[5\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[5\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[6\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[6\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[7\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[7\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[8\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[8\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[9\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[9\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[10\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[10\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[11\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[11\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[12\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[12\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[13\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[13\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[14\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[14\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux10_out\[15\] pipe_reg4.vhd(35) " "Inferred latch for \"mux10_out\[15\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[0\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[0\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[1\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[1\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668311 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[2\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[2\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[3\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[3\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[4\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[4\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[5\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[5\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[6\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[6\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[7\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[7\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[8\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[8\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[9\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[9\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[10\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[10\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[11\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[11\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[12\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[12\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[13\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[13\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[14\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[14\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[15\] pipe_reg4.vhd(35) " "Inferred latch for \"instr\[15\]\" at pipe_reg4.vhd(35)" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384668312 "|pipe_reg4"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683384668729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683384669054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683384669054 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "pipe_reg4.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg4/pipe_reg4.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683384669091 "|pipe_reg4|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683384669091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "346 " "Implemented 346 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "88 " "Implemented 88 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683384669091 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683384669091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683384669091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683384669091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683384669104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 20:21:09 2023 " "Processing ended: Sat May 06 20:21:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683384669104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683384669104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683384669104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384669104 ""}
