// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_HH_
#define _softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_18s_17ns_26_1_1.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_exp_table4.h"
#include "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_invert_table5.h"

namespace ap_rtl {

struct softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<3> > data_V_address0;
    sc_out< sc_logic > data_V_ce0;
    sc_in< sc_lv<16> > data_V_q0;
    sc_out< sc_lv<3> > data_V_address1;
    sc_out< sc_logic > data_V_ce1;
    sc_in< sc_lv<16> > data_V_q1;
    sc_out< sc_lv<3> > res_V_address0;
    sc_out< sc_logic > res_V_ce0;
    sc_out< sc_logic > res_V_we0;
    sc_out< sc_lv<16> > res_V_d0;


    // Module declarations
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s);

    ~softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s();

    sc_trace_file* mVcdFile;

    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_exp_table4* exp_table4_U;
    softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config12_s_invert_table5* invert_table5_U;
    myproject_mul_mul_18s_17ns_26_1_1<1,1,18,17,26>* myproject_mul_mul_18s_17ns_26_1_1_U30;
    myproject_mul_mul_18s_17ns_26_1_1<1,1,18,17,26>* myproject_mul_mul_18s_17ns_26_1_1_U31;
    myproject_mul_mul_18s_17ns_26_1_1<1,1,18,17,26>* myproject_mul_mul_18s_17ns_26_1_1_U32;
    myproject_mul_mul_18s_17ns_26_1_1<1,1,18,17,26>* myproject_mul_mul_18s_17ns_26_1_1_U33;
    myproject_mul_mul_18s_17ns_26_1_1<1,1,18,17,26>* myproject_mul_mul_18s_17ns_26_1_1_U34;
    myproject_mul_mul_18s_17ns_26_1_1<1,1,18,17,26>* myproject_mul_mul_18s_17ns_26_1_1_U35;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state18_pp0_stage5_iter2;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<10> > exp_table4_address0;
    sc_signal< sc_logic > exp_table4_ce0;
    sc_signal< sc_lv<17> > exp_table4_q0;
    sc_signal< sc_lv<10> > invert_table5_address0;
    sc_signal< sc_logic > invert_table5_ce0;
    sc_signal< sc_lv<18> > invert_table5_q0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > data_V_load_reg_1362;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state20_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<16> > data_V_load_100_reg_1368;
    sc_signal< sc_lv<16> > data_V_load_101_reg_1384;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter2;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<16> > data_V_load_102_reg_1390;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_fu_310_p2;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_reg_1406;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter2;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > tmp_i_i7_i_i_fu_319_p2;
    sc_signal< sc_lv<1> > tmp_i_i7_i_i_reg_1416;
    sc_signal< sc_lv<16> > data_V_load_103_reg_1426;
    sc_signal< sc_lv<16> > data_V_load_104_reg_1432;
    sc_signal< sc_lv<2> > agg_result_i_i_i_fu_342_p3;
    sc_signal< sc_lv<2> > agg_result_i_i_i_reg_1438;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage4_iter2;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<1> > tmp_i_i4_i_fu_355_p2;
    sc_signal< sc_lv<1> > tmp_i_i4_i_reg_1448;
    sc_signal< sc_lv<10> > y_V_1_fu_790_p3;
    sc_signal< sc_lv<10> > y_V_1_reg_1468;
    sc_signal< sc_lv<10> > y_V_2_fu_824_p3;
    sc_signal< sc_lv<10> > y_V_2_reg_1473;
    sc_signal< sc_lv<10> > y_V_3_fu_858_p3;
    sc_signal< sc_lv<10> > y_V_3_reg_1478;
    sc_signal< sc_lv<10> > y_V_4_fu_892_p3;
    sc_signal< sc_lv<10> > y_V_4_reg_1483;
    sc_signal< sc_lv<10> > y_V_5_fu_926_p3;
    sc_signal< sc_lv<10> > y_V_5_reg_1488;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1493;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1493_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1504;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1504_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1515;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1515_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1526;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1526_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_1537;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_1537_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_5_V_reg_1548;
    sc_signal< sc_lv<17> > exp_res_5_V_reg_1548_pp0_iter3_reg;
    sc_signal< sc_lv<10> > y_V_6_fu_1221_p3;
    sc_signal< sc_lv<10> > y_V_6_reg_1553;
    sc_signal< sc_lv<26> > OP2_V_cast_fu_1233_p1;
    sc_signal< sc_lv<26> > OP2_V_cast_reg_1563;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > agg_result_i_i_i_i_fu_314_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > agg_result_i_i8_i_i_cast_cast_fu_323_p3;
    sc_signal< sc_lv<64> > agg_result_i_i_i_cast_fu_350_p1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > agg_result_i_i5_i_cast_cast_fu_359_p3;
    sc_signal< sc_lv<64> > x_max_V_cast_fu_386_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > tmp_24_fu_759_p1;
    sc_signal< sc_lv<64> > tmp_24_1_fu_934_p1;
    sc_signal< sc_lv<64> > tmp_24_2_fu_938_p1;
    sc_signal< sc_lv<64> > tmp_24_3_fu_942_p1;
    sc_signal< sc_lv<64> > tmp_24_4_fu_946_p1;
    sc_signal< sc_lv<64> > tmp_24_5_fu_950_p1;
    sc_signal< sc_lv<64> > tmp_1_fu_1229_p1;
    sc_signal< sc_lv<1> > grp_fu_304_p2;
    sc_signal< sc_lv<2> > agg_result_i_i8_i_i_fu_335_p3;
    sc_signal< sc_lv<2> > agg_result_i_i_i_i_cast_fu_332_p1;
    sc_signal< sc_lv<3> > agg_result_i_i5_i_fu_371_p3;
    sc_signal< sc_lv<3> > agg_result_i_i_i_cast8_fu_368_p1;
    sc_signal< sc_lv<3> > x_max_V_fu_378_p3;
    sc_signal< sc_lv<17> > tmp_14_fu_391_p1;
    sc_signal< sc_lv<17> > tmp_15_fu_394_p1;
    sc_signal< sc_lv<17> > p_Val2_4_fu_398_p2;
    sc_signal< sc_lv<1> > tmp_748_fu_412_p3;
    sc_signal< sc_lv<1> > tmp_747_fu_404_p3;
    sc_signal< sc_lv<1> > tmp_20_fu_420_p2;
    sc_signal< sc_lv<1> > p_Result_0_not_fu_438_p2;
    sc_signal< sc_lv<17> > tmp_14_1_fu_450_p1;
    sc_signal< sc_lv<17> > p_Val2_4_1_fu_453_p2;
    sc_signal< sc_lv<1> > tmp_750_fu_467_p3;
    sc_signal< sc_lv<1> > tmp_749_fu_459_p3;
    sc_signal< sc_lv<1> > tmp_20_1_fu_475_p2;
    sc_signal< sc_lv<1> > p_Result_1_not_fu_493_p2;
    sc_signal< sc_lv<17> > tmp_14_2_fu_505_p1;
    sc_signal< sc_lv<17> > p_Val2_4_2_fu_508_p2;
    sc_signal< sc_lv<1> > tmp_752_fu_522_p3;
    sc_signal< sc_lv<1> > tmp_751_fu_514_p3;
    sc_signal< sc_lv<1> > tmp_20_2_fu_530_p2;
    sc_signal< sc_lv<1> > p_Result_2_not_fu_548_p2;
    sc_signal< sc_lv<17> > tmp_14_3_fu_560_p1;
    sc_signal< sc_lv<17> > p_Val2_4_3_fu_563_p2;
    sc_signal< sc_lv<1> > tmp_754_fu_577_p3;
    sc_signal< sc_lv<1> > tmp_753_fu_569_p3;
    sc_signal< sc_lv<1> > tmp_20_3_fu_585_p2;
    sc_signal< sc_lv<1> > p_Result_3_not_fu_603_p2;
    sc_signal< sc_lv<17> > tmp_14_4_fu_615_p1;
    sc_signal< sc_lv<17> > p_Val2_4_4_fu_618_p2;
    sc_signal< sc_lv<1> > tmp_756_fu_632_p3;
    sc_signal< sc_lv<1> > tmp_755_fu_624_p3;
    sc_signal< sc_lv<1> > tmp_20_4_fu_640_p2;
    sc_signal< sc_lv<1> > p_Result_4_not_fu_658_p2;
    sc_signal< sc_lv<17> > tmp_14_5_fu_670_p1;
    sc_signal< sc_lv<17> > p_Val2_4_5_fu_673_p2;
    sc_signal< sc_lv<1> > tmp_758_fu_687_p3;
    sc_signal< sc_lv<1> > tmp_757_fu_679_p3;
    sc_signal< sc_lv<1> > tmp_20_5_fu_695_p2;
    sc_signal< sc_lv<1> > p_Result_511_not_fu_713_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_fu_432_p2;
    sc_signal< sc_lv<10> > tmp_fu_725_p4;
    sc_signal< sc_lv<1> > underflow_fu_426_p2;
    sc_signal< sc_lv<1> > brmerge_fu_444_p2;
    sc_signal< sc_lv<10> > tmp_s_fu_735_p3;
    sc_signal< sc_lv<10> > tmp_165_fu_743_p3;
    sc_signal< sc_lv<10> > y_V_fu_751_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_1_fu_487_p2;
    sc_signal< sc_lv<10> > tmp_166_fu_764_p4;
    sc_signal< sc_lv<1> > underflow_1_fu_481_p2;
    sc_signal< sc_lv<1> > brmerge1_fu_499_p2;
    sc_signal< sc_lv<10> > tmp_167_fu_774_p3;
    sc_signal< sc_lv<10> > tmp_168_fu_782_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_2_fu_542_p2;
    sc_signal< sc_lv<10> > tmp_169_fu_798_p4;
    sc_signal< sc_lv<1> > underflow_2_fu_536_p2;
    sc_signal< sc_lv<1> > brmerge2_fu_554_p2;
    sc_signal< sc_lv<10> > tmp_170_fu_808_p3;
    sc_signal< sc_lv<10> > tmp_171_fu_816_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_3_fu_597_p2;
    sc_signal< sc_lv<10> > tmp_172_fu_832_p4;
    sc_signal< sc_lv<1> > underflow_3_fu_591_p2;
    sc_signal< sc_lv<1> > brmerge3_fu_609_p2;
    sc_signal< sc_lv<10> > tmp_173_fu_842_p3;
    sc_signal< sc_lv<10> > tmp_174_fu_850_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_4_fu_652_p2;
    sc_signal< sc_lv<10> > tmp_175_fu_866_p4;
    sc_signal< sc_lv<1> > underflow_4_fu_646_p2;
    sc_signal< sc_lv<1> > brmerge4_fu_664_p2;
    sc_signal< sc_lv<10> > tmp_176_fu_876_p3;
    sc_signal< sc_lv<10> > tmp_177_fu_884_p3;
    sc_signal< sc_lv<1> > brmerge_i_i_5_fu_707_p2;
    sc_signal< sc_lv<10> > tmp_178_fu_900_p4;
    sc_signal< sc_lv<1> > underflow_5_fu_701_p2;
    sc_signal< sc_lv<1> > brmerge5_fu_719_p2;
    sc_signal< sc_lv<10> > tmp_179_fu_910_p3;
    sc_signal< sc_lv<10> > tmp_180_fu_918_p3;
    sc_signal< sc_lv<18> > p_Val2_9_fu_954_p1;
    sc_signal< sc_lv<18> > p_Val2_23_fu_957_p1;
    sc_signal< sc_lv<18> > p_Val2_24_fu_960_p2;
    sc_signal< sc_lv<1> > newsignbit_fu_966_p3;
    sc_signal< sc_lv<18> > p_Val2_1_fu_982_p1;
    sc_signal< sc_lv<18> > p_Val2_2_fu_985_p1;
    sc_signal< sc_lv<18> > p_Val2_5_fu_988_p2;
    sc_signal< sc_lv<1> > newsignbit_1_fu_994_p3;
    sc_signal< sc_lv<18> > p_Val2_25_fu_974_p3;
    sc_signal< sc_lv<18> > p_Val2_26_fu_1002_p3;
    sc_signal< sc_lv<19> > tmp_i_i_i_28_fu_1014_p1;
    sc_signal< sc_lv<19> > tmp_i_i_i5_fu_1010_p1;
    sc_signal< sc_lv<19> > p_Val2_27_fu_1018_p2;
    sc_signal< sc_lv<18> > p_Val2_28_fu_1032_p2;
    sc_signal< sc_lv<1> > newsignbit_2_fu_1038_p3;
    sc_signal< sc_lv<1> > isneg_fu_1024_p3;
    sc_signal< sc_lv<1> > tmp_45_i_i_i_fu_1046_p2;
    sc_signal< sc_lv<1> > p_Result_not_i_i_i_fu_1064_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_i_i_fu_1058_p2;
    sc_signal< sc_lv<1> > underflow_6_fu_1052_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_fu_1070_p2;
    sc_signal< sc_lv<18> > p_Val2_21_mux_i_i_i_fu_1076_p3;
    sc_signal< sc_lv<18> > p_Val2_i_i_i_fu_1084_p3;
    sc_signal< sc_lv<18> > p_Val2_3_fu_1103_p1;
    sc_signal< sc_lv<18> > p_Val2_8_fu_1100_p1;
    sc_signal< sc_lv<18> > p_Val2_6_fu_1107_p2;
    sc_signal< sc_lv<1> > newsignbit_3_fu_1113_p3;
    sc_signal< sc_lv<18> > p_Val2_29_fu_1092_p3;
    sc_signal< sc_lv<18> > p_Val2_30_fu_1121_p3;
    sc_signal< sc_lv<19> > tmp_i_i_29_fu_1133_p1;
    sc_signal< sc_lv<19> > tmp_i_i6_fu_1129_p1;
    sc_signal< sc_lv<19> > p_Val2_31_fu_1137_p2;
    sc_signal< sc_lv<18> > p_Val2_32_fu_1151_p2;
    sc_signal< sc_lv<1> > newsignbit_4_fu_1157_p3;
    sc_signal< sc_lv<1> > isneg_1_fu_1143_p3;
    sc_signal< sc_lv<1> > tmp_45_i_i_fu_1165_p2;
    sc_signal< sc_lv<1> > p_Result_not_i_i_fu_1183_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i2_i_fu_1177_p2;
    sc_signal< sc_lv<10> > tmp_181_fu_1195_p4;
    sc_signal< sc_lv<1> > underflow_7_fu_1171_p2;
    sc_signal< sc_lv<1> > brmerge_i_i7_fu_1189_p2;
    sc_signal< sc_lv<10> > tmp_182_fu_1205_p3;
    sc_signal< sc_lv<10> > tmp_183_fu_1213_p3;
    sc_signal< sc_lv<26> > p_Val2_7_fu_1315_p2;
    sc_signal< sc_lv<26> > p_Val2_7_1_fu_1322_p2;
    sc_signal< sc_lv<26> > p_Val2_7_2_fu_1328_p2;
    sc_signal< sc_lv<26> > p_Val2_7_3_fu_1334_p2;
    sc_signal< sc_lv<26> > p_Val2_7_4_fu_1340_p2;
    sc_signal< sc_lv<26> > p_Val2_7_5_fu_1346_p2;
    sc_signal< sc_lv<17> > p_Val2_7_fu_1315_p1;
    sc_signal< sc_lv<18> > p_Val2_7_1_fu_1322_p0;
    sc_signal< sc_lv<17> > p_Val2_7_1_fu_1322_p1;
    sc_signal< sc_lv<18> > p_Val2_7_2_fu_1328_p0;
    sc_signal< sc_lv<17> > p_Val2_7_2_fu_1328_p1;
    sc_signal< sc_lv<18> > p_Val2_7_3_fu_1334_p0;
    sc_signal< sc_lv<17> > p_Val2_7_3_fu_1334_p1;
    sc_signal< sc_lv<18> > p_Val2_7_4_fu_1340_p0;
    sc_signal< sc_lv<17> > p_Val2_7_4_fu_1340_p1;
    sc_signal< sc_lv<18> > p_Val2_7_5_fu_1346_p0;
    sc_signal< sc_lv<17> > p_Val2_7_5_fu_1346_p1;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to3;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<26> > p_Val2_7_1_fu_1322_p10;
    sc_signal< sc_lv<26> > p_Val2_7_2_fu_1328_p10;
    sc_signal< sc_lv<26> > p_Val2_7_3_fu_1334_p10;
    sc_signal< sc_lv<26> > p_Val2_7_4_fu_1340_p10;
    sc_signal< sc_lv<26> > p_Val2_7_5_fu_1346_p10;
    sc_signal< sc_lv<26> > p_Val2_7_fu_1315_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_pp0_stage4;
    static const sc_lv<6> ap_ST_fsm_pp0_stage5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_OP2_V_cast_fu_1233_p1();
    void thread_agg_result_i_i5_i_cast_cast_fu_359_p3();
    void thread_agg_result_i_i5_i_fu_371_p3();
    void thread_agg_result_i_i8_i_i_cast_cast_fu_323_p3();
    void thread_agg_result_i_i8_i_i_fu_335_p3();
    void thread_agg_result_i_i_i_cast8_fu_368_p1();
    void thread_agg_result_i_i_i_cast_fu_350_p1();
    void thread_agg_result_i_i_i_fu_342_p3();
    void thread_agg_result_i_i_i_i_cast_fu_332_p1();
    void thread_agg_result_i_i_i_i_fu_314_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage5_iter1();
    void thread_ap_block_state13_pp0_stage0_iter2();
    void thread_ap_block_state14_pp0_stage1_iter2();
    void thread_ap_block_state15_pp0_stage2_iter2();
    void thread_ap_block_state16_pp0_stage3_iter2();
    void thread_ap_block_state17_pp0_stage4_iter2();
    void thread_ap_block_state18_pp0_stage5_iter2();
    void thread_ap_block_state19_pp0_stage0_iter3();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage1_iter3();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_idle_pp0_1to3();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_brmerge1_fu_499_p2();
    void thread_brmerge2_fu_554_p2();
    void thread_brmerge3_fu_609_p2();
    void thread_brmerge4_fu_664_p2();
    void thread_brmerge5_fu_719_p2();
    void thread_brmerge_fu_444_p2();
    void thread_brmerge_i_i7_fu_1189_p2();
    void thread_brmerge_i_i_1_fu_487_p2();
    void thread_brmerge_i_i_2_fu_542_p2();
    void thread_brmerge_i_i_3_fu_597_p2();
    void thread_brmerge_i_i_4_fu_652_p2();
    void thread_brmerge_i_i_5_fu_707_p2();
    void thread_brmerge_i_i_fu_432_p2();
    void thread_brmerge_i_i_i2_i_fu_1177_p2();
    void thread_brmerge_i_i_i_fu_1070_p2();
    void thread_brmerge_i_i_i_i_i_fu_1058_p2();
    void thread_data_V_address0();
    void thread_data_V_address1();
    void thread_data_V_ce0();
    void thread_data_V_ce1();
    void thread_exp_table4_address0();
    void thread_exp_table4_ce0();
    void thread_grp_fu_304_p2();
    void thread_invert_table5_address0();
    void thread_invert_table5_ce0();
    void thread_isneg_1_fu_1143_p3();
    void thread_isneg_fu_1024_p3();
    void thread_newsignbit_1_fu_994_p3();
    void thread_newsignbit_2_fu_1038_p3();
    void thread_newsignbit_3_fu_1113_p3();
    void thread_newsignbit_4_fu_1157_p3();
    void thread_newsignbit_fu_966_p3();
    void thread_p_Result_0_not_fu_438_p2();
    void thread_p_Result_1_not_fu_493_p2();
    void thread_p_Result_2_not_fu_548_p2();
    void thread_p_Result_3_not_fu_603_p2();
    void thread_p_Result_4_not_fu_658_p2();
    void thread_p_Result_511_not_fu_713_p2();
    void thread_p_Result_not_i_i_fu_1183_p2();
    void thread_p_Result_not_i_i_i_fu_1064_p2();
    void thread_p_Val2_1_fu_982_p1();
    void thread_p_Val2_21_mux_i_i_i_fu_1076_p3();
    void thread_p_Val2_23_fu_957_p1();
    void thread_p_Val2_24_fu_960_p2();
    void thread_p_Val2_25_fu_974_p3();
    void thread_p_Val2_26_fu_1002_p3();
    void thread_p_Val2_27_fu_1018_p2();
    void thread_p_Val2_28_fu_1032_p2();
    void thread_p_Val2_29_fu_1092_p3();
    void thread_p_Val2_2_fu_985_p1();
    void thread_p_Val2_30_fu_1121_p3();
    void thread_p_Val2_31_fu_1137_p2();
    void thread_p_Val2_32_fu_1151_p2();
    void thread_p_Val2_3_fu_1103_p1();
    void thread_p_Val2_4_1_fu_453_p2();
    void thread_p_Val2_4_2_fu_508_p2();
    void thread_p_Val2_4_3_fu_563_p2();
    void thread_p_Val2_4_4_fu_618_p2();
    void thread_p_Val2_4_5_fu_673_p2();
    void thread_p_Val2_4_fu_398_p2();
    void thread_p_Val2_5_fu_988_p2();
    void thread_p_Val2_6_fu_1107_p2();
    void thread_p_Val2_7_1_fu_1322_p0();
    void thread_p_Val2_7_1_fu_1322_p1();
    void thread_p_Val2_7_1_fu_1322_p10();
    void thread_p_Val2_7_2_fu_1328_p0();
    void thread_p_Val2_7_2_fu_1328_p1();
    void thread_p_Val2_7_2_fu_1328_p10();
    void thread_p_Val2_7_3_fu_1334_p0();
    void thread_p_Val2_7_3_fu_1334_p1();
    void thread_p_Val2_7_3_fu_1334_p10();
    void thread_p_Val2_7_4_fu_1340_p0();
    void thread_p_Val2_7_4_fu_1340_p1();
    void thread_p_Val2_7_4_fu_1340_p10();
    void thread_p_Val2_7_5_fu_1346_p0();
    void thread_p_Val2_7_5_fu_1346_p1();
    void thread_p_Val2_7_5_fu_1346_p10();
    void thread_p_Val2_7_fu_1315_p1();
    void thread_p_Val2_7_fu_1315_p10();
    void thread_p_Val2_8_fu_1100_p1();
    void thread_p_Val2_9_fu_954_p1();
    void thread_p_Val2_i_i_i_fu_1084_p3();
    void thread_res_V_address0();
    void thread_res_V_ce0();
    void thread_res_V_d0();
    void thread_res_V_we0();
    void thread_tmp_14_1_fu_450_p1();
    void thread_tmp_14_2_fu_505_p1();
    void thread_tmp_14_3_fu_560_p1();
    void thread_tmp_14_4_fu_615_p1();
    void thread_tmp_14_5_fu_670_p1();
    void thread_tmp_14_fu_391_p1();
    void thread_tmp_15_fu_394_p1();
    void thread_tmp_165_fu_743_p3();
    void thread_tmp_166_fu_764_p4();
    void thread_tmp_167_fu_774_p3();
    void thread_tmp_168_fu_782_p3();
    void thread_tmp_169_fu_798_p4();
    void thread_tmp_170_fu_808_p3();
    void thread_tmp_171_fu_816_p3();
    void thread_tmp_172_fu_832_p4();
    void thread_tmp_173_fu_842_p3();
    void thread_tmp_174_fu_850_p3();
    void thread_tmp_175_fu_866_p4();
    void thread_tmp_176_fu_876_p3();
    void thread_tmp_177_fu_884_p3();
    void thread_tmp_178_fu_900_p4();
    void thread_tmp_179_fu_910_p3();
    void thread_tmp_180_fu_918_p3();
    void thread_tmp_181_fu_1195_p4();
    void thread_tmp_182_fu_1205_p3();
    void thread_tmp_183_fu_1213_p3();
    void thread_tmp_1_fu_1229_p1();
    void thread_tmp_20_1_fu_475_p2();
    void thread_tmp_20_2_fu_530_p2();
    void thread_tmp_20_3_fu_585_p2();
    void thread_tmp_20_4_fu_640_p2();
    void thread_tmp_20_5_fu_695_p2();
    void thread_tmp_20_fu_420_p2();
    void thread_tmp_24_1_fu_934_p1();
    void thread_tmp_24_2_fu_938_p1();
    void thread_tmp_24_3_fu_942_p1();
    void thread_tmp_24_4_fu_946_p1();
    void thread_tmp_24_5_fu_950_p1();
    void thread_tmp_24_fu_759_p1();
    void thread_tmp_45_i_i_fu_1165_p2();
    void thread_tmp_45_i_i_i_fu_1046_p2();
    void thread_tmp_747_fu_404_p3();
    void thread_tmp_748_fu_412_p3();
    void thread_tmp_749_fu_459_p3();
    void thread_tmp_750_fu_467_p3();
    void thread_tmp_751_fu_514_p3();
    void thread_tmp_752_fu_522_p3();
    void thread_tmp_753_fu_569_p3();
    void thread_tmp_754_fu_577_p3();
    void thread_tmp_755_fu_624_p3();
    void thread_tmp_756_fu_632_p3();
    void thread_tmp_757_fu_679_p3();
    void thread_tmp_758_fu_687_p3();
    void thread_tmp_fu_725_p4();
    void thread_tmp_i_i4_i_fu_355_p2();
    void thread_tmp_i_i6_fu_1129_p1();
    void thread_tmp_i_i7_i_i_fu_319_p2();
    void thread_tmp_i_i_29_fu_1133_p1();
    void thread_tmp_i_i_i5_fu_1010_p1();
    void thread_tmp_i_i_i_28_fu_1014_p1();
    void thread_tmp_i_i_i_i_fu_310_p2();
    void thread_tmp_s_fu_735_p3();
    void thread_underflow_1_fu_481_p2();
    void thread_underflow_2_fu_536_p2();
    void thread_underflow_3_fu_591_p2();
    void thread_underflow_4_fu_646_p2();
    void thread_underflow_5_fu_701_p2();
    void thread_underflow_6_fu_1052_p2();
    void thread_underflow_7_fu_1171_p2();
    void thread_underflow_fu_426_p2();
    void thread_x_max_V_cast_fu_386_p1();
    void thread_x_max_V_fu_378_p3();
    void thread_y_V_1_fu_790_p3();
    void thread_y_V_2_fu_824_p3();
    void thread_y_V_3_fu_858_p3();
    void thread_y_V_4_fu_892_p3();
    void thread_y_V_5_fu_926_p3();
    void thread_y_V_6_fu_1221_p3();
    void thread_y_V_fu_751_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
