<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ixgbe_osdep.h source code [master/kernel/linux/kni/ethtool/ixgbe/ixgbe_osdep.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/kernel/linux/kni/ethtool/ixgbe/ixgbe_osdep.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>master</a>/<a href='../../../..'>kernel</a>/<a href='../../..'>linux</a>/<a href='../..'>kni</a>/<a href='..'>ethtool</a>/<a href='./'>ixgbe</a>/<a href='ixgbe_osdep.h.html'>ixgbe_osdep.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="3">3</th><td><i></i></td></tr>
<tr><th id="4">4</th><td><i>  Intel 10 Gigabit PCI Express Linux driver</i></td></tr>
<tr><th id="5">5</th><td><i>  Copyright(c) 1999 - 2012 Intel Corporation.</i></td></tr>
<tr><th id="6">6</th><td><i></i></td></tr>
<tr><th id="7">7</th><td><i>  Contact Information:</i></td></tr>
<tr><th id="8">8</th><td><i>  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</i></td></tr>
<tr><th id="9">9</th><td><i>  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</i></td></tr>
<tr><th id="10">10</th><td><i></i></td></tr>
<tr><th id="11">11</th><td><i>*******************************************************************************/</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><i>/* glue for the OS independent part of ixgbe</i></td></tr>
<tr><th id="15">15</th><td><i> * includes register access macros</i></td></tr>
<tr><th id="16">16</th><td><i> */</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#<span data-ppcond="18">ifndef</span> <span class="macro" data-ref="_M/_IXGBE_OSDEP_H_">_IXGBE_OSDEP_H_</span></u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/_IXGBE_OSDEP_H_" data-ref="_M/_IXGBE_OSDEP_H_">_IXGBE_OSDEP_H_</dfn></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#include &lt;linux/pci.h&gt;</u></td></tr>
<tr><th id="22">22</th><td><u>#include &lt;linux/delay.h&gt;</u></td></tr>
<tr><th id="23">23</th><td><u>#include &lt;linux/interrupt.h&gt;</u></td></tr>
<tr><th id="24">24</th><td><u>#include &lt;linux/if_ether.h&gt;</u></td></tr>
<tr><th id="25">25</th><td><u>#include &lt;linux/sched.h&gt;</u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="kcompat.h.html">"kcompat.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/msleep">msleep</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/msleep" data-ref="_M/msleep">msleep</dfn>(x)	do { if (in_interrupt()) { \</u></td></tr>
<tr><th id="31">31</th><td><u>				/* Don't mdelay in interrupt context! */ \</u></td></tr>
<tr><th id="32">32</th><td><u>				BUG(); \</u></td></tr>
<tr><th id="33">33</th><td><u>			} else { \</u></td></tr>
<tr><th id="34">34</th><td><u>				msleep(x); \</u></td></tr>
<tr><th id="35">35</th><td><u>			} } while (0)</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#<span data-ppcond="29">endif</span></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#undef <span class="macro" data-ref="_M/ASSERT">ASSERT</span></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="41">ifdef</span> <span class="macro" data-ref="_M/DBG">DBG</span></u></td></tr>
<tr><th id="42">42</th><td><u>#define hw_dbg(hw, S, A...)	printk(KERN_DEBUG S, ## A)</u></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="41">else</span></u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/hw_dbg" data-ref="_M/hw_dbg">hw_dbg</dfn>(hw, S, A...)	do {} while (0)</u></td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="41">endif</span></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/e_dev_info" data-ref="_M/e_dev_info">e_dev_info</dfn>(format, arg...) \</u></td></tr>
<tr><th id="48">48</th><td><u>	dev_info(pci_dev_to_dev(adapter-&gt;pdev), format, ## arg)</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/e_dev_warn" data-ref="_M/e_dev_warn">e_dev_warn</dfn>(format, arg...) \</u></td></tr>
<tr><th id="50">50</th><td><u>	dev_warn(pci_dev_to_dev(adapter-&gt;pdev), format, ## arg)</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/e_dev_err" data-ref="_M/e_dev_err">e_dev_err</dfn>(format, arg...) \</u></td></tr>
<tr><th id="52">52</th><td><u>	dev_err(pci_dev_to_dev(adapter-&gt;pdev), format, ## arg)</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/e_dev_notice" data-ref="_M/e_dev_notice">e_dev_notice</dfn>(format, arg...) \</u></td></tr>
<tr><th id="54">54</th><td><u>	dev_notice(pci_dev_to_dev(adapter-&gt;pdev), format, ## arg)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/e_info" data-ref="_M/e_info">e_info</dfn>(msglvl, format, arg...) \</u></td></tr>
<tr><th id="56">56</th><td><u>	netif_info(adapter, msglvl, adapter-&gt;netdev, format, ## arg)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/e_err" data-ref="_M/e_err">e_err</dfn>(msglvl, format, arg...) \</u></td></tr>
<tr><th id="58">58</th><td><u>	netif_err(adapter, msglvl, adapter-&gt;netdev, format, ## arg)</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/e_warn" data-ref="_M/e_warn">e_warn</dfn>(msglvl, format, arg...) \</u></td></tr>
<tr><th id="60">60</th><td><u>	netif_warn(adapter, msglvl, adapter-&gt;netdev, format, ## arg)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/e_crit" data-ref="_M/e_crit">e_crit</dfn>(msglvl, format, arg...) \</u></td></tr>
<tr><th id="62">62</th><td><u>	netif_crit(adapter, msglvl, adapter-&gt;netdev, format, ## arg)</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#<span data-ppcond="65">ifdef</span> <span class="macro" data-ref="_M/DBG">DBG</span></u></td></tr>
<tr><th id="66">66</th><td><u>#define IXGBE_WRITE_REG(a, reg, value) do {\</u></td></tr>
<tr><th id="67">67</th><td><u>	switch (reg) { \</u></td></tr>
<tr><th id="68">68</th><td><u>	case IXGBE_EIMS: \</u></td></tr>
<tr><th id="69">69</th><td><u>	case IXGBE_EIMC: \</u></td></tr>
<tr><th id="70">70</th><td><u>	case IXGBE_EIAM: \</u></td></tr>
<tr><th id="71">71</th><td><u>	case IXGBE_EIAC: \</u></td></tr>
<tr><th id="72">72</th><td><u>	case IXGBE_EICR: \</u></td></tr>
<tr><th id="73">73</th><td><u>	case IXGBE_EICS: \</u></td></tr>
<tr><th id="74">74</th><td><u>		printk("%s: Reg - 0x%05X, value - 0x%08X\n", __func__, \</u></td></tr>
<tr><th id="75">75</th><td><u>		       reg, (u32)(value)); \</u></td></tr>
<tr><th id="76">76</th><td><u>	default: \</u></td></tr>
<tr><th id="77">77</th><td><u>		break; \</u></td></tr>
<tr><th id="78">78</th><td><u>	} \</u></td></tr>
<tr><th id="79">79</th><td><u>	writel((value), ((a)-&gt;hw_addr + (reg))); \</u></td></tr>
<tr><th id="80">80</th><td><u>} while (0)</u></td></tr>
<tr><th id="81">81</th><td><u>#<span data-ppcond="65">else</span></u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WRITE_REG" data-ref="_M/IXGBE_WRITE_REG">IXGBE_WRITE_REG</dfn>(a, reg, value) writel((value), ((a)-&gt;hw_addr + (reg)))</u></td></tr>
<tr><th id="83">83</th><td><u>#<span data-ppcond="65">endif</span></u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/IXGBE_READ_REG" data-ref="_M/IXGBE_READ_REG">IXGBE_READ_REG</dfn>(a, reg) readl((a)-&gt;hw_addr + (reg))</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WRITE_REG_ARRAY" data-ref="_M/IXGBE_WRITE_REG_ARRAY">IXGBE_WRITE_REG_ARRAY</dfn>(a, reg, offset, value) ( \</u></td></tr>
<tr><th id="88">88</th><td><u>	writel((value), ((a)-&gt;hw_addr + (reg) + ((offset) &lt;&lt; 2))))</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/IXGBE_READ_REG_ARRAY" data-ref="_M/IXGBE_READ_REG_ARRAY">IXGBE_READ_REG_ARRAY</dfn>(a, reg, offset) ( \</u></td></tr>
<tr><th id="91">91</th><td><u>	readl((a)-&gt;hw_addr + (reg) + ((offset) &lt;&lt; 2)))</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#<span data-ppcond="93">ifndef</span> <span class="macro" data-ref="_M/writeq">writeq</span></u></td></tr>
<tr><th id="94">94</th><td><u>#define writeq(val, addr)	do { writel((u32) (val), addr); \</u></td></tr>
<tr><th id="95">95</th><td><u>				     writel((u32) (val &gt;&gt; 32), (addr + 4)); \</u></td></tr>
<tr><th id="96">96</th><td><u>				} while (0);</u></td></tr>
<tr><th id="97">97</th><td><u>#<span data-ppcond="93">endif</span></u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WRITE_REG64" data-ref="_M/IXGBE_WRITE_REG64">IXGBE_WRITE_REG64</dfn>(a, reg, value) writeq((value), ((a)-&gt;hw_addr + (reg)))</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WRITE_FLUSH" data-ref="_M/IXGBE_WRITE_FLUSH">IXGBE_WRITE_FLUSH</dfn>(a) IXGBE_READ_REG(a, IXGBE_STATUS)</u></td></tr>
<tr><th id="102">102</th><td><b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw" id="ixgbe_hw">ixgbe_hw</a>;</td></tr>
<tr><th id="103">103</th><td><b>extern</b> <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="decl fn" id="ixgbe_read_pci_cfg_word" title='ixgbe_read_pci_cfg_word' data-ref="ixgbe_read_pci_cfg_word">ixgbe_read_pci_cfg_word</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col2 decl" id="2hw" title='hw' data-type='struct ixgbe_hw *' data-ref="2hw">hw</dfn>, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="local col3 decl" id="3reg" title='reg' data-type='u32' data-ref="3reg">reg</dfn>);</td></tr>
<tr><th id="104">104</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="ixgbe_write_pci_cfg_word" title='ixgbe_write_pci_cfg_word' data-ref="ixgbe_write_pci_cfg_word">ixgbe_write_pci_cfg_word</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col4 decl" id="4hw" title='hw' data-type='struct ixgbe_hw *' data-ref="4hw">hw</dfn>, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="local col5 decl" id="5reg" title='reg' data-type='u32' data-ref="5reg">reg</dfn>, <span class='typedef' title='u16' data-type='unsigned short' data-ref="u16">u16</span> <dfn class="local col6 decl" id="6value" title='value' data-type='u16' data-ref="6value">value</dfn>);</td></tr>
<tr><th id="105">105</th><td><b>extern</b> <em>void</em> <dfn class="decl fn" id="ewarn" title='ewarn' data-ref="ewarn">ewarn</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *<dfn class="local col7 decl" id="7hw" title='hw' data-type='struct ixgbe_hw *' data-ref="7hw">hw</dfn>, <em>const</em> <em>char</em> *<dfn class="local col8 decl" id="8str" title='str' data-type='const char *' data-ref="8str">str</dfn>, <span class='typedef' title='u32' data-type='unsigned int' data-ref="u32">u32</span> <dfn class="local col9 decl" id="9status" title='status' data-type='u32' data-ref="9status">status</dfn>);</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/IXGBE_READ_PCIE_WORD" data-ref="_M/IXGBE_READ_PCIE_WORD">IXGBE_READ_PCIE_WORD</dfn> ixgbe_read_pci_cfg_word</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/IXGBE_WRITE_PCIE_WORD" data-ref="_M/IXGBE_WRITE_PCIE_WORD">IXGBE_WRITE_PCIE_WORD</dfn> ixgbe_write_pci_cfg_word</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/IXGBE_EEPROM_GRANT_ATTEMPS" data-ref="_M/IXGBE_EEPROM_GRANT_ATTEMPS">IXGBE_EEPROM_GRANT_ATTEMPS</dfn> 100</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/IXGBE_HTONL" data-ref="_M/IXGBE_HTONL">IXGBE_HTONL</dfn>(_i) htonl(_i)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/IXGBE_NTOHL" data-ref="_M/IXGBE_NTOHL">IXGBE_NTOHL</dfn>(_i) ntohl(_i)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/IXGBE_NTOHS" data-ref="_M/IXGBE_NTOHS">IXGBE_NTOHS</dfn>(_i) ntohs(_i)</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/IXGBE_CPU_TO_LE32" data-ref="_M/IXGBE_CPU_TO_LE32">IXGBE_CPU_TO_LE32</dfn>(_i) cpu_to_le32(_i)</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/IXGBE_LE32_TO_CPUS" data-ref="_M/IXGBE_LE32_TO_CPUS">IXGBE_LE32_TO_CPUS</dfn>(_i) le32_to_cpus(_i)</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/EWARN" data-ref="_M/EWARN">EWARN</dfn>(H, W, S) ewarn(H, W, S)</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#<span data-ppcond="18">endif</span> /* _IXGBE_OSDEP_H_ */</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ixgbe_82598.c.html'>master/kernel/linux/kni/ethtool/ixgbe/ixgbe_82598.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
