
---------- Begin Simulation Statistics ----------
final_tick                                 2352035000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  21255                       # Simulator instruction rate (inst/s)
host_mem_usage                                1057996                       # Number of bytes of host memory used
host_op_rate                                    33232                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   354.07                       # Real time elapsed on the host
host_tick_rate                                6642862                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7525769                       # Number of instructions simulated
sim_ops                                      11766569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002352                       # Number of seconds simulated
sim_ticks                                  2352035000                       # Number of ticks simulated
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups              43643                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect            2270                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted           41304                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits            17521                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups         43643                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses          26122                       # Number of indirect misses.
system.cpu00.branchPred.lookups                 49208                       # Number of BP lookups
system.cpu00.branchPred.usedRAS                  3395                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted         2018                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads                  128934                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 170120                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts            2369                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                    23724                       # Number of branches committed
system.cpu00.commit.bw_lim_events               24660                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls           569                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts        334549                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts             197823                       # Number of instructions committed
system.cpu00.commit.committedOps               323745                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples      3219198                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.100567                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     0.781200                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      3137602     97.47%     97.47% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        25922      0.81%     98.27% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        13511      0.42%     98.69% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         6723      0.21%     98.90% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         5387      0.17%     99.07% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         2649      0.08%     99.15% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          649      0.02%     99.17% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         2095      0.07%     99.23% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        24660      0.77%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      3219198                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                    62810                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls               2080                       # Number of function calls committed.
system.cpu00.commit.int_insts                  283896                       # Number of committed integer instructions.
system.cpu00.commit.loads                       60809                       # Number of loads committed
system.cpu00.commit.membars                       322                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass          374      0.12%      0.12% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         194351     60.03%     60.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          3263      1.01%     61.16% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv             21      0.01%     61.16% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd         9416      2.91%     64.07% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     64.07% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     64.07% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     64.07% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     64.07% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     64.07% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     64.07% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     64.07% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd            16      0.00%     64.08% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     64.08% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu         13424      4.15%     68.22% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     68.22% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt           342      0.11%     68.33% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc          393      0.12%     68.45% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     68.45% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     68.45% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     68.45% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     68.45% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     68.45% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     68.45% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd         9375      2.90%     71.34% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     71.34% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     71.34% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt         6282      1.94%     73.29% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv           32      0.01%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     73.30% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         44798     13.84%     87.13% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        18148      5.61%     92.74% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead        16011      4.95%     97.68% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite         7499      2.32%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          323745                       # Class of committed instruction
system.cpu00.commit.refs                        86456                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                    197823                       # Number of Instructions Simulated
system.cpu00.committedOps                      323745                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                            23.779191                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                      23.779191                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles             3107180                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts               708487                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles                  53869                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles                   77891                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles                 4625                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles               20229                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                    151810                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                         238                       # TLB misses on read requests
system.cpu00.dtb.wrAccesses                     38167                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                         106                       # TLB misses on write requests
system.cpu00.fetch.Branches                     49208                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines                   56915                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                     3152195                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes                 973                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles        22747                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                       531874                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles                107                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu00.fetch.PendingTrapStallCycles          626                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles                  9250                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.branchRate                0.010461                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles            83482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches            20916                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      0.113067                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples          3263794                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.253984                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.316735                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                3131187     95.94%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   2020      0.06%     96.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  13389      0.41%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  11718      0.36%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                   5820      0.18%     96.95% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  10229      0.31%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   4459      0.14%     97.40% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  15956      0.49%     97.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  69016      2.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            3263794                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads                  125719                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 103707                       # number of floating regfile writes
system.cpu00.idleCycles                       1440277                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts               3182                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches                  35345                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   0.124185                       # Inst execution rate
system.cpu00.iew.exec_refs                     174657                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                    38162                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles                102019                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts              140513                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts              545                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts             146                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts              48239                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts            658380                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts              136495                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            5640                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts              584177                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents                  113                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents             1366678                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles                 4625                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles             1368887                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked          302                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads          20099                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads        12603                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads        79704                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores        22592                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect         3035                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect          147                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers                  568600                       # num instructions consuming a value
system.cpu00.iew.wb_count                      554925                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.699441                       # average fanout of values written-back
system.cpu00.iew.wb_producers                  397702                       # num instructions producing a value
system.cpu00.iew.wb_rate                     0.117967                       # insts written-back per cycle
system.cpu00.iew.wb_sent                       570142                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads                 845595                       # number of integer regfile reads
system.cpu00.int_regfile_writes                384907                       # number of integer regfile writes
system.cpu00.ipc                             0.042054                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.042054                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass            1160      0.20%      0.20% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              327819     55.58%     55.78% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               7681      1.30%     57.08% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                  24      0.00%     57.08% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             26680      4.52%     61.61% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     61.61% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     61.61% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     61.61% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     61.61% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     61.61% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     61.61% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     61.61% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                 16      0.00%     61.61% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     61.61% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu              26887      4.56%     66.17% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.17% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                342      0.06%     66.23% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc               397      0.07%     66.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     66.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.29% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd         13847      2.35%     68.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     68.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     68.64% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt          8642      1.47%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv            32      0.01%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     70.11% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              95429     16.18%     86.29% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             29056      4.93%     91.22% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead         41990      7.12%     98.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite         9815      1.66%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               589817                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses                128821                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads            257538                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses       113805                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes           252262                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                      5296                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.008979                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  3326     62.80%     62.80% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     62.80% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     62.80% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     62.80% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     62.80% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     62.80% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     62.80% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%     62.80% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     62.80% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%     62.80% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     62.80% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     62.80% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     62.80% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                  101      1.91%     64.71% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     64.71% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    4      0.08%     64.78% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   3      0.06%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     64.84% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 1417     26.76%     91.60% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                 401      7.57%     99.17% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead              17      0.32%     99.49% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite             27      0.51%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses               465132                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads          4192196                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses       441120                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes          740826                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded                   656990                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued                  589817                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded              1390                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined        334634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued            1010                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved          821                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined       284964                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples      3263794                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.180715                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.855296                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           3076408     94.26%     94.26% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             39959      1.22%     95.48% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             43002      1.32%     96.80% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             31930      0.98%     97.78% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             34871      1.07%     98.85% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             16562      0.51%     99.35% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6              7876      0.24%     99.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7              6974      0.21%     99.81% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              6212      0.19%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       3263794                       # Number of insts issued each cycle
system.cpu00.iq.rate                         0.125384                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.wrAccesses                     57023                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                         228                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads           29733                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          19277                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads             140513                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             48239                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads                248290                       # number of misc regfile reads
system.cpu00.numCycles                        4704071                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.rename.BlockCycles               1477577                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps              374109                       # Number of HB maps that are committed
system.cpu00.rename.IQFullEvents                16637                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles                  64517                       # Number of cycles rename is idle
system.cpu00.rename.LQFullEvents              1568286                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.ROBFullEvents                 112                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups             1592922                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts               679178                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands            790045                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles                   86057                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents                24332                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles                 4625                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles             1611807                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps                 415936                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups          185746                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups         973716                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles        19211                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts              127                       # count of serializing insts renamed
system.cpu00.rename.skidInsts                  130525                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts          124                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                    3824401                       # The number of ROB reads
system.cpu00.rob.rob_writes                   1361309                       # The number of ROB writes
system.cpu00.timesIdled                          2609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                  86                       # Number of system calls
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups              80635                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect              96                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted          147621                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits            74114                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups         80635                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses           6521                       # Number of indirect misses.
system.cpu01.branchPred.lookups                147944                       # Number of BP lookups
system.cpu01.branchPred.usedRAS                    96                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads                  656371                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 542947                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts             104                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                   126311                       # Number of branches committed
system.cpu01.commit.bw_lim_events               14752                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts        426378                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts             545324                       # Number of instructions committed
system.cpu01.commit.committedOps               898733                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples      4499051                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.199761                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.081886                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      4320037     96.02%     96.02% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        32957      0.73%     96.75% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3140      0.07%     96.82% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         3012      0.07%     96.89% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         6627      0.15%     97.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        61852      1.37%     98.41% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6           42      0.00%     98.41% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        56632      1.26%     99.67% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        14752      0.33%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      4499051                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls                 10                       # Number of function calls committed.
system.cpu01.commit.int_insts                  801215                       # Number of committed integer instructions.
system.cpu01.commit.loads                      103847                       # Number of loads committed
system.cpu01.commit.membars                         6                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         741682     82.53%     82.53% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult          3127      0.35%     82.87% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              7      0.00%     82.87% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         9375      1.04%     83.92% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     83.92% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     83.92% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     83.92% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.92% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     83.92% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.92% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.92% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu         12500      1.39%     85.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     85.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     85.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     85.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     85.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     85.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     85.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     85.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     85.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     85.31% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd         9375      1.04%     86.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     86.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     86.35% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt         6250      0.70%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     87.05% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         88206      9.81%     96.86% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         6300      0.70%     97.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead        15641      1.74%     99.30% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite         6266      0.70%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          898733                       # Class of committed instruction
system.cpu01.commit.refs                       116413                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                    545324                       # Number of Instructions Simulated
system.cpu01.committedOps                      898733                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             8.353725                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       8.353725                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles             4289791                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts              1345298                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles                  45593                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles                  201512                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles                 3101                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles               13214                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                    202028                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu01.dtb.wrAccesses                     32541                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu01.fetch.Branches                    147944                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines                   71652                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                     4473980                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes                  19                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                       957702                       # Number of instructions fetch has processed
system.cpu01.fetch.MiscStallCycles                 10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles           57                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles                  6202                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.branchRate                0.032476                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles            76029                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches            74210                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      0.210230                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples          4553211                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.327256                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.455154                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                4298222     94.40%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  10459      0.23%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  14950      0.33%     94.96% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  20761      0.46%     95.41% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                  57677      1.27%     96.68% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   9006      0.20%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   4084      0.09%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  17234      0.38%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 120818      2.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            4553211                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads                  152965                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                 125505                       # number of floating regfile writes
system.cpu01.idleCycles                          2276                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts                128                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches                 142441                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   0.280440                       # Inst execution rate
system.cpu01.iew.exec_refs                     234579                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                    32541                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles                 51774                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts              202841                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts              15                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts              43613                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts           1319898                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts              202038                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             307                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts             1277540                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents             2716048                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles                 3101                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles             2715221                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads          22439                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads        15346                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads        98992                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores        31047                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers                 1244818                       # num instructions consuming a value
system.cpu01.iew.wb_count                     1261935                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.757691                       # average fanout of values written-back
system.cpu01.iew.wb_producers                  943188                       # num instructions producing a value
system.cpu01.iew.wb_rate                     0.277014                       # insts written-back per cycle
system.cpu01.iew.wb_sent                      1262119                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads                1562337                       # number of integer regfile reads
system.cpu01.int_regfile_writes                912655                       # number of integer regfile writes
system.cpu01.ipc                             0.119707                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.119707                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass              45      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              941009     73.64%     73.64% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              11131      0.87%     74.51% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   7      0.00%     74.52% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd             28275      2.21%     76.73% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     76.73% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     76.73% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     76.73% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     76.73% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     76.73% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     76.73% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     76.73% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     76.73% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     76.73% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu              34286      2.68%     79.41% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     79.41% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     79.41% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     79.41% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     79.41% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     79.41% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     79.41% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     79.41% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     79.41% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     79.41% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd         17281      1.35%     80.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     80.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     80.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt         11165      0.87%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     81.64% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead             152307     11.92%     93.56% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite             22330      1.75%     95.30% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead         49796      3.90%     99.20% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite        10220      0.80%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              1277852                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses                151030                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads            302053                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses       135668                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes           323805                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                      2111                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.001652                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  2086     98.82%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%     98.82% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                   12      0.57%     99.38% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   6      0.28%     99.67% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead               3      0.14%     99.81% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite              4      0.19%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses              1128888                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads          6808980                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses      1126267                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes         1417251                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded                  1319873                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued                 1277852                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined        421151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued              12                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined       168807                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples      4553211                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.280649                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.155827                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           4211669     92.50%     92.50% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1             76430      1.68%     94.18% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             58590      1.29%     95.46% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3             33661      0.74%     96.20% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             23807      0.52%     96.73% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5             76167      1.67%     98.40% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              8163      0.18%     98.58% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             59574      1.31%     99.89% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              5150      0.11%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       4553211                       # Number of insts issued each cycle
system.cpu01.iq.rate                         0.280508                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.wrAccesses                     71663                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                          20                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads           33433                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          25125                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads             202841                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             43613                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads                519542                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                        4555487                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.quiesceCycles                     148583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles               2772586                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps             1116265                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents                    8                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles                  53684                       # Number of cycles rename is idle
system.cpu01.rename.LQFullEvents              1516638                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.ROBFullEvents                  54                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups             3027385                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts              1326347                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands           1634812                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles                  206624                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles                 3101                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles             1516784                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps                 518523                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups          235811                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups        1599529                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles          432                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu01.rename.skidInsts                   95604                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                    5770553                       # The number of ROB reads
system.cpu01.rob.rob_writes                   2704399                       # The number of ROB writes
system.cpu01.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups              33558                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect             101                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted           58874                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits            29189                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups         33558                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses           4369                       # Number of indirect misses.
system.cpu02.branchPred.lookups                 59241                       # Number of BP lookups
system.cpu02.branchPred.usedRAS                   106                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads                  214097                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 260689                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts             152                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                    39559                       # Number of branches committed
system.cpu02.commit.bw_lim_events               12567                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts        417523                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts             241689                       # Number of instructions committed
system.cpu02.commit.committedOps               378215                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples      4498883                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.084069                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     0.694557                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      4408856     98.00%     98.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        28555      0.63%     98.63% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         3138      0.07%     98.70% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         3144      0.07%     98.77% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         6421      0.14%     98.92% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        22821      0.51%     99.42% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6           40      0.00%     99.42% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        13341      0.30%     99.72% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        12567      0.28%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      4498883                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls                 10                       # Number of function calls committed.
system.cpu02.commit.int_insts                  324074                       # Number of committed integer instructions.
system.cpu02.commit.loads                       60471                       # Number of loads committed
system.cpu02.commit.membars                         6                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         264540     69.94%     69.95% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult          3127      0.83%     70.77% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              7      0.00%     70.77% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         9375      2.48%     73.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     73.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     73.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     73.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     73.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     73.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     73.25% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     73.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     73.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     73.25% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu         12500      3.30%     76.56% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     76.56% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     76.56% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     76.56% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     76.56% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     76.56% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     76.56% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     76.56% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     76.56% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     76.56% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd         9375      2.48%     79.04% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     79.04% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     79.04% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt         6250      1.65%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     80.69% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         44830     11.85%     92.54% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         6300      1.67%     94.21% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead        15641      4.14%     98.34% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite         6266      1.66%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          378215                       # Class of committed instruction
system.cpu02.commit.refs                        73037                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                    241689                       # Number of Instructions Simulated
system.cpu02.committedOps                      378215                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                            18.844573                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                      18.844573                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles             4382163                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts               813320                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles                  42235                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles                  112605                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles                 3304                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles               12533                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                    167381                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu02.dtb.wrAccesses                     31445                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu02.fetch.Branches                     59241                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines                   69614                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                     4475742                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes                  17                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                       652976                       # Number of instructions fetch has processed
system.cpu02.fetch.MiscStallCycles                 54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles          326                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles                  6608                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.branchRate                0.013007                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles            73397                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches            29295                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      0.143369                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples          4552840                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.212040                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.188053                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                4383643     96.28%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  12651      0.28%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  15676      0.34%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  18993      0.42%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                  13492      0.30%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  12567      0.28%     97.90% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   3175      0.07%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  12593      0.28%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  80050      1.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            4552840                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads                  196961                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                 156529                       # number of floating regfile writes
system.cpu02.idleCycles                          1686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts                184                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches                  52298                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   0.164834                       # Inst execution rate
system.cpu02.iew.exec_refs                     198835                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                    31445                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles                 50931                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts              164530                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts              41015                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts            795759                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts              167390                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             337                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts              750743                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents               29574                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles                 3304                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles               29532                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads          25030                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads        15641                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads       104058                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores        28449                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect          180                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers                  715850                       # num instructions consuming a value
system.cpu02.iew.wb_count                      731876                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.763354                       # average fanout of values written-back
system.cpu02.iew.wb_producers                  546447                       # num instructions producing a value
system.cpu02.iew.wb_rate                     0.160692                       # insts written-back per cycle
system.cpu02.iew.wb_sent                       735001                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads                 999493                       # number of integer regfile reads
system.cpu02.int_regfile_writes                484509                       # number of integer regfile writes
system.cpu02.ipc                             0.053066                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.053066                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass              92      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              429982     57.25%     57.26% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult               9428      1.26%     58.52% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   7      0.00%     58.52% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd             31363      4.18%     62.69% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     62.69% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     62.69% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     62.69% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     62.69% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     62.69% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     62.69% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     62.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     62.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     62.69% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu              43804      5.83%     68.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     68.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     68.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     68.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     68.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     68.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     68.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     68.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     68.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd         21867      2.91%     71.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt         15620      2.08%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     73.52% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead             107974     14.38%     87.89% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite             18941      2.52%     90.41% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead         59489      7.92%     98.33% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite        12514      1.67%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               751081                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses                184664                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads            369321                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses       168976                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes           379577                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                       110                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.000146                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                    87     79.09%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%     79.09% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                   10      9.09%     88.18% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   6      5.45%     93.64% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead               3      2.73%     96.36% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite              4      3.64%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses               566435                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads          5685803                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses       562900                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes          833725                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded                   795734                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued                  751081                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined        417535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued              13                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined       175637                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples      4552840                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.164970                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.827894                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           4304852     94.55%     94.55% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1             70414      1.55%     96.10% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             62262      1.37%     97.47% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             28341      0.62%     98.09% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             22192      0.49%     98.58% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5             29305      0.64%     99.22% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             15684      0.34%     99.57% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             16597      0.36%     99.93% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              3193      0.07%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       4552840                       # Number of insts issued each cycle
system.cpu02.iq.rate                         0.164909                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.wrAccesses                     69673                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                          68                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads           34519                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          25086                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads             164530                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores             41015                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads                303527                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                        4554526                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.quiesceCycles                     149544                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles                 86868                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps              465621                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents                    7                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles                  48608                       # Number of cycles rename is idle
system.cpu02.rename.LQFullEvents              4298001                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.ROBFullEvents                  94                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups             1835389                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts               796664                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands            962633                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles                  118750                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles                 3304                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles             4294933                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps                 496997                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups          275840                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups        1033633                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles          377                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu02.rename.skidInsts                   75587                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                    5241195                       # The number of ROB reads
system.cpu02.rob.rob_writes                   1645447                       # The number of ROB writes
system.cpu02.timesIdled                            15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups              33933                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect             105                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted           59514                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits            29491                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups         33933                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses           4442                       # Number of indirect misses.
system.cpu03.branchPred.lookups                 59918                       # Number of BP lookups
system.cpu03.branchPred.usedRAS                   109                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads                  217477                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 262359                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts             157                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                    40240                       # Number of branches committed
system.cpu03.commit.bw_lim_events               12569                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts        416319                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts             244075                       # Number of instructions committed
system.cpu03.commit.committedOps               382306                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples      4499230                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.084971                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     0.699230                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      4409011     97.99%     97.99% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        28066      0.62%     98.62% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3140      0.07%     98.69% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         3141      0.07%     98.76% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         6259      0.14%     98.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        23158      0.51%     99.41% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6           43      0.00%     99.41% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        13843      0.31%     99.72% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        12569      0.28%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      4499230                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls                 10                       # Number of function calls committed.
system.cpu03.commit.int_insts                  327824                       # Number of committed integer instructions.
system.cpu03.commit.loads                       60812                       # Number of loads committed
system.cpu03.commit.membars                         6                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         268290     70.18%     70.18% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult          3127      0.82%     71.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              7      0.00%     71.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         9375      2.45%     73.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     73.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     73.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     73.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     73.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     73.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     73.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     73.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     73.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     73.45% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu         12500      3.27%     76.72% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     76.72% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     76.72% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     76.72% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     76.72% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     76.72% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     76.72% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     76.72% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd         9375      2.45%     79.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt         6250      1.63%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     80.81% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         45171     11.82%     92.62% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         6300      1.65%     94.27% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead        15641      4.09%     98.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite         6266      1.64%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          382306                       # Class of committed instruction
system.cpu03.commit.refs                        73378                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                    244075                       # Number of Instructions Simulated
system.cpu03.committedOps                      382306                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                            18.656757                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                      18.656757                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles             4382527                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts               816165                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles                  41757                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles                  112903                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles                 3299                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles               12557                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                    167499                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu03.dtb.wrAccesses                     31407                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu03.fetch.Branches                     59918                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines                   69148                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                     4476502                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes                  15                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                       654101                       # Number of instructions fetch has processed
system.cpu03.fetch.MiscStallCycles                 55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles          332                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles                  6598                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.013158                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles            72853                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches            29600                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      0.143643                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples          4553043                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.212566                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.189486                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                4383595     96.28%     96.28% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  12493      0.27%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  15642      0.34%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  18806      0.41%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                  13981      0.31%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  12549      0.28%     97.89% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   3155      0.07%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  12547      0.28%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  80275      1.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            4553043                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads                  196892                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                 156402                       # number of floating regfile writes
system.cpu03.idleCycles                           605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts                211                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches                  52988                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   0.165591                       # Inst execution rate
system.cpu03.iew.exec_refs                     198915                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                    31407                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles                 51236                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts              164625                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts               3                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts              40931                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts            798709                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts              167508                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             327                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts              754044                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents               18276                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles                 3299                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles               18254                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads          25015                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads        15631                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads       103812                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores        28365                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect          207                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers                  719374                       # num instructions consuming a value
system.cpu03.iew.wb_count                      735226                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.763068                       # average fanout of values written-back
system.cpu03.iew.wb_producers                  548931                       # num instructions producing a value
system.cpu03.iew.wb_rate                     0.161459                       # insts written-back per cycle
system.cpu03.iew.wb_sent                       738317                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads                1002242                       # number of integer regfile reads
system.cpu03.int_regfile_writes                486921                       # number of integer regfile writes
system.cpu03.ipc                             0.053600                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.053600                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass              94      0.01%      0.01% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              433260     57.43%     57.45% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult               9402      1.25%     58.69% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   7      0.00%     58.69% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd             31302      4.15%     62.84% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     62.84% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     62.84% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     62.84% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     62.84% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     62.84% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     62.84% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     62.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     62.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     62.84% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu              43768      5.80%     68.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     68.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     68.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     68.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     68.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     68.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     68.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     68.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     68.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd         21868      2.90%     71.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.54% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt         15620      2.07%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     73.61% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead             108179     14.34%     87.95% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite             18920      2.51%     90.46% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead         59438      7.88%     98.34% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite        12514      1.66%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               754372                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses                184517                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads            369027                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses       168857                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes           378815                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                       100                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.000133                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                    78     78.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%     78.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                   10     10.00%     88.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   5      5.00%     93.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead               3      3.00%     96.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite              4      4.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses               569861                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads          5692874                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses       566369                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes          836294                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded                   798684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued                  754372                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined        416393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued              15                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined       174601                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples      4553043                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.165685                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.829784                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           4299513     94.43%     94.43% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1             81063      1.78%     96.21% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             56626      1.24%     97.46% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3             28281      0.62%     98.08% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             22003      0.48%     98.56% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5             29593      0.65%     99.21% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             15703      0.34%     99.56% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             17069      0.37%     99.93% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              3192      0.07%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       4553043                       # Number of insts issued each cycle
system.cpu03.iq.rate                         0.165663                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.wrAccesses                     69207                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                          68                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads           34445                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          25033                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads             164625                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             40931                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads                304964                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                        4553648                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.quiesceCycles                     150422                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles                 75585                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps              470730                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents                    7                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles                  48112                       # Number of cycles rename is idle
system.cpu03.rename.LQFullEvents              4309705                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.ROBFullEvents                 577                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups             1842182                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts               799675                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands            966345                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles                  119087                       # Number of cycles rename is running
system.cpu03.rename.SquashCycles                 3299                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles             4306640                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps                 495594                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups          275411                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups        1036094                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles          320                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu03.rename.skidInsts                   75407                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                    5244544                       # The number of ROB reads
system.cpu03.rob.rob_writes                   1651075                       # The number of ROB writes
system.cpu03.timesIdled                             9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups              41500                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect              87                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted           58759                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits            29173                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups         41500                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses          12327                       # Number of indirect misses.
system.cpu04.branchPred.lookups                 59064                       # Number of BP lookups
system.cpu04.branchPred.usedRAS                    84                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads                  213839                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                 265649                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts              97                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                    39511                       # Number of branches committed
system.cpu04.commit.bw_lim_events               12589                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts        416913                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts             241522                       # Number of instructions committed
system.cpu04.commit.committedOps               377929                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples      4498515                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.084012                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     0.695597                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      4409311     98.02%     98.02% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        27790      0.62%     98.63% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         3138      0.07%     98.70% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         3141      0.07%     98.77% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         6159      0.14%     98.91% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        22794      0.51%     99.42% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6           29      0.00%     99.42% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        13564      0.30%     99.72% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        12589      0.28%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      4498515                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls                 10                       # Number of function calls committed.
system.cpu04.commit.int_insts                  323812                       # Number of committed integer instructions.
system.cpu04.commit.loads                       60447                       # Number of loads committed
system.cpu04.commit.membars                         6                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         264278     69.93%     69.93% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult          3127      0.83%     70.76% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              7      0.00%     70.76% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         9375      2.48%     73.24% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     73.24% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     73.24% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     73.24% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     73.24% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     73.24% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     73.24% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     73.24% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     73.24% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     73.24% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu         12500      3.31%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     76.55% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd         9375      2.48%     79.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt         6250      1.65%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     80.68% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         44806     11.86%     92.54% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         6300      1.67%     94.20% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead        15641      4.14%     98.34% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite         6266      1.66%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          377929                       # Class of committed instruction
system.cpu04.commit.refs                        73013                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                    241522                       # Number of Instructions Simulated
system.cpu04.committedOps                      377929                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                            18.850668                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                      18.850668                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles             4382998                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts               812052                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles                  41418                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles                  112103                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles                 3244                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles               12557                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                    167279                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu04.dtb.wrAccesses                     31423                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu04.fetch.Branches                     59064                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines                   69055                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                     4476123                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes                  15                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                       652208                       # Number of instructions fetch has processed
system.cpu04.fetch.MiscStallCycles                 11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.cpu04.fetch.PendingTrapStallCycles           76                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles                  6488                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.branchRate                0.012973                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles            72827                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches            29257                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      0.143253                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples          4552320                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.211739                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.187335                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                4383589     96.29%     96.29% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  12417      0.27%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  15662      0.34%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  18742      0.41%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  13689      0.30%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  12555      0.28%     97.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   3169      0.07%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  12583      0.28%     98.24% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  79914      1.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            4552320                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads                  196940                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                 156509                       # number of floating regfile writes
system.cpu04.idleCycles                           531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts                135                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches                  52265                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   0.166491                       # Inst execution rate
system.cpu04.iew.exec_refs                     198712                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                    31423                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles                 51206                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts              164401                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts               12                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts              40972                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts            794810                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts              167289                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             257                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts              758008                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents               22974                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles                 3244                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles               22942                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads          25031                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads        15640                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads       103953                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores        28406                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect          131                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers                  723384                       # num instructions consuming a value
system.cpu04.iew.wb_count                      741850                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.765705                       # average fanout of values written-back
system.cpu04.iew.wb_producers                  553899                       # num instructions producing a value
system.cpu04.iew.wb_rate                     0.162942                       # insts written-back per cycle
system.cpu04.iew.wb_sent                       742282                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads                1014514                       # number of integer regfile reads
system.cpu04.int_regfile_writes                494529                       # number of integer regfile writes
system.cpu04.ipc                             0.053049                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.053049                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass              51      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              437336     57.68%     57.68% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult               9419      1.24%     58.92% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   7      0.00%     58.93% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd             31357      4.14%     63.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     63.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     63.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     63.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     63.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     63.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     63.06% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     63.06% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     63.06% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     63.06% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu              43801      5.78%     68.84% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     68.84% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     68.84% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     68.84% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     68.84% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     68.84% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     68.84% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.84% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     68.84% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     68.84% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd         21862      2.88%     71.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt         15621      2.06%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead             107891     14.23%     88.01% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite             18934      2.50%     90.51% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead         59477      7.84%     98.35% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite        12510      1.65%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               758266                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses                184635                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads            369263                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses       168946                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes           379463                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                        84                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.000111                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                    61     72.62%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%     72.62% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                   11     13.10%     85.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   5      5.95%     91.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead               3      3.57%     95.24% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite              4      4.76%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses               573664                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads          5699680                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses       572904                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes          832225                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded                   794784                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued                  758266                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded                26                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined        416871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued               8                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined       151093                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples      4552320                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.166567                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.827576                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           4291542     94.27%     94.27% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1             89141      1.96%     96.23% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             56433      1.24%     97.47% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3             28316      0.62%     98.09% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4             21955      0.48%     98.57% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5             29264      0.64%     99.22% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             15703      0.34%     99.56% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             16775      0.37%     99.93% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              3191      0.07%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       4552320                       # Number of insts issued each cycle
system.cpu04.iq.rate                         0.166548                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.wrAccesses                     69070                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                          24                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads           34499                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          25068                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads             164401                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             40972                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads                303302                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                        4552851                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.quiesceCycles                     151219                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles                 79804                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps              465262                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents                   20                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles                  47768                       # Number of cycles rename is idle
system.cpu04.rename.LQFullEvents              4305856                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.ROBFullEvents                  44                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups             1833107                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts               795593                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands            961490                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles                  118301                       # Number of cycles rename is running
system.cpu04.rename.SquashCycles                 3244                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles             4302784                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps                 496201                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups          275775                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups        1032270                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles          419                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts                6                       # count of serializing insts renamed
system.cpu04.rename.skidInsts                   75511                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts            6                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                    5239948                       # The number of ROB reads
system.cpu04.rob.rob_writes                   1643510                       # The number of ROB writes
system.cpu04.timesIdled                            10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups              41114                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect              87                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted           58250                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits            28918                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups         41114                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses          12196                       # Number of indirect misses.
system.cpu05.branchPred.lookups                 58560                       # Number of BP lookups
system.cpu05.branchPred.usedRAS                    87                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads                  211136                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                 259133                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts             142                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                    38949                       # Number of branches committed
system.cpu05.commit.bw_lim_events               12556                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts        417903                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts             239555                       # Number of instructions committed
system.cpu05.commit.committedOps               374557                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples      4497538                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.083280                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     0.693441                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      4409562     98.04%     98.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        27113      0.60%     98.65% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         3139      0.07%     98.72% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         3140      0.07%     98.79% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         5933      0.13%     98.92% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        22535      0.50%     99.42% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6           29      0.00%     99.42% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        13531      0.30%     99.72% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        12556      0.28%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      4497538                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls                 10                       # Number of function calls committed.
system.cpu05.commit.int_insts                  320721                       # Number of committed integer instructions.
system.cpu05.commit.loads                       60166                       # Number of loads committed
system.cpu05.commit.membars                         6                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         261187     69.73%     69.73% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult          3127      0.83%     70.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              7      0.00%     70.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         9375      2.50%     73.07% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     73.07% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     73.07% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     73.07% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     73.07% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     73.07% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     73.07% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     73.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     73.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     73.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu         12500      3.34%     76.41% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     76.41% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     76.41% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     76.41% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     76.41% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     76.41% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     76.41% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     76.41% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     76.41% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     76.41% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd         9375      2.50%     78.91% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     78.91% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     78.91% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt         6250      1.67%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     80.58% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         44525     11.89%     92.47% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         6300      1.68%     94.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead        15641      4.18%     98.33% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite         6266      1.67%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          374557                       # Class of committed instruction
system.cpu05.commit.refs                        72732                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                    239555                       # Number of Instructions Simulated
system.cpu05.committedOps                      374557                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                            19.002208                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                      19.002208                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles             4382930                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts               809755                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles                  41251                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles                  111486                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles                 3296                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles               12562                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                    167172                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                          13                       # TLB misses on read requests
system.cpu05.dtb.wrAccesses                     31452                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu05.fetch.Branches                     58560                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines                   68665                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                     4475347                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes                  14                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                       651189                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles                 57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles          381                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles                  6592                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.branchRate                0.012864                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles            72427                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches            29005                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      0.143053                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples          4551525                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.211333                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.186453                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                4383395     96.31%     96.31% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  12160      0.27%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  15679      0.34%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  18524      0.41%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                  13665      0.30%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  12568      0.28%     97.90% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   3180      0.07%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  12616      0.28%     98.25% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  79738      1.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            4551525                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads                  196968                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                 156591                       # number of floating regfile writes
system.cpu05.idleCycles                           549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts                181                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches                  51745                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   0.164264                       # Inst execution rate
system.cpu05.iew.exec_refs                     198633                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                    31452                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles                 51300                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts              164333                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts              41042                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts            792394                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts              167181                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             264                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts              747742                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents               30484                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles                 3296                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles               30442                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads          25042                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads        15644                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads       104166                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores        28476                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect          177                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers                  713273                       # num instructions consuming a value
system.cpu05.iew.wb_count                      728984                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.763036                       # average fanout of values written-back
system.cpu05.iew.wb_producers                  544253                       # num instructions producing a value
system.cpu05.iew.wb_rate                     0.160143                       # insts written-back per cycle
system.cpu05.iew.wb_sent                       732007                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads                 996959                       # number of integer regfile reads
system.cpu05.int_regfile_writes                482370                       # number of integer regfile writes
system.cpu05.ipc                             0.052625                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.052625                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass              96      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              427035     57.09%     57.10% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult               9435      1.26%     58.36% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   7      0.00%     58.36% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd             31399      4.20%     62.56% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     62.56% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     62.56% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     62.56% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     62.56% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     62.56% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     62.56% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     62.56% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     62.56% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     62.56% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu              43823      5.86%     68.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     68.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     68.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     68.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     68.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     68.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     68.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     68.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     68.42% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd         21858      2.92%     71.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.34% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt         15620      2.09%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     73.43% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead             107750     14.40%     87.84% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite             18966      2.54%     90.37% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead         59510      7.96%     98.33% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite        12508      1.67%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               748007                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses                184725                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads            369443                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses       169027                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes           379979                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                        90                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.000120                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                    66     73.33%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%     73.33% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                   11     12.22%     85.56% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   6      6.67%     92.22% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead               3      3.33%     95.56% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite              4      4.44%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses               563276                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads          5678194                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses       559957                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes          830249                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded                   792369                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued                  748007                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined        417827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued               9                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined       174647                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples      4551525                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.164342                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.825787                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           4299465     94.46%     94.46% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1             80850      1.78%     96.24% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             56429      1.24%     97.48% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3             28340      0.62%     98.10% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             21747      0.48%     98.58% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5             29045      0.64%     99.22% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             15687      0.34%     99.56% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             16752      0.37%     99.93% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              3210      0.07%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       4551525                       # Number of insts issued each cycle
system.cpu05.iq.rate                         0.164322                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.wrAccesses                     68728                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                          72                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads           34546                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          25090                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads             164333                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores             41042                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads                302184                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                        4552074                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.quiesceCycles                     151996                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles                 87496                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps              461047                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents                   20                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles                  47611                       # Number of cycles rename is idle
system.cpu05.rename.LQFullEvents              4298187                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.ROBFullEvents                  52                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups             1827726                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts               793209                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands            958407                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles                  117676                       # Number of cycles rename is running
system.cpu05.rename.SquashCycles                 3296                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles             4295126                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps                 497333                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups          276075                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups        1030279                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles          320                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu05.rename.skidInsts                   75639                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                    5236531                       # The number of ROB reads
system.cpu05.rob.rob_writes                   1638928                       # The number of ROB writes
system.cpu05.timesIdled                             9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups              41177                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect              89                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted           58456                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits            29016                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups         41177                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses          12161                       # Number of indirect misses.
system.cpu06.branchPred.lookups                 58769                       # Number of BP lookups
system.cpu06.branchPred.usedRAS                    88                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads                  210007                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 261490                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts             143                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                    38473                       # Number of branches committed
system.cpu06.commit.bw_lim_events               12555                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts        430377                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts             237891                       # Number of instructions committed
system.cpu06.commit.committedOps               371705                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples      4494995                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.082693                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     0.691865                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      4408106     98.07%     98.07% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        26501      0.59%     98.66% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         3139      0.07%     98.73% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         3139      0.07%     98.80% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         5730      0.13%     98.92% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        22298      0.50%     99.42% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6           30      0.00%     99.42% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        13497      0.30%     99.72% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        12555      0.28%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      4494995                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls                 10                       # Number of function calls committed.
system.cpu06.commit.int_insts                  318106                       # Number of committed integer instructions.
system.cpu06.commit.loads                       59928                       # Number of loads committed
system.cpu06.commit.membars                         6                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         258573     69.56%     69.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult          3127      0.84%     70.41% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              7      0.00%     70.41% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         9375      2.52%     72.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     72.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     72.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     72.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     72.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     72.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     72.93% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     72.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     72.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     72.93% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu         12500      3.36%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     76.29% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd         9375      2.52%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     78.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt         6250      1.68%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     80.50% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         44287     11.91%     92.41% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         6300      1.69%     94.11% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead        15641      4.21%     98.31% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite         6266      1.69%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          371705                       # Class of committed instruction
system.cpu06.commit.refs                        72494                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                    237891                       # Number of Instructions Simulated
system.cpu06.committedOps                      371705                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                            19.131169                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                      19.131169                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles             4380182                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts               820905                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles                  41635                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles                  112827                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles                 3381                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles               12565                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                    169295                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                          13                       # TLB misses on read requests
system.cpu06.dtb.wrAccesses                     31969                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu06.fetch.Branches                     58769                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines                   69607                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                     4473268                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes                  15                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                       662239                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles                 56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles          383                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles                  6762                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.branchRate                0.012913                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles            73485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches            29104                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      0.145511                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples          4550590                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.214721                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.196169                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                4380391     96.26%     96.26% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  11832      0.26%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                  15892      0.35%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  18700      0.41%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                  13716      0.30%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  12738      0.28%     97.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   3350      0.07%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  13031      0.29%     98.22% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  80940      1.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            4550590                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads                  197720                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                 157880                       # number of floating regfile writes
system.cpu06.idleCycles                           543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts                182                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches                  51774                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   0.165878                       # Inst execution rate
system.cpu06.iew.exec_refs                     201273                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                    31969                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles                 52804                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts              166874                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts               12                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts              41973                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts            801524                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts              169304                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             263                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts              754932                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents              138051                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles                 3381                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles              137839                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads          25212                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads        15814                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads       106944                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores        29407                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect          178                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers                  719749                       # num instructions consuming a value
system.cpu06.iew.wb_count                      735876                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.763287                       # average fanout of values written-back
system.cpu06.iew.wb_producers                  549375                       # num instructions producing a value
system.cpu06.iew.wb_rate                     0.161691                       # insts written-back per cycle
system.cpu06.iew.wb_sent                       738940                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads                1010236                       # number of integer regfile reads
system.cpu06.int_regfile_writes                488019                       # number of integer regfile writes
system.cpu06.ipc                             0.052271                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.052271                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass              98      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              430384     56.99%     57.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult               9684      1.28%     58.28% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   7      0.00%     58.29% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd             31987      4.24%     62.52% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     62.52% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     62.52% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     62.52% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     62.52% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     62.52% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     62.52% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     62.52% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     62.52% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     62.52% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu              44167      5.85%     68.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     68.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     68.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     68.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     68.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     68.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     68.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     68.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     68.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd         21874      2.90%     71.27% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.27% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.27% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt         15624      2.07%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     73.33% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead             109283     14.47%     87.81% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite             19475      2.58%     90.38% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead         60101      7.96%     98.34% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite        12516      1.66%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               755200                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses                186276                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads            372545                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses       170312                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes           387201                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                       172                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.000228                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                   150     87.21%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%     87.21% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    9      5.23%     92.44% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   6      3.49%     95.93% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead               3      1.74%     97.67% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite              4      2.33%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses               568998                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads          5688621                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses       565564                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes          844135                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded                   801496                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued                  755200                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded                28                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined        429805                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued               9                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined       181266                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples      4550590                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.165957                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.830989                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           4297601     94.44%     94.44% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1             79765      1.75%     96.19% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2             56772      1.25%     97.44% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3             29165      0.64%     98.08% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             21902      0.48%     98.56% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5             29423      0.65%     99.21% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             15569      0.34%     99.55% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             16885      0.37%     99.92% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              3508      0.08%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       4550590                       # Number of insts issued each cycle
system.cpu06.iq.rate                         0.165937                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.wrAccesses                     69669                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                          71                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads           35223                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          25611                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads             166874                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores             41973                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads                304885                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                        4551133                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.quiesceCycles                     152937                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles                196261                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps              457480                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents                   11                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles                  48161                       # Number of cycles rename is idle
system.cpu06.rename.LQFullEvents              4186539                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.ROBFullEvents                  45                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups             1850166                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts               802847                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands            969930                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles                  118857                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles                 3381                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles             4183461                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps                 512426                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups          280278                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups        1045827                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles          469                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu06.rename.skidInsts                   77197                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                    5242519                       # The number of ROB reads
system.cpu06.rob.rob_writes                   1659777                       # The number of ROB writes
system.cpu06.timesIdled                            10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups              33013                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect              98                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted           57654                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits            28570                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups         33013                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses           4443                       # Number of indirect misses.
system.cpu07.branchPred.lookups                 58036                       # Number of BP lookups
system.cpu07.branchPred.usedRAS                   103                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted           45                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads                  207914                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 262577                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts             109                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                    38303                       # Number of branches committed
system.cpu07.commit.bw_lim_events               12597                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts        417907                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts             237296                       # Number of instructions committed
system.cpu07.commit.committedOps               370685                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples      4495443                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.082458                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     0.691457                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      4409058     98.08%     98.08% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        26179      0.58%     98.66% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         3139      0.07%     98.73% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         3141      0.07%     98.80% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         5629      0.13%     98.93% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        22174      0.49%     99.42% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6           39      0.00%     99.42% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        13487      0.30%     99.72% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        12597      0.28%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      4495443                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls                 10                       # Number of function calls committed.
system.cpu07.commit.int_insts                  317171                       # Number of committed integer instructions.
system.cpu07.commit.loads                       59843                       # Number of loads committed
system.cpu07.commit.membars                         6                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         257638     69.50%     69.50% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult          3127      0.84%     70.35% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              7      0.00%     70.35% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         9375      2.53%     72.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     72.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     72.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     72.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     72.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     72.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     72.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     72.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     72.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     72.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu         12500      3.37%     76.25% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     76.25% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     76.25% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     76.25% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     76.25% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     76.25% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     76.25% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     76.25% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     76.25% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd         9375      2.53%     78.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     78.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     78.78% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt         6250      1.69%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     80.47% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         44202     11.92%     92.39% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         6300      1.70%     94.09% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead        15641      4.22%     98.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite         6266      1.69%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          370685                       # Class of committed instruction
system.cpu07.commit.refs                        72409                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                    237296                       # Number of Instructions Simulated
system.cpu07.committedOps                      370685                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                            19.174786                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                      19.174786                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles             4382624                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts               806171                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles                  40418                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles                  110554                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles                 3262                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles               12554                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                    166817                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu07.dtb.wrAccesses                     31438                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu07.fetch.Branches                     58036                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines                   68092                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                     4474153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes                  13                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                       648976                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles                 13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles           85                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles                  6524                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.branchRate                0.012755                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles            71872                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches            28673                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      0.142629                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples          4549412                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.210681                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.184970                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                4382160     96.32%     96.32% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  11875      0.26%     96.58% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                  15672      0.34%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  18237      0.40%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  13634      0.30%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  12567      0.28%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   3179      0.07%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  12606      0.28%     98.25% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  79482      1.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            4549412                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads                  196919                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                 156552                       # number of floating regfile writes
system.cpu07.idleCycles                           688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts                154                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches                  51095                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   0.165229                       # Inst execution rate
system.cpu07.iew.exec_refs                     198265                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                    31438                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles                 51310                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts              164028                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts              41027                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts            788533                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts              166827                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             306                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts              751809                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents               33558                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles                 3262                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles               33517                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads          25023                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads        15640                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads       104183                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores        28461                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect          150                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers                  717646                       # num instructions consuming a value
system.cpu07.iew.wb_count                      735764                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.765478                       # average fanout of values written-back
system.cpu07.iew.wb_producers                  549342                       # num instructions producing a value
system.cpu07.iew.wb_rate                     0.161703                       # insts written-back per cycle
system.cpu07.iew.wb_sent                       736064                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads                1009072                       # number of integer regfile reads
system.cpu07.int_regfile_writes                490192                       # number of integer regfile writes
system.cpu07.ipc                             0.052152                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.052152                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass              51      0.01%      0.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              431567     57.38%     57.39% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult               9432      1.25%     58.64% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   7      0.00%     58.64% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd             31390      4.17%     62.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     62.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     62.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     62.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     62.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     62.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     62.82% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     62.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     62.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     62.82% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu              43811      5.83%     68.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     68.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     68.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     68.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     68.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     68.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     68.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     68.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     68.64% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd         21853      2.91%     71.55% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.55% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.55% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt         15617      2.08%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     73.62% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead             107431     14.28%     87.91% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             18956      2.52%     90.43% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead         59499      7.91%     98.34% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite        12506      1.66%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               752120                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses                184683                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads            369359                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses       168972                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes           379889                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                       105                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.000140                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                    82     78.10%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%     78.10% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                   11     10.48%     88.57% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   5      4.76%     93.33% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead               3      2.86%     96.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite              4      3.81%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses               567491                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads          5684400                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses       566792                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes          826484                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded                   788508                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued                  752120                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined        417834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued               7                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined       150831                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples      4549412                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.165322                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.824855                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           4290952     94.32%     94.32% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1             87799      1.93%     96.25% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             56534      1.24%     97.49% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3             28364      0.62%     98.11% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             21434      0.47%     98.59% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5             28703      0.63%     99.22% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             15688      0.34%     99.56% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             16722      0.37%     99.93% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              3216      0.07%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       4549412                       # Number of insts issued each cycle
system.cpu07.iq.rate                         0.165297                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.wrAccesses                     68108                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                          25                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads           34550                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          25114                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads             164028                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             41027                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads                300526                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                        4550100                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.quiesceCycles                     153970                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles                 90675                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps              456205                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents                   18                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles                  46793                       # Number of cycles rename is idle
system.cpu07.rename.LQFullEvents              4294686                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.ROBFullEvents                 565                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups             1819465                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts               789503                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands            953753                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles                  116716                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles                 3262                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles             4291628                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps                 497524                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups          276034                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups        1026678                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles          338                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu07.rename.skidInsts                   75654                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                    5230540                       # The number of ROB reads
system.cpu07.rob.rob_writes                   1631170                       # The number of ROB writes
system.cpu07.timesIdled                            10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups              40998                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect              88                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted           57501                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits            28541                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups         40998                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses          12457                       # Number of indirect misses.
system.cpu08.branchPred.lookups                 57812                       # Number of BP lookups
system.cpu08.branchPred.usedRAS                    85                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads                  207929                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 256378                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts             101                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                    38370                       # Number of branches committed
system.cpu08.commit.bw_lim_events               12589                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts        414732                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts             237530                       # Number of instructions committed
system.cpu08.commit.committedOps               371086                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples      4495441                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.082547                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     0.692585                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      4409458     98.09%     98.09% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        25708      0.57%     98.66% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         3140      0.07%     98.73% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         3140      0.07%     98.80% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         5466      0.12%     98.92% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        22225      0.49%     99.41% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6           28      0.00%     99.42% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        13687      0.30%     99.72% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        12589      0.28%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      4495441                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls                 10                       # Number of function calls committed.
system.cpu08.commit.int_insts                  317539                       # Number of committed integer instructions.
system.cpu08.commit.loads                       59877                       # Number of loads committed
system.cpu08.commit.membars                         6                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         258005     69.53%     69.53% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          3127      0.84%     70.37% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              7      0.00%     70.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         9375      2.53%     72.90% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     72.90% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     72.90% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     72.90% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     72.90% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     72.90% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     72.90% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     72.90% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     72.90% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu         12500      3.37%     76.27% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     76.27% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     76.27% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     76.27% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     76.27% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     76.27% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd         9375      2.53%     78.79% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     78.79% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     78.79% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt         6250      1.68%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     80.48% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         44236     11.92%     92.40% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         6300      1.70%     94.10% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead        15641      4.21%     98.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite         6266      1.69%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          371086                       # Class of committed instruction
system.cpu08.commit.refs                        72443                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                    237530                       # Number of Instructions Simulated
system.cpu08.committedOps                      371086                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                            19.152393                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                      19.152393                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles             4383449                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts               802761                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles                  39817                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles                  109923                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles                 3232                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles               12550                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                    166306                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu08.dtb.wrAccesses                     31349                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu08.fetch.Branches                     57812                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines                   67433                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                     4474529                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes                  12                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                       645968                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles                 15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles           96                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles                  6464                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.branchRate                0.012708                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles            71072                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches            28626                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      0.141994                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples          4548971                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.209698                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.182230                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                4382574     96.34%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  11724      0.26%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  15601      0.34%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  18008      0.40%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  13792      0.30%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  12533      0.28%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   3139      0.07%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  12508      0.27%     98.26% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  79092      1.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            4548971                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads                  196867                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                 156308                       # number of floating regfile writes
system.cpu08.idleCycles                           297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts                141                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches                  51042                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   0.163035                       # Inst execution rate
system.cpu08.iew.exec_refs                     197665                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                    31349                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles                 51004                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts              163338                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts              40816                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts            785886                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts              166316                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             268                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts              741692                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents                4397                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles                 3232                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles                4395                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads          25011                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads        15619                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads       103460                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores        28250                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect          137                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers                  707852                       # num instructions consuming a value
system.cpu08.iew.wb_count                      722863                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.762390                       # average fanout of values written-back
system.cpu08.iew.wb_producers                  539659                       # num instructions producing a value
system.cpu08.iew.wb_rate                     0.158897                       # insts written-back per cycle
system.cpu08.iew.wb_sent                       725998                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads                 989392                       # number of integer regfile reads
system.cpu08.int_regfile_writes                477664                       # number of integer regfile writes
system.cpu08.ipc                             0.052213                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.052213                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass              53      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              422265     56.91%     56.92% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               9380      1.26%     58.18% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   7      0.00%     58.18% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd             31250      4.21%     62.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     62.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     62.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     62.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     62.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     62.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     62.40% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     62.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     62.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     62.40% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu              43743      5.90%     68.29% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     68.29% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     68.29% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     68.29% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     68.29% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     68.29% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     68.29% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.29% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     68.29% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     68.29% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd         21873      2.95%     71.24% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.24% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.24% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt         15623      2.11%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     73.35% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead             107007     14.42%     87.77% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             18854      2.54%     90.31% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead         59390      8.00%     98.31% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite        12516      1.69%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               741961                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses                184402                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads            368797                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses       168768                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes           378149                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                        68                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.000092                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                    46     67.65%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%     67.65% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                   10     14.71%     82.35% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   5      7.35%     89.71% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead               3      4.41%     94.12% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite              4      5.88%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses               557574                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads          5664171                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses       554095                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes          822533                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded                   785861                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued                  741961                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined        414790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued               8                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined       173456                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples      4548971                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.163105                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.826920                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4305508     94.65%     94.65% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1             70668      1.55%     96.20% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             59046      1.30%     97.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3             25108      0.55%     98.05% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4             24287      0.53%     98.59% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5             28612      0.63%     99.21% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             15693      0.34%     99.56% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             16881      0.37%     99.93% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              3168      0.07%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       4548971                       # Number of insts issued each cycle
system.cpu08.iq.rate                         0.163095                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.wrAccesses                     67452                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                          28                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads           31266                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          15650                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads             163338                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             40816                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads                299804                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                        4549268                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.quiesceCycles                     154802                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles                 61683                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps              456705                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents                   11                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles                  46134                       # Number of cycles rename is idle
system.cpu08.rename.LQFullEvents              4324465                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.ROBFullEvents                  58                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups             1812646                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts               786567                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands            950273                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles                  116140                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles                 3232                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles             4321407                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps                 493547                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups          275008                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups        1022214                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles          375                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu08.rename.skidInsts                   75262                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                    5228045                       # The number of ROB reads
system.cpu08.rob.rob_writes                   1625179                       # The number of ROB writes
system.cpu08.timesIdled                             8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups              32950                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect             101                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted           57562                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits            28530                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups         32950                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses           4420                       # Number of indirect misses.
system.cpu09.branchPred.lookups                 57950                       # Number of BP lookups
system.cpu09.branchPred.usedRAS                   106                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads                  205356                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 258993                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts             116                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                    37529                       # Number of branches committed
system.cpu09.commit.bw_lim_events               12597                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts        430713                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts             234584                       # Number of instructions committed
system.cpu09.commit.committedOps               366036                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples      4492062                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.081485                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     0.689268                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      4407723     98.12%     98.12% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        24908      0.55%     98.68% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         3141      0.07%     98.75% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         3142      0.07%     98.82% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         5200      0.12%     98.93% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        21786      0.48%     99.42% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6           41      0.00%     99.42% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        13524      0.30%     99.72% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        12597      0.28%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      4492062                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls                 10                       # Number of function calls committed.
system.cpu09.commit.int_insts                  312910                       # Number of committed integer instructions.
system.cpu09.commit.loads                       59456                       # Number of loads committed
system.cpu09.commit.membars                         6                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         253376     69.22%     69.22% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          3127      0.85%     70.08% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              7      0.00%     70.08% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         9375      2.56%     72.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     72.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     72.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     72.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     72.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     72.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     72.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     72.64% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     72.64% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     72.64% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu         12500      3.41%     76.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     76.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     76.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     76.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     76.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     76.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     76.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     76.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd         9375      2.56%     78.62% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     78.62% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     78.62% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt         6250      1.71%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     80.32% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         43815     11.97%     92.29% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         6300      1.72%     94.02% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead        15641      4.27%     98.29% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite         6266      1.71%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          366036                       # Class of committed instruction
system.cpu09.commit.refs                        72022                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                    234584                       # Number of Instructions Simulated
system.cpu09.committedOps                      366036                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                            19.388965                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                      19.388965                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles             4379959                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts               815895                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles                  40350                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles                  111427                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles                 3354                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles               12562                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                    168875                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu09.dtb.wrAccesses                     31975                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu09.fetch.Branches                     57950                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines                   68631                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                     4471646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes                  14                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                       659247                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles                 17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles                  6708                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.branchRate                0.012741                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles            72501                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches            28636                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      0.144942                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples          4547652                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.213782                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.194065                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                4378775     96.29%     96.29% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  11348      0.25%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  15916      0.35%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  18176      0.40%     97.29% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                  13757      0.30%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  12746      0.28%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   3349      0.07%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  13035      0.29%     98.23% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  80550      1.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            4547652                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads                  197680                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                 157879                       # number of floating regfile writes
system.cpu09.idleCycles                           689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts                163                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches                  50849                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   0.164855                       # Inst execution rate
system.cpu09.iew.exec_refs                     200860                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                    31975                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles                 52855                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts              166495                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts               3                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts              41978                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts            796167                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts              168885                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             313                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts              749817                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents              148302                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles                 3354                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles              148083                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads          25211                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads        15824                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads       107038                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores        29412                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect          159                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers                  715141                       # num instructions consuming a value
system.cpu09.iew.wb_count                      730918                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.762956                       # average fanout of values written-back
system.cpu09.iew.wb_producers                  545621                       # num instructions producing a value
system.cpu09.iew.wb_rate                     0.160700                       # insts written-back per cycle
system.cpu09.iew.wb_sent                       733807                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads                1005694                       # number of integer regfile reads
system.cpu09.int_regfile_writes                484467                       # number of integer regfile writes
system.cpu09.ipc                             0.051576                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.051576                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass              53      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              425747     56.76%     56.76% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               9692      1.29%     58.06% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   7      0.00%     58.06% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd             31992      4.26%     62.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     62.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     62.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     62.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     62.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     62.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     62.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     62.32% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     62.32% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     62.32% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu              44167      5.89%     68.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     68.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     68.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     68.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     68.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     68.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     68.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     68.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     68.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd         21864      2.91%     71.12% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.12% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.12% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt         15621      2.08%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     73.21% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead             108875     14.51%     87.72% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite             19489      2.60%     90.32% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead         60115      8.01%     98.33% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite        12512      1.67%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               750134                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses                186278                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads            372549                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses       170324                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes           387281                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                       195                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.000260                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                   170     87.18%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%     87.18% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                   13      6.67%     93.85% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   5      2.56%     96.41% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead               3      1.54%     97.95% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite              4      2.05%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses               563998                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads          5675576                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses       560594                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes          839013                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded                   796142                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued                  750134                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined        430120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued              14                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined       180479                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples      4547652                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.164950                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.829016                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           4296754     94.48%     94.48% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1             78451      1.73%     96.21% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2             56882      1.25%     97.46% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3             29251      0.64%     98.10% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             21347      0.47%     98.57% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5             28951      0.64%     99.21% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             15585      0.34%     99.55% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             16935      0.37%     99.92% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              3496      0.08%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       4547652                       # Number of insts issued each cycle
system.cpu09.iq.rate                         0.164925                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.wrAccesses                     68652                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                          30                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads           35235                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          25623                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads             166495                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             41978                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads                302625                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                        4548341                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.quiesceCycles                     155729                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles                206984                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps              450396                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents                    9                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles                  46905                       # Number of cycles rename is idle
system.cpu09.rename.LQFullEvents              4175382                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.ROBFullEvents                 170                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups             1838598                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts               797655                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands            963381                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles                  117423                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles                 3354                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles             4172327                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps                 512960                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups          280325                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups        1040866                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles          659                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu09.rename.skidInsts                   77311                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                    5234211                       # The number of ROB reads
system.cpu09.rob.rob_writes                   1649102                       # The number of ROB writes
system.cpu09.timesIdled                            12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups              40581                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect              88                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted           56658                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits            28119                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups         40581                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses          12462                       # Number of indirect misses.
system.cpu10.branchPred.lookups                 56970                       # Number of BP lookups
system.cpu10.branchPred.usedRAS                    88                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads                  203481                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 254040                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts             143                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                    37449                       # Number of branches committed
system.cpu10.commit.bw_lim_events               12557                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts        416158                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts             234304                       # Number of instructions committed
system.cpu10.commit.committedOps               365555                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples      4493033                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.081360                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     0.690010                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      4409615     98.14%     98.14% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        24055      0.54%     98.68% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         3139      0.07%     98.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         3139      0.07%     98.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         4916      0.11%     98.93% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        21785      0.48%     99.41% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6           29      0.00%     99.41% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        13798      0.31%     99.72% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        12557      0.28%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      4493033                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls                 10                       # Number of function calls committed.
system.cpu10.commit.int_insts                  312469                       # Number of committed integer instructions.
system.cpu10.commit.loads                       59416                       # Number of loads committed
system.cpu10.commit.membars                         6                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         252935     69.19%     69.19% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          3127      0.86%     70.05% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              7      0.00%     70.05% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         9375      2.56%     72.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     72.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     72.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     72.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     72.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     72.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     72.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     72.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     72.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     72.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu         12500      3.42%     76.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     76.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     76.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     76.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     76.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     76.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     76.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     76.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     76.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     76.03% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd         9375      2.56%     78.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     78.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     78.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt         6250      1.71%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     80.31% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         43775     11.97%     92.28% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         6300      1.72%     94.01% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead        15641      4.28%     98.29% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite         6266      1.71%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          365555                       # Class of committed instruction
system.cpu10.commit.refs                        71982                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                    234304                       # Number of Instructions Simulated
system.cpu10.committedOps                      365555                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                            19.406634                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                      19.406634                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles             4383209                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts               798851                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles                  39062                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles                  108692                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles                 3285                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles               12561                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                    166118                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu10.dtb.wrAccesses                     31402                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu10.fetch.Branches                     56970                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines                   66447                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                     4472952                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes                  15                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                       644208                       # Number of instructions fetch has processed
system.cpu10.fetch.MiscStallCycles                 57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles          380                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles                  6570                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.branchRate                0.012529                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles            70118                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches            28207                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      0.141676                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples          4546809                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.209036                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.180887                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                4381574     96.37%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  11155      0.25%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                  15644      0.34%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  17460      0.38%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                  13918      0.31%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  12547      0.28%     97.92% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   3158      0.07%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  12556      0.28%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  78797      1.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            4546809                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads                  196925                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                 156439                       # number of floating regfile writes
system.cpu10.idleCycles                           243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts                185                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches                  50181                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   0.162155                       # Inst execution rate
system.cpu10.iew.exec_refs                     197529                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                    31402                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles                 51190                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts              163192                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts              40914                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts            781727                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts              166127                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             264                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts              737326                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents               15648                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles                 3285                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles               15627                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads          25029                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads        15635                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads       103775                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores        28348                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect          181                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers                  703990                       # num instructions consuming a value
system.cpu10.iew.wb_count                      718533                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.761958                       # average fanout of values written-back
system.cpu10.iew.wb_producers                  536411                       # num instructions producing a value
system.cpu10.iew.wb_rate                     0.158022                       # insts written-back per cycle
system.cpu10.iew.wb_sent                       721607                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads                 985662                       # number of integer regfile reads
system.cpu10.int_regfile_writes                474406                       # number of integer regfile writes
system.cpu10.ipc                             0.051529                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.051529                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass              96      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              417869     56.65%     56.67% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               9406      1.28%     57.94% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   7      0.00%     57.94% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd             31313      4.25%     62.19% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     62.19% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     62.19% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     62.19% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     62.19% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     62.19% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     62.19% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     62.19% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     62.19% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     62.19% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu              43778      5.94%     68.12% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     68.12% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     68.12% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     68.12% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     68.12% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     68.12% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     68.12% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.12% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     68.12% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     68.12% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd         21870      2.97%     71.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt         15622      2.12%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     73.21% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead             106753     14.47%     87.68% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite             18909      2.56%     90.24% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead         59453      8.06%     98.30% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite        12515      1.70%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               737591                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses                184558                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads            369109                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses       168887                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes           378933                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                        78                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.000106                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                    54     69.23%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%     69.23% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                   11     14.10%     83.33% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   6      7.69%     91.03% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead               3      3.85%     94.87% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite              4      5.13%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses               553015                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads          5652967                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses       549646                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes          818964                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded                   781702                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued                  737591                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined        416163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued               8                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined       173862                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples      4546809                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.162222                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.822546                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           4300032     94.57%     94.57% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1             77108      1.70%     96.27% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             56637      1.25%     97.51% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3             28244      0.62%     98.14% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             20702      0.46%     98.59% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5             28206      0.62%     99.21% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             15702      0.35%     99.56% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             16997      0.37%     99.93% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              3181      0.07%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       4546809                       # Number of insts issued each cycle
system.cpu10.iq.rate                         0.162213                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.wrAccesses                     66510                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                          72                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads           34421                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          24955                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads             163192                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores             40914                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads                297946                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                        4547052                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.quiesceCycles                     157018                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles                 73258                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps              449796                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents                   11                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles                  45402                       # Number of cycles rename is idle
system.cpu10.rename.LQFullEvents              4312654                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.ROBFullEvents                  54                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups             1803476                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts               782484                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands            945054                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles                  114902                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles                 3285                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles             4309587                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps                 495243                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups          275466                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups        1018742                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles          375                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu10.rename.skidInsts                   75415                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                    5221434                       # The number of ROB reads
system.cpu10.rob.rob_writes                   1617216                       # The number of ROB writes
system.cpu10.timesIdled                             8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups              40171                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect              87                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted           56075                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits            27828                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups         40171                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses          12343                       # Number of indirect misses.
system.cpu11.branchPred.lookups                 56389                       # Number of BP lookups
system.cpu11.branchPred.usedRAS                    87                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads                  200695                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                 252226                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts             103                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                    36915                       # Number of branches committed
system.cpu11.commit.bw_lim_events               12588                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts        415176                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts             232436                       # Number of instructions committed
system.cpu11.commit.committedOps               362353                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples      4492289                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.080661                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     0.687401                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      4409642     98.16%     98.16% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        23828      0.53%     98.69% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3139      0.07%     98.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         3141      0.07%     98.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         4839      0.11%     98.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        21495      0.48%     99.42% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6           30      0.00%     99.42% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        13587      0.30%     99.72% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        12588      0.28%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      4492289                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls                 10                       # Number of function calls committed.
system.cpu11.commit.int_insts                  309534                       # Number of committed integer instructions.
system.cpu11.commit.loads                       59149                       # Number of loads committed
system.cpu11.commit.membars                         6                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         250000     68.99%     68.99% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          3127      0.86%     69.86% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              7      0.00%     69.86% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         9375      2.59%     72.45% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     72.45% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     72.45% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     72.45% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     72.45% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     72.45% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     72.45% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     72.45% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     72.45% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu         12500      3.45%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.90% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd         9375      2.59%     78.48% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     78.48% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     78.48% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt         6250      1.72%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     80.21% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         43508     12.01%     92.22% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         6300      1.74%     93.95% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead        15641      4.32%     98.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite         6266      1.73%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          362353                       # Class of committed instruction
system.cpu11.commit.refs                        71715                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                    232436                       # Number of Instructions Simulated
system.cpu11.committedOps                      362353                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                            19.558971                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                      19.558971                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles             4383542                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts               794581                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles                  38622                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles                  107920                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles                 3238                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles               12553                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                    165664                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                          15                       # TLB misses on read requests
system.cpu11.dtb.wrAccesses                     31360                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu11.fetch.Branches                     56389                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines                   66234                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                     4472569                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes                  12                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                       641400                       # Number of instructions fetch has processed
system.cpu11.fetch.MiscStallCycles                 18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles          118                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles                  6476                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.branchRate                0.012404                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles            69898                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches            27915                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      0.141085                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples          4545875                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.208087                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.178362                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                4381449     96.38%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  11089      0.24%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                  15606      0.34%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  17397      0.38%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  13700      0.30%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  12537      0.28%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   3146      0.07%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  12525      0.28%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  78426      1.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            4545875                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads                  196891                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                 156354                       # number of floating regfile writes
system.cpu11.idleCycles                           334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts                141                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches                  49602                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   0.161328                       # Inst execution rate
system.cpu11.iew.exec_refs                     197034                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                    31360                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles                 51046                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts              162716                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts              40843                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts            777570                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts              165674                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             259                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts              733433                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents                8153                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles                 3238                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles                8142                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads          25024                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads        15617                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads       103566                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores        28277                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect          137                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers                  700295                       # num instructions consuming a value
system.cpu11.iew.wb_count                      714749                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.761975                       # average fanout of values written-back
system.cpu11.iew.wb_producers                  533607                       # num instructions producing a value
system.cpu11.iew.wb_rate                     0.157219                       # insts written-back per cycle
system.cpu11.iew.wb_sent                       717739                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads                 981441                       # number of integer regfile reads
system.cpu11.int_regfile_writes                471566                       # number of integer regfile writes
system.cpu11.ipc                             0.051127                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.051127                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass              57      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              414585     56.51%     56.51% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               9386      1.28%     57.79% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   7      0.00%     57.79% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd             31272      4.26%     62.06% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     62.06% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     62.06% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     62.06% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     62.06% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     62.06% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     62.06% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     62.06% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     62.06% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     62.06% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu              43755      5.96%     68.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     68.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     68.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     68.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     68.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     68.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     68.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     68.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     68.02% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd         21873      2.98%     71.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.00% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt         15623      2.13%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     73.13% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead             106350     14.50%     87.63% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             18865      2.57%     90.20% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead         59404      8.10%     98.29% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite        12516      1.71%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               733693                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses                184450                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads            368893                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses       168814                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes           378411                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                        73                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.000099                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                    49     67.12%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%     67.12% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                   11     15.07%     82.19% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   6      8.22%     90.41% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead               3      4.11%     94.52% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite              4      5.48%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses               549259                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads          5644448                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses       545935                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes          814373                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded                   777545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued                  733693                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined        415207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued               8                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined       172999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples      4545875                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.161398                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.821423                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           4305325     94.71%     94.71% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1             66285      1.46%     96.17% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2             61907      1.36%     97.53% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             28186      0.62%     98.15% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             20611      0.45%     98.60% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5             27913      0.61%     99.22% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             15689      0.35%     99.56% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             16779      0.37%     99.93% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              3180      0.07%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       4545875                       # Number of insts issued each cycle
system.cpu11.iq.rate                         0.161386                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.wrAccesses                     66256                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                          31                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads           34351                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          24841                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads             162716                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             40843                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads                296296                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                        4546209                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.quiesceCycles                     157861                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles                 65277                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps              445792                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents                   11                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles                  44952                       # Number of cycles rename is idle
system.cpu11.rename.LQFullEvents              4321021                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.ROBFullEvents                  52                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups             1794088                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts               778309                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands            939924                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles                  114131                       # Number of cycles rename is running
system.cpu11.rename.SQFullEvents                    5                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.SquashCycles                 3238                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles             4317957                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps                 494105                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups          275152                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups        1014170                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles          320                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu11.rename.skidInsts                   75331                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                    5216566                       # The number of ROB reads
system.cpu11.rob.rob_writes                   1608665                       # The number of ROB writes
system.cpu11.timesIdled                             8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups              40474                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect              86                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted           56159                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits            27877                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups         40474                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses          12597                       # Number of indirect misses.
system.cpu12.branchPred.lookups                 56453                       # Number of BP lookups
system.cpu12.branchPred.usedRAS                    83                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads                  201280                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                 257693                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts             141                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                    37035                       # Number of branches committed
system.cpu12.commit.bw_lim_events               12559                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts        414539                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts             232855                       # Number of instructions committed
system.cpu12.commit.committedOps               363072                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples      4491444                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.080836                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     0.689446                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      4409501     98.18%     98.18% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        22995      0.51%     98.69% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3139      0.07%     98.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         3142      0.07%     98.83% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         4561      0.10%     98.93% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        21571      0.48%     99.41% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6           30      0.00%     99.41% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        13946      0.31%     99.72% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        12559      0.28%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      4491444                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls                 10                       # Number of function calls committed.
system.cpu12.commit.int_insts                  310193                       # Number of committed integer instructions.
system.cpu12.commit.loads                       59209                       # Number of loads committed
system.cpu12.commit.membars                         6                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         250659     69.04%     69.04% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          3127      0.86%     69.90% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              7      0.00%     69.90% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         9375      2.58%     72.48% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     72.48% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     72.48% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     72.48% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     72.48% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     72.48% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     72.48% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     72.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     72.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     72.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu         12500      3.44%     75.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     75.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.93% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd         9375      2.58%     78.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     78.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     78.51% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt         6250      1.72%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         43568     12.00%     92.23% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         6300      1.74%     93.97% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead        15641      4.31%     98.27% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite         6266      1.73%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          363072                       # Class of committed instruction
system.cpu12.commit.refs                        71775                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                    232855                       # Number of Instructions Simulated
system.cpu12.committedOps                      363072                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                            19.519740                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                      19.519740                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles             4383240                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts               794546                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles                  38259                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles                  107676                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles                 3272                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles               12553                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                    165608                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu12.dtb.wrAccesses                     31341                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu12.fetch.Branches                     56453                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines                   65572                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                     4472072                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes                  14                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.Insts                       641125                       # Number of instructions fetch has processed
system.cpu12.fetch.MiscStallCycles                 57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles          381                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles                  6544                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.branchRate                0.012420                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles            69218                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches            27960                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      0.141053                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples          4545000                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.208042                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.178355                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                4380916     96.39%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  10793      0.24%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  15595      0.34%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  17090      0.38%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                  14047      0.31%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  12525      0.28%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   3139      0.07%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  12507      0.28%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  78388      1.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            4545000                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads                  196813                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                 156267                       # number of floating regfile writes
system.cpu12.idleCycles                           269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts                188                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches                  49707                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   0.163162                       # Inst execution rate
system.cpu12.iew.exec_refs                     196958                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                    31341                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles                 51003                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts              162628                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts              40798                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts            777720                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts              165617                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             259                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts              741617                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents                4335                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles                 3272                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles                4334                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads          25000                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads        15613                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads       103418                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores        28232                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect          178                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect           10                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers                  708784                       # num instructions consuming a value
system.cpu12.iew.wb_count                      725549                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.764271                       # average fanout of values written-back
system.cpu12.iew.wb_producers                  541703                       # num instructions producing a value
system.cpu12.iew.wb_rate                     0.159627                       # insts written-back per cycle
system.cpu12.iew.wb_sent                       725933                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads                 997238                       # number of integer regfile reads
system.cpu12.int_regfile_writes                482281                       # number of integer regfile writes
system.cpu12.ipc                             0.051230                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.051230                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass              96      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              422888     57.00%     57.02% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               9377      1.26%     58.28% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   7      0.00%     58.28% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd             31241      4.21%     62.49% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     62.49% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     62.49% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     62.49% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     62.49% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     62.49% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     62.49% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     62.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     62.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     62.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu              43729      5.89%     68.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     68.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     68.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     68.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     68.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     68.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     68.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     68.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     68.39% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd         21868      2.95%     71.33% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.33% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.33% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt         15619      2.11%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     73.44% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead             106320     14.33%     87.77% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite             18848      2.54%     90.31% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead         59374      8.00%     98.31% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite        12513      1.69%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               741880                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses                184351                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads            368695                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses       168724                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes           378019                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                        69                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.000093                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                    47     68.12%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%     68.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                   10     14.49%     82.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   5      7.25%     89.86% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead               3      4.35%     94.20% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite              4      5.80%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses               557502                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads          5660138                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses       556825                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes          814343                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded                   777695                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued                  741880                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined        414637                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued               8                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined       148842                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples      4545000                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.163230                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.824058                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           4292569     94.45%     94.45% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1             86096      1.89%     96.34% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2             53926      1.19%     97.53% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3             25113      0.55%     98.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4             23353      0.51%     98.59% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5             27956      0.62%     99.21% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             15684      0.35%     99.55% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             17127      0.38%     99.93% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              3176      0.07%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       4545000                       # Number of insts issued each cycle
system.cpu12.iq.rate                         0.163220                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.wrAccesses                     65635                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                          72                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads           31257                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          15645                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads             162628                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores             40798                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads                296426                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                        4545269                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.quiesceCycles                     158801                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles                 61414                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps              446691                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents                   11                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles                  44572                       # Number of cycles rename is idle
system.cpu12.rename.LQFullEvents              4324523                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.ROBFullEvents                  57                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups             1794186                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts               778385                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands            940046                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles                  113902                       # Number of cycles rename is running
system.cpu12.rename.SquashCycles                 3272                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles             4321465                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps                 493330                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups          274927                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups        1013874                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles          375                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu12.rename.skidInsts                   75236                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                    5215858                       # The number of ROB reads
system.cpu12.rob.rob_writes                   1608791                       # The number of ROB writes
system.cpu12.timesIdled                             8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups              40454                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect              88                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted           56047                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits            27816                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups         40454                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses          12638                       # Number of indirect misses.
system.cpu13.branchPred.lookups                 56352                       # Number of BP lookups
system.cpu13.branchPred.usedRAS                    84                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads                  200364                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                 252184                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts             106                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                    36826                       # Number of branches committed
system.cpu13.commit.bw_lim_events               12592                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts        416379                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts             232126                       # Number of instructions committed
system.cpu13.commit.committedOps               361822                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples      4490320                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.080578                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     0.688786                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      4408840     98.19%     98.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        22750      0.51%     98.69% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         3140      0.07%     98.76% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         3141      0.07%     98.83% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         4481      0.10%     98.93% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        21447      0.48%     99.41% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           29      0.00%     99.41% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        13900      0.31%     99.72% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        12592      0.28%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      4490320                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls                 10                       # Number of function calls committed.
system.cpu13.commit.int_insts                  309047                       # Number of committed integer instructions.
system.cpu13.commit.loads                       59105                       # Number of loads committed
system.cpu13.commit.membars                         6                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         249513     68.96%     68.96% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          3127      0.86%     69.83% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              7      0.00%     69.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         9375      2.59%     72.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     72.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     72.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     72.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     72.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     72.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     72.42% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     72.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     72.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     72.42% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu         12500      3.45%     75.87% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.87% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.87% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.87% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.87% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.87% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.87% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.87% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     75.87% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.87% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd         9375      2.59%     78.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     78.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     78.46% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt         6250      1.73%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     80.19% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         43464     12.01%     92.20% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         6300      1.74%     93.95% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead        15641      4.32%     98.27% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite         6266      1.73%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          361822                       # Class of committed instruction
system.cpu13.commit.refs                        71671                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                    232126                       # Number of Instructions Simulated
system.cpu13.committedOps                      361822                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                            19.577393                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                      19.577393                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles             4382613                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts               795364                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles                  37981                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles                  107669                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles                 3249                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles               12552                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                    165822                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu13.dtb.wrAccesses                     31413                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu13.fetch.Branches                     56352                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines                   65646                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                     4471346                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes                  14                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                       642270                       # Number of instructions fetch has processed
system.cpu13.fetch.MiscStallCycles                 20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles          127                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles                  6498                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.branchRate                0.012400                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles            69288                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches            27900                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      0.141332                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples          4544064                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.208413                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.179491                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                4379815     96.39%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  10739      0.24%     96.62% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  15649      0.34%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  17053      0.38%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                  14015      0.31%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  12555      0.28%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   3162      0.07%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  12570      0.28%     98.27% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  78506      1.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            4544064                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads                  196907                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                 156437                       # number of floating regfile writes
system.cpu13.idleCycles                           358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts                146                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches                  49561                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   0.161431                       # Inst execution rate
system.cpu13.iew.exec_refs                     197245                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                    31413                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles                 51209                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts              162924                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts              13                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts              40940                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts            778203                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts              165832                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             269                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts              733609                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents               18413                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles                 3249                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles               18390                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads          25027                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads        15635                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads       103818                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores        28374                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect          142                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers                  700720                       # num instructions consuming a value
system.cpu13.iew.wb_count                      714838                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.761570                       # average fanout of values written-back
system.cpu13.iew.wb_producers                  533647                       # num instructions producing a value
system.cpu13.iew.wb_rate                     0.157300                       # insts written-back per cycle
system.cpu13.iew.wb_sent                       717894                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads                 981978                       # number of integer regfile reads
system.cpu13.int_regfile_writes                471633                       # number of integer regfile writes
system.cpu13.ipc                             0.051079                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.051079                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass              58      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              414467     56.48%     56.48% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               9411      1.28%     57.77% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   7      0.00%     57.77% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd             31325      4.27%     62.04% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     62.04% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     62.04% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     62.04% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     62.04% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     62.04% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     62.04% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     62.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     62.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     62.04% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu              43778      5.97%     68.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     68.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     68.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     68.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     68.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     68.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     68.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     68.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     68.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     68.00% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd         21867      2.98%     70.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt         15618      2.13%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     73.11% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead             106465     14.51%     87.62% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite             18921      2.58%     90.19% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead         59448      8.10%     98.29% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite        12514      1.71%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               733879                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses                184557                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads            369107                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses       168893                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes           379055                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                        82                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.000112                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                    59     71.95%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%     71.95% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                   10     12.20%     84.15% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   6      7.32%     91.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead               3      3.66%     95.12% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite              4      4.88%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses               549346                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads          5642803                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses       545945                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes          815526                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded                   778178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued                  733879                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined        416371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued               7                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined       174378                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples      4544064                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.161503                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.823088                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           4304759     94.73%     94.73% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1             64673      1.42%     96.16% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             62206      1.37%     97.53% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             28282      0.62%     98.15% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             20254      0.45%     98.59% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5             27899      0.61%     99.21% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             15688      0.35%     99.55% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             17115      0.38%     99.93% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              3188      0.07%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       4544064                       # Number of insts issued each cycle
system.cpu13.iq.rate                         0.161490                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.wrAccesses                     65670                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                          33                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads           34473                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          25063                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads             162924                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             40940                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads                296429                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                        4544422                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.quiesceCycles                     159648                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles                 75850                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps              445125                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents                   19                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles                  44324                       # Number of cycles rename is idle
system.cpu13.rename.LQFullEvents              4309517                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.ROBFullEvents                  55                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups             1795601                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts               778950                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands            940707                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles                  113863                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles                 3249                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles             4306458                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps                 495561                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups          275528                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups        1015404                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles          320                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu13.rename.skidInsts                   75473                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                    5215161                       # The number of ROB reads
system.cpu13.rob.rob_writes                   1610159                       # The number of ROB writes
system.cpu13.timesIdled                             9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups              39809                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect              90                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted           55200                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits            27384                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups         39809                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses          12425                       # Number of indirect misses.
system.cpu14.branchPred.lookups                 55522                       # Number of BP lookups
system.cpu14.branchPred.usedRAS                    89                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads                  196120                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                 251322                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts             144                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                    35978                       # Number of branches committed
system.cpu14.commit.bw_lim_events               12557                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts        416222                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts             229158                       # Number of instructions committed
system.cpu14.commit.committedOps               356734                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples      4489535                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.079459                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     0.685058                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      4409664     98.22%     98.22% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        21977      0.49%     98.71% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         3140      0.07%     98.78% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         3140      0.07%     98.85% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         4224      0.09%     98.94% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        21049      0.47%     99.41% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6           28      0.00%     99.41% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        13756      0.31%     99.72% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        12557      0.28%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      4489535                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls                 10                       # Number of function calls committed.
system.cpu14.commit.int_insts                  304383                       # Number of committed integer instructions.
system.cpu14.commit.loads                       58681                       # Number of loads committed
system.cpu14.commit.membars                         6                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         244849     68.64%     68.64% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          3127      0.88%     69.51% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              7      0.00%     69.52% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         9375      2.63%     72.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     72.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     72.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     72.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     72.14% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     72.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     72.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu         12500      3.50%     75.65% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.65% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.65% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.65% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.65% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.65% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.65% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     75.65% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.65% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd         9375      2.63%     78.28% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     78.28% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     78.28% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt         6250      1.75%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     80.03% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         43040     12.07%     92.09% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         6300      1.77%     93.86% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead        15641      4.38%     98.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite         6266      1.76%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          356734                       # Class of committed instruction
system.cpu14.commit.refs                        71247                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                    229158                       # Number of Instructions Simulated
system.cpu14.committedOps                      356734                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                            19.827499                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                      19.827499                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles             4383245                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts               790143                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles                  37690                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles                  106545                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles                 3286                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles               12560                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                    165370                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu14.dtb.wrAccesses                     31400                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu14.fetch.Branches                     55522                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines                   65069                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                     4470823                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes                  13                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                       639154                       # Number of instructions fetch has processed
system.cpu14.fetch.MiscStallCycles                 56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles          381                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles                  6572                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.branchRate                0.012220                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles            68763                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches            27473                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      0.140670                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples          4543326                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.207299                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.176703                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                4380228     96.41%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  10460      0.23%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                  15644      0.34%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  16767      0.37%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                  13877      0.31%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  12552      0.28%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   3158      0.07%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  12557      0.28%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  78083      1.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            4543326                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads                  196901                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                 156422                       # number of floating regfile writes
system.cpu14.idleCycles                           304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts                188                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches                  48715                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   0.160894                       # Inst execution rate
system.cpu14.iew.exec_refs                     196779                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                    31400                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles                 51168                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts              162460                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts              40923                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts            772973                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts              165379                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             276                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts              731041                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents               15858                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles                 3286                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles               15840                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads          25028                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads        15630                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads       103778                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores        28357                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect          184                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers                  698401                       # num instructions consuming a value
system.cpu14.iew.wb_count                      713102                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.762221                       # average fanout of values written-back
system.cpu14.iew.wb_producers                  532336                       # num instructions producing a value
system.cpu14.iew.wb_rate                     0.156945                       # insts written-back per cycle
system.cpu14.iew.wb_sent                       715326                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads                 981901                       # number of integer regfile reads
system.cpu14.int_regfile_writes                471188                       # number of integer regfile writes
system.cpu14.ipc                             0.050435                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.050435                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass              96      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              412352     56.38%     56.40% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               9406      1.29%     57.68% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   7      0.00%     57.69% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd             31311      4.28%     61.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     61.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     61.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     61.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     61.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     61.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     61.97% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     61.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     61.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     61.97% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu              43774      5.99%     67.95% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     67.95% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     67.95% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     67.95% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     67.95% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     67.95% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     67.95% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.95% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     67.95% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     67.95% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd         21866      2.99%     70.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt         15621      2.14%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     73.08% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead             106020     14.50%     87.58% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite             18909      2.59%     90.16% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead         59443      8.13%     98.29% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite        12513      1.71%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               731318                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses                184535                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads            369063                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses       168875                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes           378909                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                        76                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.000104                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                    53     69.74%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%     69.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                   11     14.47%     84.21% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   5      6.58%     90.79% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead               3      3.95%     94.74% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite              4      5.26%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses               546763                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads          5636981                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses       544227                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes          810300                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded                   772948                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued                  731318                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined        416229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued               7                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined       166412                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples      4543326                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.160965                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.819953                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           4300965     94.67%     94.67% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1             70875      1.56%     96.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2             59934      1.32%     97.54% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3             28106      0.62%     98.16% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4             20139      0.44%     98.61% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5             27466      0.60%     99.21% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             15696      0.35%     99.56% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             16965      0.37%     99.93% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              3180      0.07%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       4543326                       # Number of insts issued each cycle
system.cpu14.iq.rate                         0.160955                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.wrAccesses                     65131                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                          71                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads           34294                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          24574                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads             162460                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             40923                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads                294265                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                        4543630                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.quiesceCycles                     160440                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles                 73366                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps              438765                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents                   15                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles                  44030                       # Number of cycles rename is idle
system.cpu14.rename.LQFullEvents              4312526                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.ROBFullEvents                  53                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups             1783813                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts               773753                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands            934116                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles                  112750                       # Number of cycles rename is running
system.cpu14.rename.SquashCycles                 3286                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles             4309461                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps                 495330                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups          275449                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups        1010073                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles          433                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu14.rename.skidInsts                   75452                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                    5209179                       # The number of ROB reads
system.cpu14.rob.rob_writes                   1599715                       # The number of ROB writes
system.cpu14.timesIdled                             9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups              39561                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect              87                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted           54790                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits            27184                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups         39561                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses          12377                       # Number of indirect misses.
system.cpu15.branchPred.lookups                 55102                       # Number of BP lookups
system.cpu15.branchPred.usedRAS                    86                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads                  194180                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                 248819                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts              88                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                    35577                       # Number of branches committed
system.cpu15.commit.bw_lim_events               12562                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts        415754                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts             227753                       # Number of instructions committed
system.cpu15.commit.committedOps               354325                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples      4488855                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.078934                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     0.682874                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      4409454     98.23%     98.23% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        21910      0.49%     98.72% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         3141      0.07%     98.79% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         3140      0.07%     98.86% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         4200      0.09%     98.95% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        20845      0.46%     99.42% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           29      0.00%     99.42% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        13574      0.30%     99.72% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        12562      0.28%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      4488855                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls                 10                       # Number of function calls committed.
system.cpu15.commit.int_insts                  302175                       # Number of committed integer instructions.
system.cpu15.commit.loads                       58480                       # Number of loads committed
system.cpu15.commit.membars                         6                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         242641     68.48%     68.48% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          3127      0.88%     69.36% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              7      0.00%     69.37% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         9375      2.65%     72.01% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     72.01% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     72.01% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     72.01% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     72.01% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     72.01% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     72.01% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     72.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     72.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     72.01% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu         12500      3.53%     75.54% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.54% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.54% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.54% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     75.54% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd         9375      2.65%     78.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     78.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     78.18% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt         6250      1.76%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     79.95% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         42839     12.09%     92.04% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         6300      1.78%     93.82% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead        15641      4.41%     98.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite         6266      1.77%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          354325                       # Class of committed instruction
system.cpu15.commit.refs                        71046                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                    227753                       # Number of Instructions Simulated
system.cpu15.committedOps                      354325                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                            19.946315                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                      19.946315                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles             4383363                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts               787219                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles                  37332                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles                  106027                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles                 3227                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles               12554                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                    165094                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu15.dtb.wrAccesses                     31381                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu15.fetch.Branches                     55102                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines                   65001                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                     4470498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes                  12                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                       637281                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles                  6454                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.012129                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles            68736                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches            27270                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      0.140283                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples          4542503                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.206655                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.174957                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                4379925     96.42%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  10446      0.23%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  15618      0.34%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  16765      0.37%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  13690      0.30%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  12545      0.28%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   3151      0.07%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  12541      0.28%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  77822      1.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            4542503                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads                  196915                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                 156398                       # number of floating regfile writes
system.cpu15.idleCycles                           330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts                128                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches                  48308                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   0.159914                       # Inst execution rate
system.cpu15.iew.exec_refs                     196482                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                    31381                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles                 51090                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts              162157                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts              40877                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts            770135                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts              165101                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             267                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts              726462                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents               11789                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles                 3227                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles               11772                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads          25027                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads        15629                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads       103676                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores        28311                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers                  693963                       # num instructions consuming a value
system.cpu15.iew.wb_count                      707977                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.761598                       # average fanout of values written-back
system.cpu15.iew.wb_producers                  528521                       # num instructions producing a value
system.cpu15.iew.wb_rate                     0.155845                       # insts written-back per cycle
system.cpu15.iew.wb_sent                       710756                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads                 975277                       # number of integer regfile reads
system.cpu15.int_regfile_writes                466678                       # number of integer regfile writes
system.cpu15.ipc                             0.050135                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.050135                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass              41      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              408143     56.16%     56.17% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               9397      1.29%     57.46% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   7      0.00%     57.46% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd             31292      4.31%     61.77% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     61.77% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     61.77% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     61.77% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     61.77% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     61.77% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     61.77% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     61.77% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     61.77% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     61.77% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu              43767      6.02%     67.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     67.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     67.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     67.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     67.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     67.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     67.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     67.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     67.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd         21873      3.01%     70.80% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.80% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.80% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt         15623      2.15%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     72.95% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead             105753     14.55%     87.50% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             18888      2.60%     90.10% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead         59430      8.18%     98.28% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite        12516      1.72%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               726730                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses                184508                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads            369009                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses       168856                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes           378665                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                        82                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.000113                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                    58     70.73%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%     70.73% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                   11     13.41%     84.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   6      7.32%     91.46% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead               3      3.66%     95.12% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite              4      4.88%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses               542263                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads          5627055                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses       539121                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes          807277                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded                   770110                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued                  726730                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined        415800                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued              20                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined       171574                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples      4542503                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.159984                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.816911                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           4298952     94.64%     94.64% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1             76132      1.68%     96.31% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2             56291      1.24%     97.55% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3             28240      0.62%     98.18% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             19955      0.44%     98.61% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5             27278      0.60%     99.22% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             15688      0.35%     99.56% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             16778      0.37%     99.93% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              3189      0.07%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       4542503                       # Number of insts issued each cycle
system.cpu15.iq.rate                         0.159973                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.wrAccesses                     65008                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                          16                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads           34389                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          24910                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads             162157                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             40877                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads                293155                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                        4542833                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.quiesceCycles                     161237                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles                 68752                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps              435757                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents                   11                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles                  43666                       # Number of cycles rename is idle
system.cpu15.rename.LQFullEvents              4317340                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.ROBFullEvents                  46                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups             1777444                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts               770880                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands            930661                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles                  112233                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles                 3227                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles             4314270                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps                 494877                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups          275308                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups        1006973                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles          355                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu15.rename.skidInsts                   75389                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                    5205656                       # The number of ROB reads
system.cpu15.rob.rob_writes                   1593827                       # The number of ROB writes
system.cpu15.timesIdled                             9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu16.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu16.branchPred.BTBLookups              39261                       # Number of BTB lookups
system.cpu16.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu16.branchPred.condIncorrect              88                       # Number of conditional branches incorrect
system.cpu16.branchPred.condPredicted           54356                       # Number of conditional branches predicted
system.cpu16.branchPred.indirectHits            26965                       # Number of indirect target hits.
system.cpu16.branchPred.indirectLookups         39261                       # Number of indirect predictor lookups.
system.cpu16.branchPred.indirectMisses          12296                       # Number of indirect misses.
system.cpu16.branchPred.lookups                 54672                       # Number of BP lookups
system.cpu16.branchPred.usedRAS                    88                       # Number of times the RAS was used to get a target.
system.cpu16.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu16.cc_regfile_reads                  191910                       # number of cc regfile reads
system.cpu16.cc_regfile_writes                 247079                       # number of cc regfile writes
system.cpu16.commit.amos                            0                       # Number of atomic instructions committed
system.cpu16.commit.branchMispredicts             143                       # The number of times a branch was mispredicted
system.cpu16.commit.branches                    35133                       # Number of branches committed
system.cpu16.commit.bw_lim_events               12555                       # number cycles where commit BW limit reached
system.cpu16.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.commitSquashedInsts        416304                       # The number of squashed insts skipped by commit
system.cpu16.commit.committedInsts             226198                       # Number of instructions committed
system.cpu16.commit.committedOps               351659                       # Number of ops (including micro ops) committed
system.cpu16.commit.committed_per_cycle::samples      4487961                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     0.078356                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     0.681676                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0      4409838     98.26%     98.26% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1        21076      0.47%     98.73% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2         3139      0.07%     98.80% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3         3140      0.07%     98.87% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4         3921      0.09%     98.96% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5        20627      0.46%     99.42% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6           29      0.00%     99.42% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7        13636      0.30%     99.72% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8        12555      0.28%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total      4487961                       # Number of insts commited each cycle
system.cpu16.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu16.commit.function_calls                 10                       # Number of function calls committed.
system.cpu16.commit.int_insts                  299731                       # Number of committed integer instructions.
system.cpu16.commit.loads                       58258                       # Number of loads committed
system.cpu16.commit.membars                         6                       # Number of memory barriers committed
system.cpu16.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu         240197     68.30%     68.31% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult          3127      0.89%     69.19% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              7      0.00%     69.20% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd         9375      2.67%     71.86% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     71.86% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     71.86% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     71.86% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMultAcc            0      0.00%     71.86% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     71.86% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMisc            0      0.00%     71.86% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     71.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     71.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     71.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu         12500      3.55%     75.42% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     75.42% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     75.42% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     75.42% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     75.42% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     75.42% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdDiv             0      0.00%     75.42% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     75.42% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd         9375      2.67%     78.08% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     78.08% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     78.08% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt         6250      1.78%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdReduceAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdReduceAlu            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdReduceCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAes             0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAesMix            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSha1Hash            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSha256Hash            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShaSigma2            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShaSigma3            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdPredAlu            0      0.00%     79.86% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead         42617     12.12%     91.98% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite         6300      1.79%     93.77% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMemRead        15641      4.45%     98.22% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMemWrite         6266      1.78%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total          351659                       # Class of committed instruction
system.cpu16.commit.refs                        70824                       # Number of memory references committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu16.committedInsts                    226198                       # Number of Instructions Simulated
system.cpu16.committedOps                      351659                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                            20.080133                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                      20.080133                       # CPI: Total CPI of All Threads
system.cpu16.decode.BlockedCycles             4383404                       # Number of cycles decode is blocked
system.cpu16.decode.DecodedInsts               785139                       # Number of instructions handled by decode
system.cpu16.decode.IdleCycles                  37087                       # Number of cycles decode is idle
system.cpu16.decode.RunCycles                  105411                       # Number of cycles decode is running
system.cpu16.decode.SquashCycles                 3286                       # Number of cycles decode is squashing
system.cpu16.decode.UnblockCycles               12558                       # Number of cycles decode is unblocking
system.cpu16.dtb.rdAccesses                    164979                       # TLB accesses on read requests
system.cpu16.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu16.dtb.wrAccesses                     31406                       # TLB accesses on write requests
system.cpu16.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu16.fetch.Branches                     54672                       # Number of branches that fetch encountered
system.cpu16.fetch.CacheLines                   64476                       # Number of cache lines fetched
system.cpu16.fetch.Cycles                     4469855                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.IcacheSquashes                  12                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu16.fetch.Insts                       636267                       # Number of instructions fetch has processed
system.cpu16.fetch.MiscStallCycles                 56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.PendingTrapStallCycles          380                       # Number of stall cycles due to pending traps
system.cpu16.fetch.SquashCycles                  6572                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.branchRate                0.012037                       # Number of branch fetches per cycle
system.cpu16.fetch.icacheStallCycles            68152                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.predictedBranches            27053                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.rate                      0.140083                       # Number of inst fetches per cycle
system.cpu16.fetch.rateDist::samples          4541746                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            0.206267                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           1.174125                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0                4379782     96.43%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                  10158      0.22%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                  15644      0.34%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                  16472      0.36%     97.36% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::4                  13756      0.30%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::5                  12555      0.28%     97.94% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::6                   3159      0.07%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::7                  12561      0.28%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::8                  77659      1.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total            4541746                       # Number of instructions fetched each cycle (Total)
system.cpu16.fp_regfile_reads                  196947                       # number of floating regfile reads
system.cpu16.fp_regfile_writes                 156457                       # number of floating regfile writes
system.cpu16.idleCycles                           340                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.iew.branchMispredicts                184                       # Number of branch mispredicts detected at execute
system.cpu16.iew.exec_branches                  47870                       # Number of branches executed
system.cpu16.iew.exec_nop                           0                       # number of nop insts executed
system.cpu16.iew.exec_rate                   0.159278                       # Inst execution rate
system.cpu16.iew.exec_refs                     196394                       # number of memory reference insts executed
system.cpu16.iew.exec_stores                    31406                       # Number of stores executed
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.iewBlockCycles                 51208                       # Number of cycles IEW is blocking
system.cpu16.iew.iewDispLoadInsts              162064                       # Number of dispatched load instructions
system.cpu16.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispStoreInsts              40924                       # Number of dispatched store instructions
system.cpu16.iew.iewDispatchedInsts            767965                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewExecLoadInsts              164988                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts             268                       # Number of squashed instructions skipped in execute
system.cpu16.iew.iewExecutedInsts              723453                       # Number of executed instructions
system.cpu16.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewLSQFullEvents               16611                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.iewSquashCycles                 3286                       # Number of cycles IEW is squashing
system.cpu16.iew.iewUnblockCycles               16586                       # Number of cycles IEW is unblocking
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.lsq.thread0.forwLoads          25035                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.rescheduledLoads        15637                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.squashedLoads       103805                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.squashedStores        28358                       # Number of stores squashed
system.cpu16.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu16.iew.predictedNotTakenIncorrect          180                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.wb_consumers                  691116                       # num instructions consuming a value
system.cpu16.iew.wb_count                      704635                       # cumulative count of insts written-back
system.cpu16.iew.wb_fanout                   0.761081                       # average fanout of values written-back
system.cpu16.iew.wb_producers                  525995                       # num instructions producing a value
system.cpu16.iew.wb_rate                     0.155135                       # insts written-back per cycle
system.cpu16.iew.wb_sent                       707734                       # cumulative count of insts sent to commit
system.cpu16.int_regfile_reads                 971755                       # number of integer regfile reads
system.cpu16.int_regfile_writes                463955                       # number of integer regfile writes
system.cpu16.ipc                             0.049800                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       0.049800                       # IPC: Total IPC of All Threads
system.cpu16.iq.FU_type_0::No_OpClass              95      0.01%      0.01% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu              405113     55.98%     55.99% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult               9409      1.30%     57.29% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   7      0.00%     57.29% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd             31320      4.33%     61.62% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     61.62% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     61.62% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     61.62% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMultAcc             0      0.00%     61.62% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     61.62% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMisc                0      0.00%     61.62% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     61.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     61.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     61.62% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu              43783      6.05%     67.67% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     67.67% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     67.67% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     67.67% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     67.67% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     67.67% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     67.67% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.67% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdDiv                  0      0.00%     67.67% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     67.67% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd         21873      3.02%     70.69% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.69% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.69% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt         15623      2.16%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAes                  0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAesMix               0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdPredAlu              0      0.00%     72.85% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead             105614     14.59%     87.44% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite             18912      2.61%     90.06% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMemRead         59457      8.22%     98.27% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMemWrite        12516      1.73%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total               723722                       # Type of FU issued
system.cpu16.iq.fp_alu_accesses                184579                       # Number of floating point alu accesses
system.cpu16.iq.fp_inst_queue_reads            369151                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_wakeup_accesses       168915                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_writes           379009                       # Number of floating instruction queue writes
system.cpu16.iq.fu_busy_cnt                        78                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.000108                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                    54     69.23%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMultAcc               0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMisc                  0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdDiv                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdReduceAdd              0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdReduceAlu              0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdReduceCmp              0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAes                    0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAesMix                 0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSha1Hash               0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSha1Hash2              0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSha256Hash             0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSha256Hash2            0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShaSigma2              0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShaSigma3              0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdPredAlu                0      0.00%     69.23% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead                   11     14.10%     83.33% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite                   6      7.69%     91.03% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMemRead               3      3.85%     94.87% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMemWrite              4      5.13%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.int_alu_accesses               539126                       # Number of integer alu accesses
system.cpu16.iq.int_inst_queue_reads          5620124                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_wakeup_accesses       535720                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.int_inst_queue_writes          805260                       # Number of integer instruction queue writes
system.cpu16.iq.iqInstsAdded                   767940                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqInstsIssued                  723722                       # Number of instructions issued
system.cpu16.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqSquashedInstsExamined        416297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedInstsIssued               8                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.iqSquashedOperandsExamined       174182                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.issued_per_cycle::samples      4541746                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       0.159349                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.817567                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0           4305603     94.80%     94.80% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1             63465      1.40%     96.20% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2             61950      1.36%     97.56% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3             28265      0.62%     98.18% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::4             19684      0.43%     98.62% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::5             27058      0.60%     99.21% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::6             15695      0.35%     99.56% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::7             16842      0.37%     99.93% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::8              3184      0.07%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total       4541746                       # Number of insts issued each cycle
system.cpu16.iq.rate                         0.159337                       # Inst issue rate
system.cpu16.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu16.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu16.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu16.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu16.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu16.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu16.itb.wrAccesses                     64538                       # TLB accesses on write requests
system.cpu16.itb.wrMisses                          71                       # TLB misses on write requests
system.cpu16.memDep0.conflictingLoads           34451                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores          25024                       # Number of conflicting stores.
system.cpu16.memDep0.insertedLoads             162064                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores             40924                       # Number of stores inserted to the mem dependence unit.
system.cpu16.misc_regfile_reads                292189                       # number of misc regfile reads
system.cpu16.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu16.numCycles                        4542086                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.quiesceCycles                     161984                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.rename.BlockCycles                 74073                       # Number of cycles rename is blocking
system.cpu16.rename.CommittedMaps              432426                       # Number of HB maps that are committed
system.cpu16.rename.IQFullEvents                   11                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.IdleCycles                  43430                       # Number of cycles rename is idle
system.cpu16.rename.LQFullEvents              4312037                       # Number of times rename has blocked due to LQ full
system.cpu16.rename.ROBFullEvents                  50                       # Number of times rename has blocked due to ROB full
system.cpu16.rename.RenameLookups             1772529                       # Number of register rename lookups that rename has made
system.cpu16.rename.RenamedInsts               768729                       # Number of instructions processed by rename
system.cpu16.rename.RenamedOperands            927861                       # Number of destination operands rename has renamed
system.cpu16.rename.RunCycles                  111614                       # Number of cycles rename is running
system.cpu16.rename.SquashCycles                 3286                       # Number of cycles rename is squashing
system.cpu16.rename.UnblockCycles             4308968                       # Number of cycles rename is unblocking
system.cpu16.rename.UndoneMaps                 495420                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.fp_rename_lookups          275508                       # Number of floating rename lookups
system.cpu16.rename.int_rename_lookups        1005065                       # Number of integer rename lookups
system.cpu16.rename.serializeStallCycles          375                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu16.rename.skidInsts                   75473                       # count of insts added to the skid buffer
system.cpu16.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu16.rob.rob_reads                    5202601                       # The number of ROB reads
system.cpu16.rob.rob_writes                   1589726                       # The number of ROB writes
system.cpu16.timesIdled                             9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu17.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu17.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu17.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu17.branchPred.BTBLookups              39006                       # Number of BTB lookups
system.cpu17.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu17.branchPred.condIncorrect              86                       # Number of conditional branches incorrect
system.cpu17.branchPred.condPredicted           53953                       # Number of conditional branches predicted
system.cpu17.branchPred.indirectHits            26770                       # Number of indirect target hits.
system.cpu17.branchPred.indirectLookups         39006                       # Number of indirect predictor lookups.
system.cpu17.branchPred.indirectMisses          12236                       # Number of indirect misses.
system.cpu17.branchPred.lookups                 54260                       # Number of BP lookups
system.cpu17.branchPred.usedRAS                    85                       # Number of times the RAS was used to get a target.
system.cpu17.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu17.cc_regfile_reads                  189865                       # number of cc regfile reads
system.cpu17.cc_regfile_writes                 247816                       # number of cc regfile writes
system.cpu17.commit.amos                            0                       # Number of atomic instructions committed
system.cpu17.commit.branchMispredicts             106                       # The number of times a branch was mispredicted
system.cpu17.commit.branches                    34723                       # Number of branches committed
system.cpu17.commit.bw_lim_events               12583                       # number cycles where commit BW limit reached
system.cpu17.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu17.commit.commitSquashedInsts        416623                       # The number of squashed insts skipped by commit
system.cpu17.commit.committedInsts             224763                       # Number of instructions committed
system.cpu17.commit.committedOps               349200                       # Number of ops (including micro ops) committed
system.cpu17.commit.committed_per_cycle::samples      4486917                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::mean     0.077826                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::stdev     0.679774                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::0      4409442     98.27%     98.27% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::1        20845      0.46%     98.74% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::2         3141      0.07%     98.81% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::3         3140      0.07%     98.88% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::4         3846      0.09%     98.96% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::5        20402      0.45%     99.42% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::6           31      0.00%     99.42% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::7        13487      0.30%     99.72% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::8        12583      0.28%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::total      4486917                       # Number of insts commited each cycle
system.cpu17.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu17.commit.function_calls                 10                       # Number of function calls committed.
system.cpu17.commit.int_insts                  297477                       # Number of committed integer instructions.
system.cpu17.commit.loads                       58053                       # Number of loads committed
system.cpu17.commit.membars                         6                       # Number of memory barriers committed
system.cpu17.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IntAlu         237943     68.14%     68.14% # Class of committed instruction
system.cpu17.commit.op_class_0::IntMult          3127      0.90%     69.04% # Class of committed instruction
system.cpu17.commit.op_class_0::IntDiv              7      0.00%     69.04% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatAdd         9375      2.68%     71.72% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCmp            0      0.00%     71.72% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCvt            0      0.00%     71.72% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMult            0      0.00%     71.72% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMultAcc            0      0.00%     71.72% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatDiv            0      0.00%     71.72% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMisc            0      0.00%     71.72% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatSqrt            0      0.00%     71.72% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAdd             0      0.00%     71.72% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAddAcc            0      0.00%     71.72% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAlu         12500      3.58%     75.30% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCmp             0      0.00%     75.30% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCvt             0      0.00%     75.30% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMisc            0      0.00%     75.30% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMult            0      0.00%     75.30% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMultAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShift            0      0.00%     75.30% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShiftAcc            0      0.00%     75.30% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdDiv             0      0.00%     75.30% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSqrt            0      0.00%     75.30% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAdd         9375      2.68%     77.99% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAlu            0      0.00%     77.99% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCmp            0      0.00%     77.99% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCvt         6250      1.79%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatDiv            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMisc            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMult            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdReduceAdd            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdReduceAlu            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdReduceCmp            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAes             0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAesMix            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSha1Hash            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSha256Hash            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShaSigma2            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShaSigma3            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdPredAlu            0      0.00%     79.78% # Class of committed instruction
system.cpu17.commit.op_class_0::MemRead         42412     12.15%     91.92% # Class of committed instruction
system.cpu17.commit.op_class_0::MemWrite         6300      1.80%     93.73% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMemRead        15641      4.48%     98.21% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMemWrite         6266      1.79%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::total          349200                       # Class of committed instruction
system.cpu17.commit.refs                        70619                       # Number of memory references committed
system.cpu17.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu17.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu17.committedInsts                    224763                       # Number of Instructions Simulated
system.cpu17.committedOps                      349200                       # Number of Ops (including micro ops) Simulated
system.cpu17.cpi                            20.204989                       # CPI: Cycles Per Instruction
system.cpu17.cpi_total                      20.204989                       # CPI: Total CPI of All Threads
system.cpu17.decode.BlockedCycles             4383074                       # Number of cycles decode is blocked
system.cpu17.decode.DecodedInsts               782995                       # Number of instructions handled by decode
system.cpu17.decode.IdleCycles                  36848                       # Number of cycles decode is idle
system.cpu17.decode.RunCycles                  104964                       # Number of cycles decode is running
system.cpu17.decode.SquashCycles                 3251                       # Number of cycles decode is squashing
system.cpu17.decode.UnblockCycles               12556                       # Number of cycles decode is unblocking
system.cpu17.dtb.rdAccesses                    164842                       # TLB accesses on read requests
system.cpu17.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu17.dtb.wrAccesses                     31418                       # TLB accesses on write requests
system.cpu17.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu17.fetch.Branches                     54260                       # Number of branches that fetch encountered
system.cpu17.fetch.CacheLines                   64395                       # Number of cache lines fetched
system.cpu17.fetch.Cycles                     4469051                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu17.fetch.IcacheSquashes                  14                       # Number of outstanding Icache misses that were squashed
system.cpu17.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu17.fetch.Insts                       635176                       # Number of instructions fetch has processed
system.cpu17.fetch.MiscStallCycles                 22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu17.fetch.PendingTrapStallCycles          137                       # Number of stall cycles due to pending traps
system.cpu17.fetch.SquashCycles                  6502                       # Number of cycles fetch has spent squashing
system.cpu17.fetch.branchRate                0.011948                       # Number of branch fetches per cycle
system.cpu17.fetch.icacheStallCycles            68215                       # Number of cycles fetch is stalled on an Icache miss
system.cpu17.fetch.predictedBranches            26855                       # Number of branches that fetch has predicted taken
system.cpu17.fetch.rate                      0.139866                       # Number of inst fetches per cycle
system.cpu17.fetch.rateDist::samples          4540693                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::mean            0.205869                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::stdev           1.173122                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::0                4379137     96.44%     96.44% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::1                  10091      0.22%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::2                  15645      0.34%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::3                  16430      0.36%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::4                  13610      0.30%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::5                  12553      0.28%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::6                   3165      0.07%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::7                  12575      0.28%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::8                  77487      1.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::total            4540693                       # Number of instructions fetched each cycle (Total)
system.cpu17.fp_regfile_reads                  196968                       # number of floating regfile reads
system.cpu17.fp_regfile_writes                 156503                       # number of floating regfile writes
system.cpu17.idleCycles                           641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu17.iew.branchMispredicts                145                       # Number of branch mispredicts detected at execute
system.cpu17.iew.exec_branches                  47463                       # Number of branches executed
system.cpu17.iew.exec_nop                           0                       # number of nop insts executed
system.cpu17.iew.exec_rate                   0.159426                       # Inst execution rate
system.cpu17.iew.exec_refs                     196269                       # number of memory reference insts executed
system.cpu17.iew.exec_stores                    31418                       # Number of stores executed
system.cpu17.iew.exec_swp                           0                       # number of swp insts executed
system.cpu17.iew.iewBlockCycles                 51127                       # Number of cycles IEW is blocking
system.cpu17.iew.iewDispLoadInsts              161942                       # Number of dispatched load instructions
system.cpu17.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu17.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu17.iew.iewDispStoreInsts              40950                       # Number of dispatched store instructions
system.cpu17.iew.iewDispatchedInsts            765802                       # Number of instructions dispatched to IQ
system.cpu17.iew.iewExecLoadInsts              164851                       # Number of load instructions executed
system.cpu17.iew.iewExecSquashedInsts             257                       # Number of squashed instructions skipped in execute
system.cpu17.iew.iewExecutedInsts              724006                       # Number of executed instructions
system.cpu17.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu17.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu17.iew.iewLSQFullEvents               20325                       # Number of times the LSQ has become full, causing a stall
system.cpu17.iew.iewSquashCycles                 3251                       # Number of cycles IEW is squashing
system.cpu17.iew.iewUnblockCycles               20293                       # Number of cycles IEW is unblocking
system.cpu17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu17.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu17.iew.lsq.thread0.forwLoads          25039                       # Number of loads that had data forwarded from stores
system.cpu17.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu17.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu17.iew.lsq.thread0.rescheduledLoads        15636                       # Number of loads that were rescheduled
system.cpu17.iew.lsq.thread0.squashedLoads       103888                       # Number of loads squashed
system.cpu17.iew.lsq.thread0.squashedStores        28384                       # Number of stores squashed
system.cpu17.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu17.iew.predictedNotTakenIncorrect          141                       # Number of branches that were predicted not taken incorrectly
system.cpu17.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu17.iew.wb_consumers                  691732                       # num instructions consuming a value
system.cpu17.iew.wb_count                      706157                       # cumulative count of insts written-back
system.cpu17.iew.wb_fanout                   0.762062                       # average fanout of values written-back
system.cpu17.iew.wb_producers                  527143                       # num instructions producing a value
system.cpu17.iew.wb_rate                     0.155495                       # insts written-back per cycle
system.cpu17.iew.wb_sent                       708288                       # cumulative count of insts sent to commit
system.cpu17.int_regfile_reads                 975287                       # number of integer regfile reads
system.cpu17.int_regfile_writes                466034                       # number of integer regfile writes
system.cpu17.ipc                             0.049493                       # IPC: Instructions Per Cycle
system.cpu17.ipc_total                       0.049493                       # IPC: Total IPC of All Threads
system.cpu17.iq.FU_type_0::No_OpClass              60      0.01%      0.01% # Type of FU issued
system.cpu17.iq.FU_type_0::IntAlu              405785     56.03%     56.04% # Type of FU issued
system.cpu17.iq.FU_type_0::IntMult               9412      1.30%     57.33% # Type of FU issued
system.cpu17.iq.FU_type_0::IntDiv                   7      0.00%     57.34% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatAdd             31343      4.33%     61.66% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCmp                 0      0.00%     61.66% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCvt                 0      0.00%     61.66% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMult                0      0.00%     61.66% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMultAcc             0      0.00%     61.66% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatDiv                 0      0.00%     61.66% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMisc                0      0.00%     61.66% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatSqrt                0      0.00%     61.66% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAdd                  0      0.00%     61.66% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAddAcc               0      0.00%     61.66% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAlu              43797      6.05%     67.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCmp                  0      0.00%     67.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCvt                  0      0.00%     67.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMisc                 0      0.00%     67.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMult                 0      0.00%     67.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMultAcc              0      0.00%     67.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShift                0      0.00%     67.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdDiv                  0      0.00%     67.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSqrt                 0      0.00%     67.71% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAdd         21871      3.02%     70.73% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.73% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.73% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCvt         15623      2.16%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMult            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAes                  0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAesMix               0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdPredAlu              0      0.00%     72.89% # Type of FU issued
system.cpu17.iq.FU_type_0::MemRead             105457     14.56%     87.45% # Type of FU issued
system.cpu17.iq.FU_type_0::MemWrite             18924      2.61%     90.06% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMemRead         59473      8.21%     98.27% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMemWrite        12515      1.73%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::total               724267                       # Type of FU issued
system.cpu17.iq.fp_alu_accesses                184629                       # Number of floating point alu accesses
system.cpu17.iq.fp_inst_queue_reads            369251                       # Number of floating instruction queue reads
system.cpu17.iq.fp_inst_queue_wakeup_accesses       168947                       # Number of floating instruction queue wakeup accesses
system.cpu17.iq.fp_inst_queue_writes           379291                       # Number of floating instruction queue writes
system.cpu17.iq.fu_busy_cnt                        85                       # FU busy when requested
system.cpu17.iq.fu_busy_rate                 0.000117                       # FU busy rate (busy events/executed inst)
system.cpu17.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntAlu                    63     74.12%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntMult                    0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntDiv                     0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatAdd                   0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCmp                   0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCvt                   0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMult                  0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMultAcc               0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatDiv                   0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMisc                  0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatSqrt                  0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAdd                    0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAddAcc                 0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAlu                    0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCmp                    0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCvt                    0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMisc                   0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMult                   0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMultAcc                0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShift                  0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShiftAcc               0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdDiv                    0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSqrt                   0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAdd               0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAlu               0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCmp               0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCvt               0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatDiv               0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMisc              0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMult              0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatSqrt              0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdReduceAdd              0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdReduceAlu              0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdReduceCmp              0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAes                    0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAesMix                 0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSha1Hash               0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSha1Hash2              0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSha256Hash             0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSha256Hash2            0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShaSigma2              0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShaSigma3              0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdPredAlu                0      0.00%     74.12% # attempts to use FU when none available
system.cpu17.iq.fu_full::MemRead                    9     10.59%     84.71% # attempts to use FU when none available
system.cpu17.iq.fu_full::MemWrite                   6      7.06%     91.76% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMemRead               3      3.53%     95.29% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMemWrite              4      4.71%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.int_alu_accesses               539663                       # Number of integer alu accesses
system.cpu17.iq.int_inst_queue_reads          5620065                       # Number of integer instruction queue reads
system.cpu17.iq.int_inst_queue_wakeup_accesses       537210                       # Number of integer instruction queue wakeup accesses
system.cpu17.iq.int_inst_queue_writes          803109                       # Number of integer instruction queue writes
system.cpu17.iq.iqInstsAdded                   765777                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu17.iq.iqInstsIssued                  724267                       # Number of instructions issued
system.cpu17.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu17.iq.iqSquashedInstsExamined        416591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu17.iq.iqSquashedInstsIssued               8                       # Number of squashed instructions issued
system.cpu17.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu17.iq.iqSquashedOperandsExamined       166042                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu17.iq.issued_per_cycle::samples      4540693                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::mean       0.159506                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::stdev      0.815335                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::0           4298475     94.67%     94.67% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::1             73738      1.62%     96.29% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::2             58114      1.28%     97.57% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::3             28286      0.62%     98.19% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::4             19620      0.43%     98.62% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::5             26882      0.59%     99.22% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::6             15689      0.35%     99.56% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::7             16693      0.37%     99.93% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::8              3196      0.07%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::total       4540693                       # Number of insts issued each cycle
system.cpu17.iq.rate                         0.159483                       # Inst issue rate
system.cpu17.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu17.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu17.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu17.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu17.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu17.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu17.itb.wrAccesses                     64421                       # TLB accesses on write requests
system.cpu17.itb.wrMisses                          35                       # TLB misses on write requests
system.cpu17.memDep0.conflictingLoads           34477                       # Number of conflicting loads.
system.cpu17.memDep0.conflictingStores          25033                       # Number of conflicting stores.
system.cpu17.memDep0.insertedLoads             161942                       # Number of loads inserted to the mem dependence unit.
system.cpu17.memDep0.insertedStores             40950                       # Number of stores inserted to the mem dependence unit.
system.cpu17.misc_regfile_reads                291256                       # number of misc regfile reads
system.cpu17.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu17.numCycles                        4541334                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.quiesceCycles                     162736                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu17.rename.BlockCycles                 77014                       # Number of cycles rename is blocking
system.cpu17.rename.CommittedMaps              429351                       # Number of HB maps that are committed
system.cpu17.rename.IQFullEvents                   11                       # Number of times rename has blocked due to IQ full
system.cpu17.rename.IdleCycles                  43194                       # Number of cycles rename is idle
system.cpu17.rename.LQFullEvents              4308789                       # Number of times rename has blocked due to LQ full
system.cpu17.rename.ROBFullEvents                  45                       # Number of times rename has blocked due to ROB full
system.cpu17.rename.RenameLookups             1767786                       # Number of register rename lookups that rename has made
system.cpu17.rename.RenamedInsts               766573                       # Number of instructions processed by rename
system.cpu17.rename.RenamedOperands            925221                       # Number of destination operands rename has renamed
system.cpu17.rename.RunCycles                  111165                       # Number of cycles rename is running
system.cpu17.rename.SquashCycles                 3251                       # Number of cycles rename is squashing
system.cpu17.rename.UnblockCycles             4305713                       # Number of cycles rename is unblocking
system.cpu17.rename.UndoneMaps                 495845                       # Number of HB maps that are undone due to squashing
system.cpu17.rename.fp_rename_lookups          275675                       # Number of floating rename lookups
system.cpu17.rename.int_rename_lookups        1003099                       # Number of integer rename lookups
system.cpu17.rename.serializeStallCycles          356                       # count of cycles rename stalled for serializing inst
system.cpu17.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu17.rename.skidInsts                   75472                       # count of insts added to the skid buffer
system.cpu17.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu17.rob.rob_reads                    5199363                       # The number of ROB reads
system.cpu17.rob.rob_writes                   1585436                       # The number of ROB writes
system.cpu17.timesIdled                            10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu18.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu18.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu18.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu18.branchPred.BTBLookups              30895                       # Number of BTB lookups
system.cpu18.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu18.branchPred.condIncorrect             104                       # Number of conditional branches incorrect
system.cpu18.branchPred.condPredicted           53804                       # Number of conditional branches predicted
system.cpu18.branchPred.indirectHits            26635                       # Number of indirect target hits.
system.cpu18.branchPred.indirectLookups         30895                       # Number of indirect predictor lookups.
system.cpu18.branchPred.indirectMisses           4260                       # Number of indirect misses.
system.cpu18.branchPred.lookups                 54211                       # Number of BP lookups
system.cpu18.branchPred.usedRAS                   107                       # Number of times the RAS was used to get a target.
system.cpu18.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu18.cc_regfile_reads                  187657                       # number of cc regfile reads
system.cpu18.cc_regfile_writes                 251694                       # number of cc regfile writes
system.cpu18.commit.amos                            0                       # Number of atomic instructions committed
system.cpu18.commit.branchMispredicts             147                       # The number of times a branch was mispredicted
system.cpu18.commit.branches                    34125                       # Number of branches committed
system.cpu18.commit.bw_lim_events               12567                       # number cycles where commit BW limit reached
system.cpu18.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu18.commit.commitSquashedInsts        423902                       # The number of squashed insts skipped by commit
system.cpu18.commit.committedInsts             222670                       # Number of instructions committed
system.cpu18.commit.committedOps               345611                       # Number of ops (including micro ops) committed
system.cpu18.commit.committed_per_cycle::samples      4485478                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::mean     0.077051                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::stdev     0.677306                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::0      4409209     98.30%     98.30% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::1        20230      0.45%     98.75% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::2         3144      0.07%     98.82% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::3         3141      0.07%     98.89% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::4         3643      0.08%     98.97% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::5        20103      0.45%     99.42% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::6           40      0.00%     99.42% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::7        13401      0.30%     99.72% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::8        12567      0.28%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::total      4485478                       # Number of insts commited each cycle
system.cpu18.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu18.commit.function_calls                 10                       # Number of function calls committed.
system.cpu18.commit.int_insts                  294187                       # Number of committed integer instructions.
system.cpu18.commit.loads                       57754                       # Number of loads committed
system.cpu18.commit.membars                         6                       # Number of memory barriers committed
system.cpu18.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IntAlu         234653     67.90%     67.90% # Class of committed instruction
system.cpu18.commit.op_class_0::IntMult          3127      0.90%     68.80% # Class of committed instruction
system.cpu18.commit.op_class_0::IntDiv              7      0.00%     68.80% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatAdd         9375      2.71%     71.52% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCvt            0      0.00%     71.52% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMult            0      0.00%     71.52% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMultAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatDiv            0      0.00%     71.52% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMisc            0      0.00%     71.52% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatSqrt            0      0.00%     71.52% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAdd             0      0.00%     71.52% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAddAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAlu         12500      3.62%     75.13% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCmp             0      0.00%     75.13% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCvt             0      0.00%     75.13% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMisc            0      0.00%     75.13% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMult            0      0.00%     75.13% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMultAcc            0      0.00%     75.13% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShift            0      0.00%     75.13% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShiftAcc            0      0.00%     75.13% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdDiv             0      0.00%     75.13% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSqrt            0      0.00%     75.13% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAdd         9375      2.71%     77.85% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAlu            0      0.00%     77.85% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCmp            0      0.00%     77.85% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCvt         6250      1.81%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatDiv            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMisc            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMult            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdReduceAdd            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdReduceAlu            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdReduceCmp            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAes             0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAesMix            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSha1Hash            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSha256Hash            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShaSigma2            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShaSigma3            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdPredAlu            0      0.00%     79.65% # Class of committed instruction
system.cpu18.commit.op_class_0::MemRead         42113     12.19%     91.84% # Class of committed instruction
system.cpu18.commit.op_class_0::MemWrite         6300      1.82%     93.66% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMemRead        15641      4.53%     98.19% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMemWrite         6266      1.81%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::total          345611                       # Class of committed instruction
system.cpu18.commit.refs                        70320                       # Number of memory references committed
system.cpu18.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu18.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu18.committedInsts                    222670                       # Number of Instructions Simulated
system.cpu18.committedOps                      345611                       # Number of Ops (including micro ops) Simulated
system.cpu18.cpi                            20.391454                       # CPI: Cycles Per Instruction
system.cpu18.cpi_total                      20.391454                       # CPI: Total CPI of All Threads
system.cpu18.decode.BlockedCycles             4382026                       # Number of cycles decode is blocked
system.cpu18.decode.DecodedInsts               787843                       # Number of instructions handled by decode
system.cpu18.decode.IdleCycles                  36945                       # Number of cycles decode is idle
system.cpu18.decode.RunCycles                  105364                       # Number of cycles decode is running
system.cpu18.decode.SquashCycles                 3338                       # Number of cycles decode is squashing
system.cpu18.decode.UnblockCycles               12558                       # Number of cycles decode is unblocking
system.cpu18.dtb.rdAccesses                    165873                       # TLB accesses on read requests
system.cpu18.dtb.rdMisses                          13                       # TLB misses on read requests
system.cpu18.dtb.wrAccesses                     31706                       # TLB accesses on write requests
system.cpu18.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu18.fetch.Branches                     54211                       # Number of branches that fetch encountered
system.cpu18.fetch.CacheLines                   64723                       # Number of cache lines fetched
system.cpu18.fetch.Cycles                     4468038                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu18.fetch.IcacheSquashes                  15                       # Number of outstanding Icache misses that were squashed
system.cpu18.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu18.fetch.Insts                       640355                       # Number of instructions fetch has processed
system.cpu18.fetch.MiscStallCycles                 46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu18.fetch.PendingTrapStallCycles          278                       # Number of stall cycles due to pending traps
system.cpu18.fetch.SquashCycles                  6676                       # Number of cycles fetch has spent squashing
system.cpu18.fetch.branchRate                0.011939                       # Number of branch fetches per cycle
system.cpu18.fetch.icacheStallCycles            68514                       # Number of cycles fetch is stalled on an Icache miss
system.cpu18.fetch.predictedBranches            26742                       # Number of branches that fetch has predicted taken
system.cpu18.fetch.rate                      0.141030                       # Number of inst fetches per cycle
system.cpu18.fetch.rateDist::samples          4540231                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::mean            0.207472                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::stdev           1.177977                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::0                4377807     96.42%     96.42% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::1                   9865      0.22%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::2                  15826      0.35%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::3                  16357      0.36%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::4                  13590      0.30%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::5                  12649      0.28%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::6                   3257      0.07%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::7                  12802      0.28%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::8                  78078      1.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::total            4540231                       # Number of instructions fetched each cycle (Total)
system.cpu18.fp_regfile_reads                  197344                       # number of floating regfile reads
system.cpu18.fp_regfile_writes                 157191                       # number of floating regfile writes
system.cpu18.idleCycles                           334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu18.iew.branchMispredicts                196                       # Number of branch mispredicts detected at execute
system.cpu18.iew.exec_branches                  47176                       # Number of branches executed
system.cpu18.iew.exec_nop                           0                       # number of nop insts executed
system.cpu18.iew.exec_rate                   0.161077                       # Inst execution rate
system.cpu18.iew.exec_refs                     197588                       # number of memory reference insts executed
system.cpu18.iew.exec_stores                    31706                       # Number of stores executed
system.cpu18.iew.exec_swp                           0                       # number of swp insts executed
system.cpu18.iew.iewBlockCycles                 51893                       # Number of cycles IEW is blocking
system.cpu18.iew.iewDispLoadInsts              163253                       # Number of dispatched load instructions
system.cpu18.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu18.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu18.iew.iewDispStoreInsts              41474                       # Number of dispatched store instructions
system.cpu18.iew.iewDispatchedInsts            769204                       # Number of instructions dispatched to IQ
system.cpu18.iew.iewExecLoadInsts              165882                       # Number of load instructions executed
system.cpu18.iew.iewExecSquashedInsts             322                       # Number of squashed instructions skipped in execute
system.cpu18.iew.iewExecutedInsts              731381                       # Number of executed instructions
system.cpu18.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu18.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu18.iew.iewLSQFullEvents               85980                       # Number of times the LSQ has become full, causing a stall
system.cpu18.iew.iewSquashCycles                 3338                       # Number of cycles IEW is squashing
system.cpu18.iew.iewUnblockCycles               85855                       # Number of cycles IEW is unblocking
system.cpu18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu18.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu18.iew.lsq.thread0.forwLoads          25124                       # Number of loads that had data forwarded from stores
system.cpu18.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu18.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu18.iew.lsq.thread0.rescheduledLoads        15732                       # Number of loads that were rescheduled
system.cpu18.iew.lsq.thread0.squashedLoads       105498                       # Number of loads squashed
system.cpu18.iew.lsq.thread0.squashedStores        28908                       # Number of stores squashed
system.cpu18.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu18.iew.predictedNotTakenIncorrect          192                       # Number of branches that were predicted not taken incorrectly
system.cpu18.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu18.iew.wb_consumers                  698667                       # num instructions consuming a value
system.cpu18.iew.wb_count                      715043                       # cumulative count of insts written-back
system.cpu18.iew.wb_fanout                   0.763899                       # average fanout of values written-back
system.cpu18.iew.wb_producers                  533711                       # num instructions producing a value
system.cpu18.iew.wb_rate                     0.157479                       # insts written-back per cycle
system.cpu18.iew.wb_sent                       715515                       # cumulative count of insts sent to commit
system.cpu18.int_regfile_reads                 991275                       # number of integer regfile reads
system.cpu18.int_regfile_writes                474757                       # number of integer regfile writes
system.cpu18.ipc                             0.049040                       # IPC: Instructions Per Cycle
system.cpu18.ipc_total                       0.049040                       # IPC: Total IPC of All Threads
system.cpu18.iq.FU_type_0::No_OpClass              83      0.01%      0.01% # Type of FU issued
system.cpu18.iq.FU_type_0::IntAlu              411200     56.20%     56.21% # Type of FU issued
system.cpu18.iq.FU_type_0::IntMult               9554      1.31%     57.51% # Type of FU issued
system.cpu18.iq.FU_type_0::IntDiv                   7      0.00%     57.52% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatAdd             31663      4.33%     61.84% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCmp                 0      0.00%     61.84% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCvt                 0      0.00%     61.84% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMult                0      0.00%     61.84% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMultAcc             0      0.00%     61.84% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatDiv                 0      0.00%     61.84% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMisc                0      0.00%     61.84% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatSqrt                0      0.00%     61.84% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAdd                  0      0.00%     61.84% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAddAcc               0      0.00%     61.84% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAlu              43983      6.01%     67.85% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCmp                  0      0.00%     67.85% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCvt                  0      0.00%     67.85% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMisc                 0      0.00%     67.85% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMult                 0      0.00%     67.85% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMultAcc              0      0.00%     67.85% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShift                0      0.00%     67.85% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.85% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdDiv                  0      0.00%     67.85% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSqrt                 0      0.00%     67.85% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAdd         21872      2.99%     70.84% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.84% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.84% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCvt         15623      2.14%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMult            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAes                  0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAesMix               0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdPredAlu              0      0.00%     72.98% # Type of FU issued
system.cpu18.iq.FU_type_0::MemRead             106193     14.51%     87.49% # Type of FU issued
system.cpu18.iq.FU_type_0::MemWrite             19217      2.63%     90.12% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMemRead         59793      8.17%     98.29% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMemWrite        12516      1.71%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::total               731704                       # Type of FU issued
system.cpu18.iq.fp_alu_accesses                185457                       # Number of floating point alu accesses
system.cpu18.iq.fp_inst_queue_reads            370907                       # Number of floating instruction queue reads
system.cpu18.iq.fp_inst_queue_wakeup_accesses       169561                       # Number of floating instruction queue wakeup accesses
system.cpu18.iq.fp_inst_queue_writes           383243                       # Number of floating instruction queue writes
system.cpu18.iq.fu_busy_cnt                       146                       # FU busy when requested
system.cpu18.iq.fu_busy_rate                 0.000200                       # FU busy rate (busy events/executed inst)
system.cpu18.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntAlu                   123     84.25%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntMult                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntDiv                     0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatAdd                   0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCmp                   0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCvt                   0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMult                  0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMultAcc               0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatDiv                   0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMisc                  0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatSqrt                  0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAdd                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAddAcc                 0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAlu                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCmp                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCvt                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMisc                   0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMult                   0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMultAcc                0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShift                  0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShiftAcc               0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdDiv                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSqrt                   0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAdd               0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAlu               0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCmp               0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCvt               0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatDiv               0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMisc              0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMult              0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatSqrt              0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdReduceAdd              0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdReduceAlu              0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdReduceCmp              0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAes                    0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAesMix                 0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSha1Hash               0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSha1Hash2              0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSha256Hash             0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSha256Hash2            0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShaSigma2              0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShaSigma3              0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdPredAlu                0      0.00%     84.25% # attempts to use FU when none available
system.cpu18.iq.fu_full::MemRead                   10      6.85%     91.10% # attempts to use FU when none available
system.cpu18.iq.fu_full::MemWrite                   6      4.11%     95.21% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMemRead               3      2.05%     97.26% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMemWrite              4      2.74%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.int_alu_accesses               546310                       # Number of integer alu accesses
system.cpu18.iq.int_inst_queue_reads          5632894                       # Number of integer instruction queue reads
system.cpu18.iq.int_inst_queue_wakeup_accesses       545482                       # Number of integer instruction queue wakeup accesses
system.cpu18.iq.int_inst_queue_writes          809552                       # Number of integer instruction queue writes
system.cpu18.iq.iqInstsAdded                   769179                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu18.iq.iqInstsIssued                  731704                       # Number of instructions issued
system.cpu18.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu18.iq.iqSquashedInstsExamined        423584                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu18.iq.iqSquashedInstsIssued              17                       # Number of squashed instructions issued
system.cpu18.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu18.iq.iqSquashedOperandsExamined       154586                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu18.iq.issued_per_cycle::samples      4540231                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::mean       0.161160                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::stdev      0.816971                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::0           4290963     94.51%     94.51% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::1             81539      1.80%     96.31% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::2             56861      1.25%     97.56% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::3             28658      0.63%     98.19% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::4             19622      0.43%     98.62% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::5             26871      0.59%     99.21% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::6             15694      0.35%     99.56% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::7             16722      0.37%     99.93% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::8              3301      0.07%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::total       4540231                       # Number of insts issued each cycle
system.cpu18.iq.rate                         0.161148                       # Inst issue rate
system.cpu18.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu18.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu18.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu18.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu18.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu18.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu18.itb.wrAccesses                     64771                       # TLB accesses on write requests
system.cpu18.itb.wrMisses                          57                       # TLB misses on write requests
system.cpu18.memDep0.conflictingLoads           34860                       # Number of conflicting loads.
system.cpu18.memDep0.conflictingStores          25344                       # Number of conflicting stores.
system.cpu18.memDep0.insertedLoads             163253                       # Number of loads inserted to the mem dependence unit.
system.cpu18.memDep0.insertedStores             41474                       # Number of stores inserted to the mem dependence unit.
system.cpu18.misc_regfile_reads                292004                       # number of misc regfile reads
system.cpu18.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu18.numCycles                        4540565                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.quiesceCycles                     163505                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu18.rename.BlockCycles                143264                       # Number of cycles rename is blocking
system.cpu18.rename.CommittedMaps              424866                       # Number of HB maps that are committed
system.cpu18.rename.IQFullEvents                   19                       # Number of times rename has blocked due to IQ full
system.cpu18.rename.IdleCycles                  43401                       # Number of cycles rename is idle
system.cpu18.rename.LQFullEvents              4241395                       # Number of times rename has blocked due to LQ full
system.cpu18.rename.ROBFullEvents                1111                       # Number of times rename has blocked due to ROB full
system.cpu18.rename.RenameLookups             1776851                       # Number of register rename lookups that rename has made
system.cpu18.rename.RenamedInsts               770433                       # Number of instructions processed by rename
system.cpu18.rename.RenamedOperands            929577                       # Number of destination operands rename has renamed
system.cpu18.rename.RunCycles                  111450                       # Number of cycles rename is running
system.cpu18.rename.SquashCycles                 3338                       # Number of cycles rename is squashing
system.cpu18.rename.UnblockCycles             4238330                       # Number of cycles rename is unblocking
system.cpu18.rename.UndoneMaps                 504696                       # Number of HB maps that are undone due to squashing
system.cpu18.rename.fp_rename_lookups          277977                       # Number of floating rename lookups
system.cpu18.rename.int_rename_lookups        1010399                       # Number of integer rename lookups
system.cpu18.rename.serializeStallCycles          448                       # count of cycles rename stalled for serializing inst
system.cpu18.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu18.rename.skidInsts                   76391                       # count of insts added to the skid buffer
system.cpu18.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu18.rob.rob_reads                    5201032                       # The number of ROB reads
system.cpu18.rob.rob_writes                   1593795                       # The number of ROB writes
system.cpu18.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu19.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu19.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu19.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu19.branchPred.BTBLookups              39483                       # Number of BTB lookups
system.cpu19.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu19.branchPred.condIncorrect              89                       # Number of conditional branches incorrect
system.cpu19.branchPred.condPredicted           54090                       # Number of conditional branches predicted
system.cpu19.branchPred.indirectHits            26834                       # Number of indirect target hits.
system.cpu19.branchPred.indirectLookups         39483                       # Number of indirect predictor lookups.
system.cpu19.branchPred.indirectMisses          12649                       # Number of indirect misses.
system.cpu19.branchPred.lookups                 54403                       # Number of BP lookups
system.cpu19.branchPred.usedRAS                    86                       # Number of times the RAS was used to get a target.
system.cpu19.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu19.cc_regfile_reads                  190855                       # number of cc regfile reads
system.cpu19.cc_regfile_writes                 246101                       # number of cc regfile writes
system.cpu19.commit.amos                            0                       # Number of atomic instructions committed
system.cpu19.commit.branchMispredicts              90                       # The number of times a branch was mispredicted
system.cpu19.commit.branches                    34955                       # Number of branches committed
system.cpu19.commit.bw_lim_events               12592                       # number cycles where commit BW limit reached
system.cpu19.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu19.commit.commitSquashedInsts        414712                       # The number of squashed insts skipped by commit
system.cpu19.commit.committedInsts             225578                       # Number of instructions committed
system.cpu19.commit.committedOps               350597                       # Number of ops (including micro ops) committed
system.cpu19.commit.committed_per_cycle::samples      4486079                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::mean     0.078152                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::stdev     0.682473                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::0      4409134     98.28%     98.28% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::1        20083      0.45%     98.73% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::2         3142      0.07%     98.80% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::3         3142      0.07%     98.87% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::4         3595      0.08%     98.95% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::5        20510      0.46%     99.41% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::6           29      0.00%     99.41% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::7        13852      0.31%     99.72% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::8        12592      0.28%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::total      4486079                       # Number of insts commited each cycle
system.cpu19.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu19.commit.function_calls                 10                       # Number of function calls committed.
system.cpu19.commit.int_insts                  298757                       # Number of committed integer instructions.
system.cpu19.commit.loads                       58169                       # Number of loads committed
system.cpu19.commit.membars                         6                       # Number of memory barriers committed
system.cpu19.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IntAlu         239224     68.23%     68.23% # Class of committed instruction
system.cpu19.commit.op_class_0::IntMult          3127      0.89%     69.13% # Class of committed instruction
system.cpu19.commit.op_class_0::IntDiv              7      0.00%     69.13% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatAdd         9375      2.67%     71.80% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCvt            0      0.00%     71.80% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatDiv            0      0.00%     71.80% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMisc            0      0.00%     71.80% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAdd             0      0.00%     71.80% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAlu         12500      3.57%     75.37% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCmp             0      0.00%     75.37% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCvt             0      0.00%     75.37% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMisc            0      0.00%     75.37% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMult            0      0.00%     75.37% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShift            0      0.00%     75.37% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdDiv             0      0.00%     75.37% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSqrt            0      0.00%     75.37% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAdd         9375      2.67%     78.04% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAlu            0      0.00%     78.04% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCmp            0      0.00%     78.04% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCvt         6250      1.78%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatDiv            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMisc            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMult            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdReduceAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAes             0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAesMix            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSha1Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSha256Hash            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShaSigma2            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShaSigma3            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdPredAlu            0      0.00%     79.82% # Class of committed instruction
system.cpu19.commit.op_class_0::MemRead         42528     12.13%     91.95% # Class of committed instruction
system.cpu19.commit.op_class_0::MemWrite         6300      1.80%     93.75% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMemRead        15641      4.46%     98.21% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMemWrite         6266      1.79%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::total          350597                       # Class of committed instruction
system.cpu19.commit.refs                        70735                       # Number of memory references committed
system.cpu19.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu19.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu19.committedInsts                    225578                       # Number of Instructions Simulated
system.cpu19.committedOps                      350597                       # Number of Ops (including micro ops) Simulated
system.cpu19.cpi                            20.125744                       # CPI: Cycles Per Instruction
system.cpu19.cpi_total                      20.125744                       # CPI: Total CPI of All Threads
system.cpu19.decode.BlockedCycles             4383164                       # Number of cycles decode is blocked
system.cpu19.decode.DecodedInsts               782301                       # Number of instructions handled by decode
system.cpu19.decode.IdleCycles                  36027                       # Number of cycles decode is idle
system.cpu19.decode.RunCycles                  104632                       # Number of cycles decode is running
system.cpu19.decode.SquashCycles                 3221                       # Number of cycles decode is squashing
system.cpu19.decode.UnblockCycles               12550                       # Number of cycles decode is unblocking
system.cpu19.dtb.rdAccesses                    164584                       # TLB accesses on read requests
system.cpu19.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu19.dtb.wrAccesses                     31344                       # TLB accesses on write requests
system.cpu19.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu19.fetch.Branches                     54403                       # Number of branches that fetch encountered
system.cpu19.fetch.CacheLines                   63697                       # Number of cache lines fetched
system.cpu19.fetch.Cycles                     4468964                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu19.fetch.IcacheSquashes                  13                       # Number of outstanding Icache misses that were squashed
system.cpu19.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu19.fetch.Insts                       634095                       # Number of instructions fetch has processed
system.cpu19.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu19.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.cpu19.fetch.SquashCycles                  6442                       # Number of cycles fetch has spent squashing
system.cpu19.fetch.branchRate                0.011983                       # Number of branch fetches per cycle
system.cpu19.fetch.icacheStallCycles            67347                       # Number of cycles fetch is stalled on an Icache miss
system.cpu19.fetch.predictedBranches            26920                       # Number of branches that fetch has predicted taken
system.cpu19.fetch.rate                      0.139671                       # Number of inst fetches per cycle
system.cpu19.fetch.rateDist::samples          4539594                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::mean            0.205644                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::stdev           1.172567                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::0                4378465     96.45%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::1                   9855      0.22%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::2                  15605      0.34%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::3                  16130      0.36%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::4                  13960      0.31%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::5                  12531      0.28%     97.95% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::6                   3141      0.07%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::7                  12512      0.28%     98.30% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::8                  77395      1.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::total            4539594                       # Number of instructions fetched each cycle (Total)
system.cpu19.fp_regfile_reads                  196799                       # number of floating regfile reads
system.cpu19.fp_regfile_writes                 156266                       # number of floating regfile writes
system.cpu19.idleCycles                           331                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu19.iew.branchMispredicts                132                       # Number of branch mispredicts detected at execute
system.cpu19.iew.exec_branches                  47630                       # Number of branches executed
system.cpu19.iew.exec_nop                           0                       # number of nop insts executed
system.cpu19.iew.exec_rate                   0.158835                       # Inst execution rate
system.cpu19.iew.exec_refs                     195938                       # number of memory reference insts executed
system.cpu19.iew.exec_stores                    31344                       # Number of stores executed
system.cpu19.iew.exec_swp                           0                       # number of swp insts executed
system.cpu19.iew.iewBlockCycles                 50995                       # Number of cycles IEW is blocking
system.cpu19.iew.iewDispLoadInsts              161623                       # Number of dispatched load instructions
system.cpu19.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu19.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu19.iew.iewDispStoreInsts              40817                       # Number of dispatched store instructions
system.cpu19.iew.iewDispatchedInsts            765381                       # Number of instructions dispatched to IQ
system.cpu19.iew.iewExecLoadInsts              164594                       # Number of load instructions executed
system.cpu19.iew.iewExecSquashedInsts             271                       # Number of squashed instructions skipped in execute
system.cpu19.iew.iewExecutedInsts              721101                       # Number of executed instructions
system.cpu19.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu19.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu19.iew.iewLSQFullEvents                4351                       # Number of times the LSQ has become full, causing a stall
system.cpu19.iew.iewSquashCycles                 3221                       # Number of cycles IEW is squashing
system.cpu19.iew.iewUnblockCycles                4349                       # Number of cycles IEW is unblocking
system.cpu19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu19.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu19.iew.lsq.thread0.forwLoads          25010                       # Number of loads that had data forwarded from stores
system.cpu19.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu19.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu19.iew.lsq.thread0.rescheduledLoads        15618                       # Number of loads that were rescheduled
system.cpu19.iew.lsq.thread0.squashedLoads       103452                       # Number of loads squashed
system.cpu19.iew.lsq.thread0.squashedStores        28251                       # Number of stores squashed
system.cpu19.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu19.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly
system.cpu19.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu19.iew.wb_consumers                  689236                       # num instructions consuming a value
system.cpu19.iew.wb_count                      702370                       # cumulative count of insts written-back
system.cpu19.iew.wb_fanout                   0.760705                       # average fanout of values written-back
system.cpu19.iew.wb_producers                  524305                       # num instructions producing a value
system.cpu19.iew.wb_rate                     0.154710                       # insts written-back per cycle
system.cpu19.iew.wb_sent                       705406                       # cumulative count of insts sent to commit
system.cpu19.int_regfile_reads                 968770                       # number of integer regfile reads
system.cpu19.int_regfile_writes                462236                       # number of integer regfile writes
system.cpu19.ipc                             0.049688                       # IPC: Instructions Per Cycle
system.cpu19.ipc_total                       0.049688                       # IPC: Total IPC of All Threads
system.cpu19.iq.FU_type_0::No_OpClass              42      0.01%      0.01% # Type of FU issued
system.cpu19.iq.FU_type_0::IntAlu              403446     55.93%     55.93% # Type of FU issued
system.cpu19.iq.FU_type_0::IntMult               9381      1.30%     57.23% # Type of FU issued
system.cpu19.iq.FU_type_0::IntDiv                   7      0.00%     57.23% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatAdd             31245      4.33%     61.57% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCmp                 0      0.00%     61.57% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCvt                 0      0.00%     61.57% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMult                0      0.00%     61.57% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMultAcc             0      0.00%     61.57% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatDiv                 0      0.00%     61.57% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMisc                0      0.00%     61.57% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatSqrt                0      0.00%     61.57% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAdd                  0      0.00%     61.57% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAddAcc               0      0.00%     61.57% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAlu              43731      6.06%     67.63% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCmp                  0      0.00%     67.63% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCvt                  0      0.00%     67.63% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMisc                 0      0.00%     67.63% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMult                 0      0.00%     67.63% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMultAcc              0      0.00%     67.63% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShift                0      0.00%     67.63% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.63% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdDiv                  0      0.00%     67.63% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSqrt                 0      0.00%     67.63% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAdd         21864      3.03%     70.66% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.66% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.66% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCvt         15617      2.16%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMult            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAes                  0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAesMix               0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdPredAlu              0      0.00%     72.82% # Type of FU issued
system.cpu19.iq.FU_type_0::MemRead             105297     14.60%     87.42% # Type of FU issued
system.cpu19.iq.FU_type_0::MemWrite             18855      2.61%     90.03% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMemRead         59381      8.23%     98.27% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMemWrite        12511      1.73%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::total               721377                       # Type of FU issued
system.cpu19.iq.fp_alu_accesses                184356                       # Number of floating point alu accesses
system.cpu19.iq.fp_inst_queue_reads            368705                       # Number of floating instruction queue reads
system.cpu19.iq.fp_inst_queue_wakeup_accesses       168721                       # Number of floating instruction queue wakeup accesses
system.cpu19.iq.fp_inst_queue_writes           378095                       # Number of floating instruction queue writes
system.cpu19.iq.fu_busy_cnt                        68                       # FU busy when requested
system.cpu19.iq.fu_busy_rate                 0.000094                       # FU busy rate (busy events/executed inst)
system.cpu19.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntAlu                    46     67.65%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntMult                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntDiv                     0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatAdd                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCmp                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCvt                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMult                  0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMultAcc               0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatDiv                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMisc                  0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatSqrt                  0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAdd                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAddAcc                 0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAlu                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCmp                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCvt                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMisc                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMult                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMultAcc                0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShift                  0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShiftAcc               0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdDiv                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSqrt                   0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAdd               0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAlu               0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCmp               0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCvt               0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatDiv               0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMisc              0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMult              0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatSqrt              0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdReduceAdd              0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdReduceAlu              0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdReduceCmp              0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAes                    0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAesMix                 0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSha1Hash               0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSha1Hash2              0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSha256Hash             0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSha256Hash2            0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShaSigma2              0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShaSigma3              0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdPredAlu                0      0.00%     67.65% # attempts to use FU when none available
system.cpu19.iq.fu_full::MemRead                   10     14.71%     82.35% # attempts to use FU when none available
system.cpu19.iq.fu_full::MemWrite                   5      7.35%     89.71% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMemRead               3      4.41%     94.12% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMemWrite              4      5.88%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.int_alu_accesses               537047                       # Number of integer alu accesses
system.cpu19.iq.int_inst_queue_reads          5613713                       # Number of integer instruction queue reads
system.cpu19.iq.int_inst_queue_wakeup_accesses       533649                       # Number of integer instruction queue wakeup accesses
system.cpu19.iq.int_inst_queue_writes          802062                       # Number of integer instruction queue writes
system.cpu19.iq.iqInstsAdded                   765356                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu19.iq.iqInstsIssued                  721377                       # Number of instructions issued
system.cpu19.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu19.iq.iqSquashedInstsExamined        414770                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu19.iq.iqSquashedInstsIssued               7                       # Number of squashed instructions issued
system.cpu19.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu19.iq.iqSquashedOperandsExamined       173392                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu19.iq.issued_per_cycle::samples      4539594                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::mean       0.158908                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::stdev      0.819240                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::0           4305373     94.84%     94.84% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::1             64700      1.43%     96.27% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::2             59196      1.30%     97.57% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::3             25103      0.55%     98.12% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::4             22418      0.49%     98.62% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::5             26893      0.59%     99.21% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::6             15703      0.35%     99.55% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::7             17043      0.38%     99.93% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::8              3165      0.07%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::total       4539594                       # Number of insts issued each cycle
system.cpu19.iq.rate                         0.158896                       # Inst issue rate
system.cpu19.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu19.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu19.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu19.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu19.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu19.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu19.itb.wrAccesses                     63704                       # TLB accesses on write requests
system.cpu19.itb.wrMisses                          16                       # TLB misses on write requests
system.cpu19.memDep0.conflictingLoads           31261                       # Number of conflicting loads.
system.cpu19.memDep0.conflictingStores          15645                       # Number of conflicting stores.
system.cpu19.memDep0.insertedLoads             161623                       # Number of loads inserted to the mem dependence unit.
system.cpu19.memDep0.insertedStores             40817                       # Number of stores inserted to the mem dependence unit.
system.cpu19.misc_regfile_reads                291253                       # number of misc regfile reads
system.cpu19.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu19.numCycles                        4539925                       # number of cpu cycles simulated
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.quiesceCycles                     164145                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu19.rename.BlockCycles                 61510                       # Number of cycles rename is blocking
system.cpu19.rename.CommittedMaps              431095                       # Number of HB maps that are committed
system.cpu19.rename.IQFullEvents                   11                       # Number of times rename has blocked due to IQ full
system.cpu19.rename.IdleCycles                  42347                       # Number of cycles rename is idle
system.cpu19.rename.LQFullEvents              4324288                       # Number of times rename has blocked due to LQ full
system.cpu19.rename.ROBFullEvents                  60                       # Number of times rename has blocked due to ROB full
system.cpu19.rename.RenameLookups             1766595                       # Number of register rename lookups that rename has made
system.cpu19.rename.RenamedInsts               766093                       # Number of instructions processed by rename
system.cpu19.rename.RenamedOperands            924688                       # Number of destination operands rename has renamed
system.cpu19.rename.RunCycles                  110846                       # Number of cycles rename is running
system.cpu19.rename.SquashCycles                 3221                       # Number of cycles rename is squashing
system.cpu19.rename.UnblockCycles             4321231                       # Number of cycles rename is unblocking
system.cpu19.rename.UndoneMaps                 493569                       # Number of HB maps that are undone due to squashing
system.cpu19.rename.fp_rename_lookups          274974                       # Number of floating rename lookups
system.cpu19.rename.int_rename_lookups        1001781                       # Number of integer rename lookups
system.cpu19.rename.serializeStallCycles          439                       # count of cycles rename stalled for serializing inst
system.cpu19.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu19.rename.skidInsts                   75273                       # count of insts added to the skid buffer
system.cpu19.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu19.rob.rob_reads                    5198184                       # The number of ROB reads
system.cpu19.rob.rob_writes                   1584150                       # The number of ROB writes
system.cpu19.timesIdled                            10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu20.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu20.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu20.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu20.branchPred.BTBLookups              30376                       # Number of BTB lookups
system.cpu20.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu20.branchPred.condIncorrect             101                       # Number of conditional branches incorrect
system.cpu20.branchPred.condPredicted           52884                       # Number of conditional branches predicted
system.cpu20.branchPred.indirectHits            26188                       # Number of indirect target hits.
system.cpu20.branchPred.indirectLookups         30376                       # Number of indirect predictor lookups.
system.cpu20.branchPred.indirectMisses           4188                       # Number of indirect misses.
system.cpu20.branchPred.lookups                 53270                       # Number of BP lookups
system.cpu20.branchPred.usedRAS                   106                       # Number of times the RAS was used to get a target.
system.cpu20.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu20.cc_regfile_reads                  184632                       # number of cc regfile reads
system.cpu20.cc_regfile_writes                 247876                       # number of cc regfile writes
system.cpu20.commit.amos                            0                       # Number of atomic instructions committed
system.cpu20.commit.branchMispredicts             138                       # The number of times a branch was mispredicted
system.cpu20.commit.branches                    33695                       # Number of branches committed
system.cpu20.commit.bw_lim_events               12570                       # number cycles where commit BW limit reached
system.cpu20.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu20.commit.commitSquashedInsts        415053                       # The number of squashed insts skipped by commit
system.cpu20.commit.committedInsts             221166                       # Number of instructions committed
system.cpu20.commit.committedOps               343033                       # Number of ops (including micro ops) committed
system.cpu20.commit.committed_per_cycle::samples      4484772                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::mean     0.076488                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::stdev     0.676093                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::0      4409712     98.33%     98.33% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::1        19453      0.43%     98.76% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::2         3141      0.07%     98.83% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::3         3141      0.07%     98.90% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::4         3385      0.08%     98.98% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::5        19887      0.44%     99.42% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::6           41      0.00%     99.42% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::7        13442      0.30%     99.72% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::8        12570      0.28%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::total      4484772                       # Number of insts commited each cycle
system.cpu20.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu20.commit.function_calls                 10                       # Number of function calls committed.
system.cpu20.commit.int_insts                  291824                       # Number of committed integer instructions.
system.cpu20.commit.loads                       57539                       # Number of loads committed
system.cpu20.commit.membars                         6                       # Number of memory barriers committed
system.cpu20.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IntAlu         232290     67.72%     67.72% # Class of committed instruction
system.cpu20.commit.op_class_0::IntMult          3127      0.91%     68.63% # Class of committed instruction
system.cpu20.commit.op_class_0::IntDiv              7      0.00%     68.63% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatAdd         9375      2.73%     71.36% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCmp            0      0.00%     71.36% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCvt            0      0.00%     71.36% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMult            0      0.00%     71.36% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMultAcc            0      0.00%     71.36% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatDiv            0      0.00%     71.36% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMisc            0      0.00%     71.36% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatSqrt            0      0.00%     71.36% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAdd             0      0.00%     71.36% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAddAcc            0      0.00%     71.36% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAlu         12500      3.64%     75.01% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCmp             0      0.00%     75.01% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCvt             0      0.00%     75.01% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMisc            0      0.00%     75.01% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMult            0      0.00%     75.01% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMultAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShift            0      0.00%     75.01% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShiftAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdDiv             0      0.00%     75.01% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSqrt            0      0.00%     75.01% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAdd         9375      2.73%     77.74% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAlu            0      0.00%     77.74% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCmp            0      0.00%     77.74% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCvt         6250      1.82%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatDiv            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMisc            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMult            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdReduceAdd            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdReduceAlu            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdReduceCmp            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAes             0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAesMix            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSha1Hash            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSha256Hash            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShaSigma2            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShaSigma3            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdPredAlu            0      0.00%     79.56% # Class of committed instruction
system.cpu20.commit.op_class_0::MemRead         41898     12.21%     91.78% # Class of committed instruction
system.cpu20.commit.op_class_0::MemWrite         6300      1.84%     93.61% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMemRead        15641      4.56%     98.17% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMemWrite         6266      1.83%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::total          343033                       # Class of committed instruction
system.cpu20.commit.refs                        70105                       # Number of memory references committed
system.cpu20.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu20.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu20.committedInsts                    221166                       # Number of Instructions Simulated
system.cpu20.committedOps                      343033                       # Number of Ops (including micro ops) Simulated
system.cpu20.cpi                            20.523448                       # CPI: Cycles Per Instruction
system.cpu20.cpi_total                      20.523448                       # CPI: Total CPI of All Threads
system.cpu20.decode.BlockedCycles             4383383                       # Number of cycles decode is blocked
system.cpu20.decode.DecodedInsts               775268                       # Number of instructions handled by decode
system.cpu20.decode.IdleCycles                  35931                       # Number of cycles decode is idle
system.cpu20.decode.RunCycles                  103237                       # Number of cycles decode is running
system.cpu20.decode.SquashCycles                 3270                       # Number of cycles decode is squashing
system.cpu20.decode.UnblockCycles               12552                       # Number of cycles decode is unblocking
system.cpu20.dtb.rdAccesses                    164016                       # TLB accesses on read requests
system.cpu20.dtb.rdMisses                          13                       # TLB misses on read requests
system.cpu20.dtb.wrAccesses                     31350                       # TLB accesses on write requests
system.cpu20.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu20.fetch.Branches                     53270                       # Number of branches that fetch encountered
system.cpu20.fetch.CacheLines                   63254                       # Number of cache lines fetched
system.cpu20.fetch.Cycles                     4467725                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu20.fetch.IcacheSquashes                  14                       # Number of outstanding Icache misses that were squashed
system.cpu20.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu20.fetch.Insts                       629787                       # Number of instructions fetch has processed
system.cpu20.fetch.MiscStallCycles                 40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu20.fetch.PendingTrapStallCycles          242                       # Number of stall cycles due to pending traps
system.cpu20.fetch.SquashCycles                  6540                       # Number of cycles fetch has spent squashing
system.cpu20.fetch.branchRate                0.011736                       # Number of branch fetches per cycle
system.cpu20.fetch.icacheStallCycles            67079                       # Number of cycles fetch is stalled on an Icache miss
system.cpu20.fetch.predictedBranches            26294                       # Number of branches that fetch has predicted taken
system.cpu20.fetch.rate                      0.138747                       # Number of inst fetches per cycle
system.cpu20.fetch.rateDist::samples          4538373                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::mean            0.204137                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::stdev           1.168719                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::0                4378674     96.48%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::1                   9619      0.21%     96.69% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::2                  15599      0.34%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::3                  15911      0.35%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::4                  13569      0.30%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::5                  12533      0.28%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::6                   3140      0.07%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::7                  12505      0.28%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::8                  76823      1.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::total            4538373                       # Number of instructions fetched each cycle (Total)
system.cpu20.fp_regfile_reads                  196880                       # number of floating regfile reads
system.cpu20.fp_regfile_writes                 156317                       # number of floating regfile writes
system.cpu20.idleCycles                           716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu20.iew.branchMispredicts                185                       # Number of branch mispredicts detected at execute
system.cpu20.iew.exec_branches                  46386                       # Number of branches executed
system.cpu20.iew.exec_nop                           0                       # number of nop insts executed
system.cpu20.iew.exec_rate                   0.159071                       # Inst execution rate
system.cpu20.iew.exec_refs                     195375                       # number of memory reference insts executed
system.cpu20.iew.exec_stores                    31350                       # Number of stores executed
system.cpu20.iew.exec_swp                           0                       # number of swp insts executed
system.cpu20.iew.iewBlockCycles                 50894                       # Number of cycles IEW is blocking
system.cpu20.iew.iewDispLoadInsts              161082                       # Number of dispatched load instructions
system.cpu20.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu20.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu20.iew.iewDispStoreInsts              40811                       # Number of dispatched store instructions
system.cpu20.iew.iewDispatchedInsts            758133                       # Number of instructions dispatched to IQ
system.cpu20.iew.iewExecLoadInsts              164025                       # Number of load instructions executed
system.cpu20.iew.iewExecSquashedInsts             308                       # Number of squashed instructions skipped in execute
system.cpu20.iew.iewExecutedInsts              722038                       # Number of executed instructions
system.cpu20.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu20.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu20.iew.iewLSQFullEvents                9262                       # Number of times the LSQ has become full, causing a stall
system.cpu20.iew.iewSquashCycles                 3270                       # Number of cycles IEW is squashing
system.cpu20.iew.iewUnblockCycles                9253                       # Number of cycles IEW is unblocking
system.cpu20.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu20.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu20.iew.lsq.thread0.forwLoads          25010                       # Number of loads that had data forwarded from stores
system.cpu20.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu20.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu20.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu20.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu20.iew.lsq.thread0.rescheduledLoads        15620                       # Number of loads that were rescheduled
system.cpu20.iew.lsq.thread0.squashedLoads       103542                       # Number of loads squashed
system.cpu20.iew.lsq.thread0.squashedStores        28245                       # Number of stores squashed
system.cpu20.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu20.iew.predictedNotTakenIncorrect          181                       # Number of branches that were predicted not taken incorrectly
system.cpu20.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu20.iew.wb_consumers                  690369                       # num instructions consuming a value
system.cpu20.iew.wb_count                      706022                       # cumulative count of insts written-back
system.cpu20.iew.wb_fanout                   0.763442                       # average fanout of values written-back
system.cpu20.iew.wb_producers                  527057                       # num instructions producing a value
system.cpu20.iew.wb_rate                     0.155543                       # insts written-back per cycle
system.cpu20.iew.wb_sent                       706338                       # cumulative count of insts sent to commit
system.cpu20.int_regfile_reads                 977938                       # number of integer regfile reads
system.cpu20.int_regfile_writes                467695                       # number of integer regfile writes
system.cpu20.ipc                             0.048725                       # IPC: Instructions Per Cycle
system.cpu20.ipc_total                       0.048725                       # IPC: Total IPC of All Threads
system.cpu20.iq.FU_type_0::No_OpClass              76      0.01%      0.01% # Type of FU issued
system.cpu20.iq.FU_type_0::IntAlu              404889     56.05%     56.06% # Type of FU issued
system.cpu20.iq.FU_type_0::IntMult               9377      1.30%     57.36% # Type of FU issued
system.cpu20.iq.FU_type_0::IntDiv                   7      0.00%     57.36% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatAdd             31252      4.33%     61.69% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCmp                 0      0.00%     61.69% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCvt                 0      0.00%     61.69% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMult                0      0.00%     61.69% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMultAcc             0      0.00%     61.69% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatDiv                 0      0.00%     61.69% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMisc                0      0.00%     61.69% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatSqrt                0      0.00%     61.69% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAdd                  0      0.00%     61.69% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAddAcc               0      0.00%     61.69% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAlu              43747      6.06%     67.74% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCmp                  0      0.00%     67.74% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCvt                  0      0.00%     67.74% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMisc                 0      0.00%     67.74% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMult                 0      0.00%     67.74% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMultAcc              0      0.00%     67.74% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShift                0      0.00%     67.74% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.74% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdDiv                  0      0.00%     67.74% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSqrt                 0      0.00%     67.74% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAdd         21874      3.03%     70.77% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.77% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.77% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCvt         15624      2.16%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMult            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAes                  0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAesMix               0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdPredAlu              0      0.00%     72.94% # Type of FU issued
system.cpu20.iq.FU_type_0::MemRead             104732     14.50%     87.43% # Type of FU issued
system.cpu20.iq.FU_type_0::MemWrite             18860      2.61%     90.05% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMemRead         59393      8.22%     98.27% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMemWrite        12516      1.73%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::total               722347                       # Type of FU issued
system.cpu20.iq.fp_alu_accesses                184413                       # Number of floating point alu accesses
system.cpu20.iq.fp_inst_queue_reads            368819                       # Number of floating instruction queue reads
system.cpu20.iq.fp_inst_queue_wakeup_accesses       168777                       # Number of floating instruction queue wakeup accesses
system.cpu20.iq.fp_inst_queue_writes           378173                       # Number of floating instruction queue writes
system.cpu20.iq.fu_busy_cnt                        85                       # FU busy when requested
system.cpu20.iq.fu_busy_rate                 0.000118                       # FU busy rate (busy events/executed inst)
system.cpu20.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntAlu                    62     72.94%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntMult                    0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntDiv                     0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatAdd                   0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCmp                   0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCvt                   0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMult                  0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMultAcc               0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatDiv                   0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMisc                  0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatSqrt                  0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAdd                    0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAddAcc                 0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAlu                    0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCmp                    0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCvt                    0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMisc                   0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMult                   0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMultAcc                0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShift                  0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShiftAcc               0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdDiv                    0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSqrt                   0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAdd               0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAlu               0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCmp               0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCvt               0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatDiv               0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMisc              0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMult              0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatSqrt              0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdReduceAdd              0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdReduceAlu              0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdReduceCmp              0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAes                    0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAesMix                 0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSha1Hash               0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSha1Hash2              0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSha256Hash             0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSha256Hash2            0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShaSigma2              0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShaSigma3              0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdPredAlu                0      0.00%     72.94% # attempts to use FU when none available
system.cpu20.iq.fu_full::MemRead                   11     12.94%     85.88% # attempts to use FU when none available
system.cpu20.iq.fu_full::MemWrite                   5      5.88%     91.76% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMemRead               3      3.53%     95.29% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMemWrite              4      4.71%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.int_alu_accesses               537943                       # Number of integer alu accesses
system.cpu20.iq.int_inst_queue_reads          5614346                       # Number of integer instruction queue reads
system.cpu20.iq.int_inst_queue_wakeup_accesses       537245                       # Number of integer instruction queue wakeup accesses
system.cpu20.iq.int_inst_queue_writes          795057                       # Number of integer instruction queue writes
system.cpu20.iq.iqInstsAdded                   758108                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu20.iq.iqInstsIssued                  722347                       # Number of instructions issued
system.cpu20.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu20.iq.iqSquashedInstsExamined        415090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu20.iq.iqSquashedInstsIssued              14                       # Number of squashed instructions issued
system.cpu20.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu20.iq.iqSquashedOperandsExamined       148815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu20.iq.issued_per_cycle::samples      4538373                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::mean       0.159164                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::stdev      0.813509                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::0           4297544     94.69%     94.69% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::1             69626      1.53%     96.23% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::2             62093      1.37%     97.60% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::3             28224      0.62%     98.22% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::4             19087      0.42%     98.64% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::5             26278      0.58%     99.22% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::6             15700      0.35%     99.56% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::7             16643      0.37%     99.93% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::8              3178      0.07%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::total       4538373                       # Number of insts issued each cycle
system.cpu20.iq.rate                         0.159139                       # Inst issue rate
system.cpu20.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu20.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu20.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu20.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu20.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu20.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu20.itb.wrAccesses                     63298                       # TLB accesses on write requests
system.cpu20.itb.wrMisses                          53                       # TLB misses on write requests
system.cpu20.memDep0.conflictingLoads           34382                       # Number of conflicting loads.
system.cpu20.memDep0.conflictingStores          24987                       # Number of conflicting stores.
system.cpu20.memDep0.insertedLoads             161082                       # Number of loads inserted to the mem dependence unit.
system.cpu20.memDep0.insertedStores             40811                       # Number of stores inserted to the mem dependence unit.
system.cpu20.misc_regfile_reads                288211                       # number of misc regfile reads
system.cpu20.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu20.numCycles                        4539089                       # number of cpu cycles simulated
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.quiesceCycles                     164981                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu20.rename.BlockCycles                 65934                       # Number of cycles rename is blocking
system.cpu20.rename.CommittedMaps              421642                       # Number of HB maps that are committed
system.cpu20.rename.IQFullEvents                    7                       # Number of times rename has blocked due to IQ full
system.cpu20.rename.IdleCycles                  42263                       # Number of cycles rename is idle
system.cpu20.rename.LQFullEvents              4320149                       # Number of times rename has blocked due to LQ full
system.cpu20.rename.ROBFullEvents                 299                       # Number of times rename has blocked due to ROB full
system.cpu20.rename.RenameLookups             1750624                       # Number of register rename lookups that rename has made
system.cpu20.rename.RenamedInsts               759005                       # Number of instructions processed by rename
system.cpu20.rename.RenamedOperands            915665                       # Number of destination operands rename has renamed
system.cpu20.rename.RunCycles                  109445                       # Number of cycles rename is running
system.cpu20.rename.SquashCycles                 3270                       # Number of cycles rename is squashing
system.cpu20.rename.UnblockCycles             4317084                       # Number of cycles rename is unblocking
system.cpu20.rename.UndoneMaps                 493996                       # Number of HB maps that are undone due to squashing
system.cpu20.rename.fp_rename_lookups          275025                       # Number of floating rename lookups
system.cpu20.rename.int_rename_lookups         994773                       # Number of integer rename lookups
system.cpu20.rename.serializeStallCycles          377                       # count of cycles rename stalled for serializing inst
system.cpu20.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu20.rename.skidInsts                   75236                       # count of insts added to the skid buffer
system.cpu20.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu20.rob.rob_reads                    5189663                       # The number of ROB reads
system.cpu20.rob.rob_writes                   1569794                       # The number of ROB writes
system.cpu20.timesIdled                             9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu21.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu21.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu21.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu21.branchPred.BTBLookups              30460                       # Number of BTB lookups
system.cpu21.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu21.branchPred.condIncorrect             103                       # Number of conditional branches incorrect
system.cpu21.branchPred.condPredicted           53060                       # Number of conditional branches predicted
system.cpu21.branchPred.indirectHits            26274                       # Number of indirect target hits.
system.cpu21.branchPred.indirectLookups         30460                       # Number of indirect predictor lookups.
system.cpu21.branchPred.indirectMisses           4186                       # Number of indirect misses.
system.cpu21.branchPred.lookups                 53457                       # Number of BP lookups
system.cpu21.branchPred.usedRAS                   108                       # Number of times the RAS was used to get a target.
system.cpu21.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu21.cc_regfile_reads                  183717                       # number of cc regfile reads
system.cpu21.cc_regfile_writes                 249507                       # number of cc regfile writes
system.cpu21.commit.amos                            0                       # Number of atomic instructions committed
system.cpu21.commit.branchMispredicts             152                       # The number of times a branch was mispredicted
system.cpu21.commit.branches                    33311                       # Number of branches committed
system.cpu21.commit.bw_lim_events               12566                       # number cycles where commit BW limit reached
system.cpu21.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu21.commit.commitSquashedInsts        425303                       # The number of squashed insts skipped by commit
system.cpu21.commit.committedInsts             219822                       # Number of instructions committed
system.cpu21.commit.committedOps               340729                       # Number of ops (including micro ops) committed
system.cpu21.commit.committed_per_cycle::samples      4482717                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::mean     0.076009                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::stdev     0.674795                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::0      4408553     98.35%     98.35% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::1        18940      0.42%     98.77% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::2         3140      0.07%     98.84% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::3         3140      0.07%     98.91% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::4         3216      0.07%     98.98% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::5        19698      0.44%     99.42% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::6           41      0.00%     99.42% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::7        13423      0.30%     99.72% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::8        12566      0.28%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::total      4482717                       # Number of insts commited each cycle
system.cpu21.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu21.commit.function_calls                 10                       # Number of function calls committed.
system.cpu21.commit.int_insts                  289712                       # Number of committed integer instructions.
system.cpu21.commit.loads                       57347                       # Number of loads committed
system.cpu21.commit.membars                         6                       # Number of memory barriers committed
system.cpu21.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IntAlu         230178     67.55%     67.56% # Class of committed instruction
system.cpu21.commit.op_class_0::IntMult          3127      0.92%     68.47% # Class of committed instruction
system.cpu21.commit.op_class_0::IntDiv              7      0.00%     68.48% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatAdd         9375      2.75%     71.23% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCmp            0      0.00%     71.23% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCvt            0      0.00%     71.23% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMult            0      0.00%     71.23% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMultAcc            0      0.00%     71.23% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatDiv            0      0.00%     71.23% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMisc            0      0.00%     71.23% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatSqrt            0      0.00%     71.23% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAdd             0      0.00%     71.23% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAddAcc            0      0.00%     71.23% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAlu         12500      3.67%     74.90% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCmp             0      0.00%     74.90% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCvt             0      0.00%     74.90% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMisc            0      0.00%     74.90% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMult            0      0.00%     74.90% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMultAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShift            0      0.00%     74.90% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShiftAcc            0      0.00%     74.90% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdDiv             0      0.00%     74.90% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSqrt            0      0.00%     74.90% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAdd         9375      2.75%     77.65% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAlu            0      0.00%     77.65% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCmp            0      0.00%     77.65% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCvt         6250      1.83%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatDiv            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMisc            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMult            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdReduceAdd            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdReduceAlu            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdReduceCmp            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAes             0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAesMix            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSha1Hash            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSha256Hash            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShaSigma2            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShaSigma3            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdPredAlu            0      0.00%     79.48% # Class of committed instruction
system.cpu21.commit.op_class_0::MemRead         41706     12.24%     91.72% # Class of committed instruction
system.cpu21.commit.op_class_0::MemWrite         6300      1.85%     93.57% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMemRead        15641      4.59%     98.16% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMemWrite         6266      1.84%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::total          340729                       # Class of committed instruction
system.cpu21.commit.refs                        69913                       # Number of memory references committed
system.cpu21.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu21.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu21.committedInsts                    219822                       # Number of Instructions Simulated
system.cpu21.committedOps                      340729                       # Number of Ops (including micro ops) Simulated
system.cpu21.cpi                            20.645759                       # CPI: Cycles Per Instruction
system.cpu21.cpi_total                      20.645759                       # CPI: Total CPI of All Threads
system.cpu21.decode.BlockedCycles             4381002                       # Number of cycles decode is blocked
system.cpu21.decode.DecodedInsts               784951                       # Number of instructions handled by decode
system.cpu21.decode.IdleCycles                  36327                       # Number of cycles decode is idle
system.cpu21.decode.RunCycles                  104191                       # Number of cycles decode is running
system.cpu21.decode.SquashCycles                 3353                       # Number of cycles decode is squashing
system.cpu21.decode.UnblockCycles               12776                       # Number of cycles decode is unblocking
system.cpu21.dtb.rdAccesses                    165681                       # TLB accesses on read requests
system.cpu21.dtb.rdMisses                          13                       # TLB misses on read requests
system.cpu21.dtb.wrAccesses                     31755                       # TLB accesses on write requests
system.cpu21.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu21.fetch.Branches                     53457                       # Number of branches that fetch encountered
system.cpu21.fetch.CacheLines                   64027                       # Number of cache lines fetched
system.cpu21.fetch.Cycles                     4466021                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu21.fetch.IcacheSquashes                  16                       # Number of outstanding Icache misses that were squashed
system.cpu21.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu21.fetch.Insts                       638951                       # Number of instructions fetch has processed
system.cpu21.fetch.MiscStallCycles                 51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu21.fetch.PendingTrapStallCycles          305                       # Number of stall cycles due to pending traps
system.cpu21.fetch.SquashCycles                  6706                       # Number of cycles fetch has spent squashing
system.cpu21.fetch.branchRate                0.011779                       # Number of branch fetches per cycle
system.cpu21.fetch.icacheStallCycles            67902                       # Number of cycles fetch is stalled on an Icache miss
system.cpu21.fetch.predictedBranches            26382                       # Number of branches that fetch has predicted taken
system.cpu21.fetch.rate                      0.140788                       # Number of inst fetches per cycle
system.cpu21.fetch.rateDist::samples          4537649                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::mean            0.206958                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::stdev           1.176805                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::0                4376083     96.44%     96.44% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::1                   9441      0.21%     96.65% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::2                  15873      0.35%     97.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::3                  16005      0.35%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::4                  13679      0.30%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::5                  12669      0.28%     97.93% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::6                   3277      0.07%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::7                  12796      0.28%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::8                  77826      1.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::total            4537649                       # Number of instructions fetched each cycle (Total)
system.cpu21.fp_regfile_reads                  197424                       # number of floating regfile reads
system.cpu21.fp_regfile_writes                 157283                       # number of floating regfile writes
system.cpu21.idleCycles                           743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu21.iew.branchMispredicts                198                       # Number of branch mispredicts detected at execute
system.cpu21.iew.exec_branches                  46410                       # Number of branches executed
system.cpu21.iew.exec_nop                           0                       # number of nop insts executed
system.cpu21.iew.exec_rate                   0.160253                       # Inst execution rate
system.cpu21.iew.exec_refs                     197445                       # number of memory reference insts executed
system.cpu21.iew.exec_stores                    31755                       # Number of stores executed
system.cpu21.iew.exec_swp                           0                       # number of swp insts executed
system.cpu21.iew.iewBlockCycles                 52099                       # Number of cycles IEW is blocking
system.cpu21.iew.iewDispLoadInsts              163171                       # Number of dispatched load instructions
system.cpu21.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu21.iew.iewDispSquashedInsts               0                       # Number of squashed instructions skipped by dispatch
system.cpu21.iew.iewDispStoreInsts              41572                       # Number of dispatched store instructions
system.cpu21.iew.iewDispatchedInsts            765653                       # Number of instructions dispatched to IQ
system.cpu21.iew.iewExecLoadInsts              165690                       # Number of load instructions executed
system.cpu21.iew.iewExecSquashedInsts             307                       # Number of squashed instructions skipped in execute
system.cpu21.iew.iewExecutedInsts              727293                       # Number of executed instructions
system.cpu21.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu21.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu21.iew.iewLSQFullEvents               97184                       # Number of times the LSQ has become full, causing a stall
system.cpu21.iew.iewSquashCycles                 3353                       # Number of cycles IEW is squashing
system.cpu21.iew.iewUnblockCycles               97033                       # Number of cycles IEW is unblocking
system.cpu21.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu21.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu21.iew.lsq.thread0.forwLoads          25086                       # Number of loads that had data forwarded from stores
system.cpu21.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu21.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu21.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu21.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu21.iew.lsq.thread0.rescheduledLoads        15744                       # Number of loads that were rescheduled
system.cpu21.iew.lsq.thread0.squashedLoads       105823                       # Number of loads squashed
system.cpu21.iew.lsq.thread0.squashedStores        29006                       # Number of stores squashed
system.cpu21.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu21.iew.predictedNotTakenIncorrect          193                       # Number of branches that were predicted not taken incorrectly
system.cpu21.iew.predictedTakenIncorrect            5                       # Number of branches that were predicted taken incorrectly
system.cpu21.iew.wb_consumers                  694716                       # num instructions consuming a value
system.cpu21.iew.wb_count                      710782                       # cumulative count of insts written-back
system.cpu21.iew.wb_fanout                   0.763587                       # average fanout of values written-back
system.cpu21.iew.wb_producers                  530476                       # num instructions producing a value
system.cpu21.iew.wb_rate                     0.156615                       # insts written-back per cycle
system.cpu21.iew.wb_sent                       711403                       # cumulative count of insts sent to commit
system.cpu21.int_regfile_reads                 987525                       # number of integer regfile reads
system.cpu21.int_regfile_writes                471574                       # number of integer regfile writes
system.cpu21.ipc                             0.048436                       # IPC: Instructions Per Cycle
system.cpu21.ipc_total                       0.048436                       # IPC: Total IPC of All Threads
system.cpu21.iq.FU_type_0::No_OpClass              87      0.01%      0.01% # Type of FU issued
system.cpu21.iq.FU_type_0::IntAlu              407104     55.95%     55.96% # Type of FU issued
system.cpu21.iq.FU_type_0::IntMult               9578      1.32%     57.28% # Type of FU issued
system.cpu21.iq.FU_type_0::IntDiv                   7      0.00%     57.28% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatAdd             31733      4.36%     61.64% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCmp                 0      0.00%     61.64% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCvt                 0      0.00%     61.64% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMult                0      0.00%     61.64% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMultAcc             0      0.00%     61.64% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatDiv                 0      0.00%     61.64% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMisc                0      0.00%     61.64% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatSqrt                0      0.00%     61.64% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAdd                  0      0.00%     61.64% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAddAcc               0      0.00%     61.64% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAlu              44023      6.05%     67.69% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCmp                  0      0.00%     67.69% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCvt                  0      0.00%     67.69% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMisc                 0      0.00%     67.69% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMult                 0      0.00%     67.69% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMultAcc              0      0.00%     67.69% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShift                0      0.00%     67.69% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.69% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdDiv                  0      0.00%     67.69% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSqrt                 0      0.00%     67.69% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAdd         21872      3.01%     70.70% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.70% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.70% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCvt         15623      2.15%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMult            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAes                  0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAesMix               0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdPredAlu              0      0.00%     72.85% # Type of FU issued
system.cpu21.iq.FU_type_0::MemRead             105994     14.57%     87.41% # Type of FU issued
system.cpu21.iq.FU_type_0::MemWrite             19267      2.65%     90.06% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMemRead         59797      8.22%     98.28% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMemWrite        12516      1.72%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::total               727601                       # Type of FU issued
system.cpu21.iq.fp_alu_accesses                185571                       # Number of floating point alu accesses
system.cpu21.iq.fp_inst_queue_reads            371135                       # Number of floating instruction queue reads
system.cpu21.iq.fp_inst_queue_wakeup_accesses       169644                       # Number of floating instruction queue wakeup accesses
system.cpu21.iq.fp_inst_queue_writes           384099                       # Number of floating instruction queue writes
system.cpu21.iq.fu_busy_cnt                       156                       # FU busy when requested
system.cpu21.iq.fu_busy_rate                 0.000214                       # FU busy rate (busy events/executed inst)
system.cpu21.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntAlu                   132     84.62%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntMult                    0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntDiv                     0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatAdd                   0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCmp                   0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCvt                   0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMult                  0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMultAcc               0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatDiv                   0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMisc                  0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatSqrt                  0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAdd                    0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAddAcc                 0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAlu                    0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCmp                    0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCvt                    0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMisc                   0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMult                   0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMultAcc                0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShift                  0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShiftAcc               0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdDiv                    0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSqrt                   0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAdd               0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAlu               0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCmp               0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCvt               0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatDiv               0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMisc              0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMult              0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatSqrt              0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdReduceAdd              0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdReduceAlu              0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdReduceCmp              0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAes                    0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAesMix                 0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSha1Hash               0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSha1Hash2              0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSha256Hash             0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSha256Hash2            0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShaSigma2              0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShaSigma3              0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdPredAlu                0      0.00%     84.62% # attempts to use FU when none available
system.cpu21.iq.fu_full::MemRead                   11      7.05%     91.67% # attempts to use FU when none available
system.cpu21.iq.fu_full::MemWrite                   6      3.85%     95.51% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMemRead               3      1.92%     97.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMemWrite              4      2.56%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.int_alu_accesses               542099                       # Number of integer alu accesses
system.cpu21.iq.int_inst_queue_reads          5621890                       # Number of integer instruction queue reads
system.cpu21.iq.int_inst_queue_wakeup_accesses       541138                       # Number of integer instruction queue wakeup accesses
system.cpu21.iq.int_inst_queue_writes          806475                       # Number of integer instruction queue writes
system.cpu21.iq.iqInstsAdded                   765628                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu21.iq.iqInstsIssued                  727601                       # Number of instructions issued
system.cpu21.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu21.iq.iqSquashedInstsExamined        424914                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu21.iq.iqSquashedInstsIssued              19                       # Number of squashed instructions issued
system.cpu21.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu21.iq.iqSquashedOperandsExamined       156493                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu21.iq.issued_per_cycle::samples      4537649                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::mean       0.160348                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::stdev      0.815452                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::0           4290063     94.54%     94.54% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::1             80564      1.78%     96.32% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::2             56978      1.26%     97.57% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::3             28516      0.63%     98.20% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::4             19252      0.42%     98.63% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::5             26513      0.58%     99.21% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::6             15691      0.35%     99.56% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::7             16762      0.37%     99.93% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::8              3310      0.07%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::total       4537649                       # Number of insts issued each cycle
system.cpu21.iq.rate                         0.160321                       # Inst issue rate
system.cpu21.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu21.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu21.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu21.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu21.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu21.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu21.itb.wrAccesses                     64082                       # TLB accesses on write requests
system.cpu21.itb.wrMisses                          64                       # TLB misses on write requests
system.cpu21.memDep0.conflictingLoads           34941                       # Number of conflicting loads.
system.cpu21.memDep0.conflictingStores          25401                       # Number of conflicting stores.
system.cpu21.memDep0.insertedLoads             163171                       # Number of loads inserted to the mem dependence unit.
system.cpu21.memDep0.insertedStores             41572                       # Number of stores inserted to the mem dependence unit.
system.cpu21.misc_regfile_reads                290335                       # number of misc regfile reads
system.cpu21.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu21.numCycles                        4538392                       # number of cpu cycles simulated
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.quiesceCycles                     165678                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu21.rename.BlockCycles                154945                       # Number of cycles rename is blocking
system.cpu21.rename.CommittedMaps              418762                       # Number of HB maps that are committed
system.cpu21.rename.IQFullEvents                   23                       # Number of times rename has blocked due to IQ full
system.cpu21.rename.IdleCycles                  42805                       # Number of cycles rename is idle
system.cpu21.rename.LQFullEvents              4228804                       # Number of times rename has blocked due to LQ full
system.cpu21.rename.ROBFullEvents                 300                       # Number of times rename has blocked due to ROB full
system.cpu21.rename.RenameLookups             1769137                       # Number of register rename lookups that rename has made
system.cpu21.rename.RenamedInsts               766960                       # Number of instructions processed by rename
system.cpu21.rename.RenamedOperands            925179                       # Number of destination operands rename has renamed
system.cpu21.rename.RunCycles                  110480                       # Number of cycles rename is running
system.cpu21.rename.SquashCycles                 3353                       # Number of cycles rename is squashing
system.cpu21.rename.UnblockCycles             4225670                       # Number of cycles rename is unblocking
system.cpu21.rename.UndoneMaps                 506390                       # Number of HB maps that are undone due to squashing
system.cpu21.rename.fp_rename_lookups          278475                       # Number of floating rename lookups
system.cpu21.rename.int_rename_lookups        1007589                       # Number of integer rename lookups
system.cpu21.rename.serializeStallCycles          396                       # count of cycles rename stalled for serializing inst
system.cpu21.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu21.rename.skidInsts                   77261                       # count of insts added to the skid buffer
system.cpu21.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu21.rob.rob_reads                    5194661                       # The number of ROB reads
system.cpu21.rob.rob_writes                   1587017                       # The number of ROB writes
system.cpu21.timesIdled                            11                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu22.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu22.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu22.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu22.branchPred.BTBLookups              30061                       # Number of BTB lookups
system.cpu22.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu22.branchPred.condIncorrect             102                       # Number of conditional branches incorrect
system.cpu22.branchPred.condPredicted           52288                       # Number of conditional branches predicted
system.cpu22.branchPred.indirectHits            25876                       # Number of indirect target hits.
system.cpu22.branchPred.indirectLookups         30061                       # Number of indirect predictor lookups.
system.cpu22.branchPred.indirectMisses           4185                       # Number of indirect misses.
system.cpu22.branchPred.lookups                 52694                       # Number of BP lookups
system.cpu22.branchPred.usedRAS                   108                       # Number of times the RAS was used to get a target.
system.cpu22.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu22.cc_regfile_reads                  181204                       # number of cc regfile reads
system.cpu22.cc_regfile_writes                 241034                       # number of cc regfile writes
system.cpu22.commit.amos                            0                       # Number of atomic instructions committed
system.cpu22.commit.branchMispredicts             147                       # The number of times a branch was mispredicted
system.cpu22.commit.branches                    32971                       # Number of branches committed
system.cpu22.commit.bw_lim_events               12565                       # number cycles where commit BW limit reached
system.cpu22.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu22.commit.commitSquashedInsts        417199                       # The number of squashed insts skipped by commit
system.cpu22.commit.committedInsts             218631                       # Number of instructions committed
system.cpu22.commit.committedOps               338688                       # Number of ops (including micro ops) committed
system.cpu22.commit.committed_per_cycle::samples      4482899                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::mean     0.075551                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::stdev     0.673534                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::0      4409549     98.36%     98.36% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::1        18466      0.41%     98.78% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::2         3141      0.07%     98.85% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::3         3140      0.07%     98.92% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::4         3056      0.07%     98.98% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::5        19528      0.44%     99.42% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::6           42      0.00%     99.42% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::7        13412      0.30%     99.72% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::8        12565      0.28%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::total      4482899                       # Number of insts commited each cycle
system.cpu22.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu22.commit.function_calls                 10                       # Number of function calls committed.
system.cpu22.commit.int_insts                  287841                       # Number of committed integer instructions.
system.cpu22.commit.loads                       57177                       # Number of loads committed
system.cpu22.commit.membars                         6                       # Number of memory barriers committed
system.cpu22.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IntAlu         228307     67.41%     67.41% # Class of committed instruction
system.cpu22.commit.op_class_0::IntMult          3127      0.92%     68.33% # Class of committed instruction
system.cpu22.commit.op_class_0::IntDiv              7      0.00%     68.34% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatAdd         9375      2.77%     71.10% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCmp            0      0.00%     71.10% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCvt            0      0.00%     71.10% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMult            0      0.00%     71.10% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMultAcc            0      0.00%     71.10% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatDiv            0      0.00%     71.10% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMisc            0      0.00%     71.10% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatSqrt            0      0.00%     71.10% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAdd             0      0.00%     71.10% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAddAcc            0      0.00%     71.10% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAlu         12500      3.69%     74.79% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCmp             0      0.00%     74.79% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCvt             0      0.00%     74.79% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMisc            0      0.00%     74.79% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMult            0      0.00%     74.79% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMultAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShift            0      0.00%     74.79% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShiftAcc            0      0.00%     74.79% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdDiv             0      0.00%     74.79% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSqrt            0      0.00%     74.79% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAdd         9375      2.77%     77.56% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAlu            0      0.00%     77.56% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCmp            0      0.00%     77.56% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCvt         6250      1.85%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatDiv            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMisc            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMult            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdReduceAdd            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdReduceAlu            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdReduceCmp            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAes             0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAesMix            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSha1Hash            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSha256Hash            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShaSigma2            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShaSigma3            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdPredAlu            0      0.00%     79.41% # Class of committed instruction
system.cpu22.commit.op_class_0::MemRead         41536     12.26%     91.67% # Class of committed instruction
system.cpu22.commit.op_class_0::MemWrite         6300      1.86%     93.53% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMemRead        15641      4.62%     98.15% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMemWrite         6266      1.85%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::total          338688                       # Class of committed instruction
system.cpu22.commit.refs                        69743                       # Number of memory references committed
system.cpu22.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu22.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu22.committedInsts                    218631                       # Number of Instructions Simulated
system.cpu22.committedOps                      338688                       # Number of Ops (including micro ops) Simulated
system.cpu22.cpi                            20.754362                       # CPI: Cycles Per Instruction
system.cpu22.cpi_total                      20.754362                       # CPI: Total CPI of All Threads
system.cpu22.decode.BlockedCycles             4382989                       # Number of cycles decode is blocked
system.cpu22.decode.DecodedInsts               773422                       # Number of instructions handled by decode
system.cpu22.decode.IdleCycles                  35411                       # Number of cycles decode is idle
system.cpu22.decode.RunCycles                  102526                       # Number of cycles decode is running
system.cpu22.decode.SquashCycles                 3293                       # Number of cycles decode is squashing
system.cpu22.decode.UnblockCycles               12569                       # Number of cycles decode is unblocking
system.cpu22.dtb.rdAccesses                    164032                       # TLB accesses on read requests
system.cpu22.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu22.dtb.wrAccesses                     31423                       # TLB accesses on write requests
system.cpu22.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu22.fetch.Branches                     52694                       # Number of branches that fetch encountered
system.cpu22.fetch.CacheLines                   62821                       # Number of cache lines fetched
system.cpu22.fetch.Cycles                     4466532                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu22.fetch.IcacheSquashes                  16                       # Number of outstanding Icache misses that were squashed
system.cpu22.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu22.fetch.Insts                       629467                       # Number of instructions fetch has processed
system.cpu22.fetch.MiscStallCycles                 48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu22.fetch.PendingTrapStallCycles          285                       # Number of stall cycles due to pending traps
system.cpu22.fetch.SquashCycles                  6586                       # Number of cycles fetch has spent squashing
system.cpu22.fetch.branchRate                0.011613                       # Number of branch fetches per cycle
system.cpu22.fetch.icacheStallCycles            66613                       # Number of cycles fetch is stalled on an Icache miss
system.cpu22.fetch.predictedBranches            25984                       # Number of branches that fetch has predicted taken
system.cpu22.fetch.rate                      0.138724                       # Number of inst fetches per cycle
system.cpu22.fetch.rateDist::samples          4536788                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::mean            0.203967                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::stdev           1.168612                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::0                4377644     96.49%     96.49% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::1                   9282      0.20%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::2                  15647      0.34%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::3                  15625      0.34%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::4                  13559      0.30%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::5                  12557      0.28%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::6                   3167      0.07%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::7                  12573      0.28%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::8                  76734      1.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::total            4536788                       # Number of instructions fetched each cycle (Total)
system.cpu22.fp_regfile_reads                  196975                       # number of floating regfile reads
system.cpu22.fp_regfile_writes                 156513                       # number of floating regfile writes
system.cpu22.idleCycles                           759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu22.iew.branchMispredicts                198                       # Number of branch mispredicts detected at execute
system.cpu22.iew.exec_branches                  45746                       # Number of branches executed
system.cpu22.iew.exec_nop                           0                       # number of nop insts executed
system.cpu22.iew.exec_rate                   0.156783                       # Inst execution rate
system.cpu22.iew.exec_refs                     195464                       # number of memory reference insts executed
system.cpu22.iew.exec_stores                    31423                       # Number of stores executed
system.cpu22.iew.exec_swp                           0                       # number of swp insts executed
system.cpu22.iew.iewBlockCycles                 51113                       # Number of cycles IEW is blocking
system.cpu22.iew.iewDispLoadInsts              161191                       # Number of dispatched load instructions
system.cpu22.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu22.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu22.iew.iewDispStoreInsts              40972                       # Number of dispatched store instructions
system.cpu22.iew.iewDispatchedInsts            755850                       # Number of instructions dispatched to IQ
system.cpu22.iew.iewExecLoadInsts              164041                       # Number of load instructions executed
system.cpu22.iew.iewExecSquashedInsts             321                       # Number of squashed instructions skipped in execute
system.cpu22.iew.iewExecutedInsts              711412                       # Number of executed instructions
system.cpu22.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu22.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu22.iew.iewLSQFullEvents               26183                       # Number of times the LSQ has become full, causing a stall
system.cpu22.iew.iewSquashCycles                 3293                       # Number of cycles IEW is squashing
system.cpu22.iew.iewUnblockCycles               26148                       # Number of cycles IEW is unblocking
system.cpu22.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu22.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu22.iew.lsq.thread0.forwLoads          25030                       # Number of loads that had data forwarded from stores
system.cpu22.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu22.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu22.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu22.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu22.iew.lsq.thread0.rescheduledLoads        15634                       # Number of loads that were rescheduled
system.cpu22.iew.lsq.thread0.squashedLoads       104013                       # Number of loads squashed
system.cpu22.iew.lsq.thread0.squashedStores        28406                       # Number of stores squashed
system.cpu22.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu22.iew.predictedNotTakenIncorrect          194                       # Number of branches that were predicted not taken incorrectly
system.cpu22.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu22.iew.wb_consumers                  679890                       # num instructions consuming a value
system.cpu22.iew.wb_count                      692723                       # cumulative count of insts written-back
system.cpu22.iew.wb_fanout                   0.760498                       # average fanout of values written-back
system.cpu22.iew.wb_producers                  517055                       # num instructions producing a value
system.cpu22.iew.wb_rate                     0.152665                       # insts written-back per cycle
system.cpu22.iew.wb_sent                       695687                       # cumulative count of insts sent to commit
system.cpu22.int_regfile_reads                 960337                       # number of integer regfile reads
system.cpu22.int_regfile_writes                455197                       # number of integer regfile writes
system.cpu22.ipc                             0.048183                       # IPC: Instructions Per Cycle
system.cpu22.ipc_total                       0.048183                       # IPC: Total IPC of All Threads
system.cpu22.iq.FU_type_0::No_OpClass              84      0.01%      0.01% # Type of FU issued
system.cpu22.iq.FU_type_0::IntAlu              393999     55.36%     55.37% # Type of FU issued
system.cpu22.iq.FU_type_0::IntMult               9413      1.32%     56.69% # Type of FU issued
system.cpu22.iq.FU_type_0::IntDiv                   7      0.00%     56.69% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatAdd             31349      4.40%     61.10% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCmp                 0      0.00%     61.10% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCvt                 0      0.00%     61.10% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMult                0      0.00%     61.10% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMultAcc             0      0.00%     61.10% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatDiv                 0      0.00%     61.10% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMisc                0      0.00%     61.10% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatSqrt                0      0.00%     61.10% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAdd                  0      0.00%     61.10% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAddAcc               0      0.00%     61.10% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAlu              43802      6.15%     67.25% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCmp                  0      0.00%     67.25% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCvt                  0      0.00%     67.25% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMisc                 0      0.00%     67.25% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMult                 0      0.00%     67.25% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMultAcc              0      0.00%     67.25% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShift                0      0.00%     67.25% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.25% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdDiv                  0      0.00%     67.25% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSqrt                 0      0.00%     67.25% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAdd         21870      3.07%     70.32% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.32% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.32% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCvt         15623      2.20%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMult            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAes                  0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAesMix               0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdPredAlu              0      0.00%     72.52% # Type of FU issued
system.cpu22.iq.FU_type_0::MemRead             104670     14.71%     87.23% # Type of FU issued
system.cpu22.iq.FU_type_0::MemWrite             18936      2.66%     89.89% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMemRead         59469      8.36%     98.24% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMemWrite        12515      1.76%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::total               711737                       # Type of FU issued
system.cpu22.iq.fp_alu_accesses                184635                       # Number of floating point alu accesses
system.cpu22.iq.fp_inst_queue_reads            369263                       # Number of floating instruction queue reads
system.cpu22.iq.fp_inst_queue_wakeup_accesses       168962                       # Number of floating instruction queue wakeup accesses
system.cpu22.iq.fp_inst_queue_writes           379373                       # Number of floating instruction queue writes
system.cpu22.iq.fu_busy_cnt                        99                       # FU busy when requested
system.cpu22.iq.fu_busy_rate                 0.000139                       # FU busy rate (busy events/executed inst)
system.cpu22.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntAlu                    77     77.78%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntMult                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntDiv                     0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatAdd                   0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCmp                   0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCvt                   0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMult                  0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMultAcc               0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatDiv                   0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMisc                  0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatSqrt                  0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAdd                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAddAcc                 0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAlu                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCmp                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCvt                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMisc                   0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMult                   0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMultAcc                0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShift                  0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShiftAcc               0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdDiv                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSqrt                   0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAdd               0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAlu               0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCmp               0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCvt               0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatDiv               0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMisc              0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMult              0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatSqrt              0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdReduceAdd              0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdReduceAlu              0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdReduceCmp              0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAes                    0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAesMix                 0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSha1Hash               0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSha1Hash2              0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSha256Hash             0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSha256Hash2            0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShaSigma2              0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShaSigma3              0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdPredAlu                0      0.00%     77.78% # attempts to use FU when none available
system.cpu22.iq.fu_full::MemRead                    9      9.09%     86.87% # attempts to use FU when none available
system.cpu22.iq.fu_full::MemWrite                   6      6.06%     92.93% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMemRead               3      3.03%     95.96% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMemWrite              4      4.04%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.int_alu_accesses               527117                       # Number of integer alu accesses
system.cpu22.iq.int_inst_queue_reads          5591116                       # Number of integer instruction queue reads
system.cpu22.iq.int_inst_queue_wakeup_accesses       523761                       # Number of integer instruction queue wakeup accesses
system.cpu22.iq.int_inst_queue_writes          793635                       # Number of integer instruction queue writes
system.cpu22.iq.iqInstsAdded                   755825                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu22.iq.iqInstsIssued                  711737                       # Number of instructions issued
system.cpu22.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu22.iq.iqSquashedInstsExamined        417151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu22.iq.iqSquashedInstsIssued              22                       # Number of squashed instructions issued
system.cpu22.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu22.iq.iqSquashedOperandsExamined       173897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu22.iq.issued_per_cycle::samples      4536788                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::mean       0.156881                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::stdev      0.810196                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::0           4299337     94.77%     94.77% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::1             72359      1.59%     96.36% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::2             56411      1.24%     97.60% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::3             28306      0.62%     98.23% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::4             18823      0.41%     98.64% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::5             26016      0.57%     99.22% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::6             15692      0.35%     99.56% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::7             16638      0.37%     99.93% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::8              3206      0.07%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::total       4536788                       # Number of insts issued each cycle
system.cpu22.iq.rate                         0.156855                       # Inst issue rate
system.cpu22.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu22.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu22.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu22.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu22.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu22.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu22.itb.wrAccesses                     62871                       # TLB accesses on write requests
system.cpu22.itb.wrMisses                          59                       # TLB misses on write requests
system.cpu22.memDep0.conflictingLoads           34501                       # Number of conflicting loads.
system.cpu22.memDep0.conflictingStores          25072                       # Number of conflicting stores.
system.cpu22.memDep0.insertedLoads             161191                       # Number of loads inserted to the mem dependence unit.
system.cpu22.memDep0.insertedStores             40972                       # Number of stores inserted to the mem dependence unit.
system.cpu22.misc_regfile_reads                287021                       # number of misc regfile reads
system.cpu22.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu22.numCycles                        4537547                       # number of cpu cycles simulated
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.quiesceCycles                     166523                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu22.rename.BlockCycles                 83085                       # Number of cycles rename is blocking
system.cpu22.rename.CommittedMaps              416211                       # Number of HB maps that are committed
system.cpu22.rename.IQFullEvents                   12                       # Number of times rename has blocked due to IQ full
system.cpu22.rename.IdleCycles                  41777                       # Number of cycles rename is idle
system.cpu22.rename.LQFullEvents              4302602                       # Number of times rename has blocked due to LQ full
system.cpu22.rename.ROBFullEvents                 330                       # Number of times rename has blocked due to ROB full
system.cpu22.rename.RenameLookups             1745855                       # Number of register rename lookups that rename has made
system.cpu22.rename.RenamedInsts               756848                       # Number of instructions processed by rename
system.cpu22.rename.RenamedOperands            912817                       # Number of destination operands rename has renamed
system.cpu22.rename.RunCycles                  108719                       # Number of cycles rename is running
system.cpu22.rename.SquashCycles                 3293                       # Number of cycles rename is squashing
system.cpu22.rename.UnblockCycles             4299531                       # Number of cycles rename is unblocking
system.cpu22.rename.UndoneMaps                 496581                       # Number of HB maps that are undone due to squashing
system.cpu22.rename.fp_rename_lookups          275725                       # Number of floating rename lookups
system.cpu22.rename.int_rename_lookups         993620                       # Number of integer rename lookups
system.cpu22.rename.serializeStallCycles          383                       # count of cycles rename stalled for serializing inst
system.cpu22.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu22.rename.skidInsts                   75526                       # count of insts added to the skid buffer
system.cpu22.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu22.rob.rob_reads                    5185414                       # The number of ROB reads
system.cpu22.rob.rob_writes                   1565677                       # The number of ROB writes
system.cpu22.timesIdled                             9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu23.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu23.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu23.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu23.branchPred.BTBLookups              37839                       # Number of BTB lookups
system.cpu23.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu23.branchPred.condIncorrect              89                       # Number of conditional branches incorrect
system.cpu23.branchPred.condPredicted           51890                       # Number of conditional branches predicted
system.cpu23.branchPred.indirectHits            25730                       # Number of indirect target hits.
system.cpu23.branchPred.indirectLookups         37839                       # Number of indirect predictor lookups.
system.cpu23.branchPred.indirectMisses          12109                       # Number of indirect misses.
system.cpu23.branchPred.lookups                 52208                       # Number of BP lookups
system.cpu23.branchPred.usedRAS                    88                       # Number of times the RAS was used to get a target.
system.cpu23.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu23.cc_regfile_reads                  179271                       # number of cc regfile reads
system.cpu23.cc_regfile_writes                 245246                       # number of cc regfile writes
system.cpu23.commit.amos                            0                       # Number of atomic instructions committed
system.cpu23.commit.branchMispredicts             141                       # The number of times a branch was mispredicted
system.cpu23.commit.branches                    32576                       # Number of branches committed
system.cpu23.commit.bw_lim_events               12559                       # number cycles where commit BW limit reached
system.cpu23.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu23.commit.commitSquashedInsts        418068                       # The number of squashed insts skipped by commit
system.cpu23.commit.committedInsts             217251                       # Number of instructions committed
system.cpu23.commit.committedOps               336322                       # Number of ops (including micro ops) committed
system.cpu23.commit.committed_per_cycle::samples      4481872                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::mean     0.075041                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::stdev     0.672161                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::0      4409475     98.38%     98.38% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::1        17904      0.40%     98.78% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::2         3140      0.07%     98.85% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::3         3141      0.07%     98.92% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::4         2869      0.06%     98.99% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::5        19346      0.43%     99.42% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::6           29      0.00%     99.42% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::7        13409      0.30%     99.72% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::8        12559      0.28%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::total      4481872                       # Number of insts commited each cycle
system.cpu23.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu23.commit.function_calls                 10                       # Number of function calls committed.
system.cpu23.commit.int_insts                  285672                       # Number of committed integer instructions.
system.cpu23.commit.loads                       56980                       # Number of loads committed
system.cpu23.commit.membars                         6                       # Number of memory barriers committed
system.cpu23.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IntAlu         226138     67.24%     67.24% # Class of committed instruction
system.cpu23.commit.op_class_0::IntMult          3127      0.93%     68.17% # Class of committed instruction
system.cpu23.commit.op_class_0::IntDiv              7      0.00%     68.17% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatAdd         9375      2.79%     70.96% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCvt            0      0.00%     70.96% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMult            0      0.00%     70.96% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMultAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatDiv            0      0.00%     70.96% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMisc            0      0.00%     70.96% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatSqrt            0      0.00%     70.96% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAdd             0      0.00%     70.96% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAddAcc            0      0.00%     70.96% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAlu         12500      3.72%     74.68% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCmp             0      0.00%     74.68% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCvt             0      0.00%     74.68% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMisc            0      0.00%     74.68% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMult            0      0.00%     74.68% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMultAcc            0      0.00%     74.68% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShift            0      0.00%     74.68% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShiftAcc            0      0.00%     74.68% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdDiv             0      0.00%     74.68% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSqrt            0      0.00%     74.68% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAdd         9375      2.79%     77.46% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAlu            0      0.00%     77.46% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCmp            0      0.00%     77.46% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCvt         6250      1.86%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatDiv            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMisc            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdReduceAdd            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdReduceAlu            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdReduceCmp            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAes             0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAesMix            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSha1Hash            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSha256Hash            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShaSigma2            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShaSigma3            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdPredAlu            0      0.00%     79.32% # Class of committed instruction
system.cpu23.commit.op_class_0::MemRead         41339     12.29%     91.61% # Class of committed instruction
system.cpu23.commit.op_class_0::MemWrite         6300      1.87%     93.49% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMemRead        15641      4.65%     98.14% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMemWrite         6266      1.86%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::total          336322                       # Class of committed instruction
system.cpu23.commit.refs                        69546                       # Number of memory references committed
system.cpu23.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu23.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu23.committedInsts                    217251                       # Number of Instructions Simulated
system.cpu23.committedOps                      336322                       # Number of Ops (including micro ops) Simulated
system.cpu23.cpi                            20.881368                       # CPI: Cycles Per Instruction
system.cpu23.cpi_total                      20.881368                       # CPI: Total CPI of All Threads
system.cpu23.decode.BlockedCycles             4382886                       # Number of cycles decode is blocked
system.cpu23.decode.DecodedInsts               771757                       # Number of instructions handled by decode
system.cpu23.decode.IdleCycles                  35068                       # Number of cycles decode is idle
system.cpu23.decode.RunCycles                  102070                       # Number of cycles decode is running
system.cpu23.decode.SquashCycles                 3295                       # Number of cycles decode is squashing
system.cpu23.decode.UnblockCycles               12567                       # Number of cycles decode is unblocking
system.cpu23.dtb.rdAccesses                    164007                       # TLB accesses on read requests
system.cpu23.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu23.dtb.wrAccesses                     31458                       # TLB accesses on write requests
system.cpu23.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu23.fetch.Branches                     52208                       # Number of branches that fetch encountered
system.cpu23.fetch.CacheLines                   62549                       # Number of cache lines fetched
system.cpu23.fetch.Cycles                     4465916                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu23.fetch.IcacheSquashes                  17                       # Number of outstanding Icache misses that were squashed
system.cpu23.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu23.fetch.Insts                       629050                       # Number of instructions fetch has processed
system.cpu23.fetch.MiscStallCycles                 54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu23.fetch.PendingTrapStallCycles          332                       # Number of stall cycles due to pending traps
system.cpu23.fetch.SquashCycles                  6590                       # Number of cycles fetch has spent squashing
system.cpu23.fetch.branchRate                0.011508                       # Number of branch fetches per cycle
system.cpu23.fetch.icacheStallCycles            66272                       # Number of cycles fetch is stalled on an Icache miss
system.cpu23.fetch.predictedBranches            25818                       # Number of branches that fetch has predicted taken
system.cpu23.fetch.rate                      0.138664                       # Number of inst fetches per cycle
system.cpu23.fetch.rateDist::samples          4535886                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::mean            0.203699                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::stdev           1.167996                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::0                4377148     96.50%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::1                   9100      0.20%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::2                  15686      0.35%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::3                  15454      0.34%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::4                  13541      0.30%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::5                  12572      0.28%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::6                   3184      0.07%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::7                  12616      0.28%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::8                  76585      1.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::total            4535886                       # Number of instructions fetched each cycle (Total)
system.cpu23.fp_regfile_reads                  196955                       # number of floating regfile reads
system.cpu23.fp_regfile_writes                 156593                       # number of floating regfile writes
system.cpu23.idleCycles                           612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu23.iew.branchMispredicts                183                       # Number of branch mispredicts detected at execute
system.cpu23.iew.exec_branches                  45374                       # Number of branches executed
system.cpu23.iew.exec_nop                           0                       # number of nop insts executed
system.cpu23.iew.exec_rate                   0.158136                       # Inst execution rate
system.cpu23.iew.exec_refs                     195474                       # number of memory reference insts executed
system.cpu23.iew.exec_stores                    31458                       # Number of stores executed
system.cpu23.iew.exec_swp                           0                       # number of swp insts executed
system.cpu23.iew.iewBlockCycles                 51145                       # Number of cycles IEW is blocking
system.cpu23.iew.iewDispLoadInsts              161182                       # Number of dispatched load instructions
system.cpu23.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu23.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu23.iew.iewDispStoreInsts              41057                       # Number of dispatched store instructions
system.cpu23.iew.iewDispatchedInsts            754330                       # Number of instructions dispatched to IQ
system.cpu23.iew.iewExecLoadInsts              164016                       # Number of load instructions executed
system.cpu23.iew.iewExecSquashedInsts             275                       # Number of squashed instructions skipped in execute
system.cpu23.iew.iewExecutedInsts              717383                       # Number of executed instructions
system.cpu23.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu23.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu23.iew.iewLSQFullEvents               30660                       # Number of times the LSQ has become full, causing a stall
system.cpu23.iew.iewSquashCycles                 3295                       # Number of cycles IEW is squashing
system.cpu23.iew.iewUnblockCycles               30621                       # Number of cycles IEW is unblocking
system.cpu23.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu23.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu23.iew.lsq.thread0.forwLoads          25041                       # Number of loads that had data forwarded from stores
system.cpu23.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu23.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu23.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu23.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu23.iew.lsq.thread0.rescheduledLoads        15647                       # Number of loads that were rescheduled
system.cpu23.iew.lsq.thread0.squashedLoads       104201                       # Number of loads squashed
system.cpu23.iew.lsq.thread0.squashedStores        28491                       # Number of stores squashed
system.cpu23.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu23.iew.predictedNotTakenIncorrect          179                       # Number of branches that were predicted not taken incorrectly
system.cpu23.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu23.iew.wb_consumers                  685939                       # num instructions consuming a value
system.cpu23.iew.wb_count                      701204                       # cumulative count of insts written-back
system.cpu23.iew.wb_fanout                   0.763059                       # average fanout of values written-back
system.cpu23.iew.wb_producers                  523412                       # num instructions producing a value
system.cpu23.iew.wb_rate                     0.154569                       # insts written-back per cycle
system.cpu23.iew.wb_sent                       701644                       # cumulative count of insts sent to commit
system.cpu23.int_regfile_reads                 974469                       # number of integer regfile reads
system.cpu23.int_regfile_writes                464162                       # number of integer regfile writes
system.cpu23.ipc                             0.047890                       # IPC: Instructions Per Cycle
system.cpu23.ipc_total                       0.047890                       # IPC: Total IPC of All Threads
system.cpu23.iq.FU_type_0::No_OpClass              92      0.01%      0.01% # Type of FU issued
system.cpu23.iq.FU_type_0::IntAlu              399845     55.72%     55.73% # Type of FU issued
system.cpu23.iq.FU_type_0::IntMult               9437      1.31%     57.04% # Type of FU issued
system.cpu23.iq.FU_type_0::IntDiv                   7      0.00%     57.04% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatAdd             31405      4.38%     61.42% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCmp                 0      0.00%     61.42% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCvt                 0      0.00%     61.42% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMult                0      0.00%     61.42% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMultAcc             0      0.00%     61.42% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatDiv                 0      0.00%     61.42% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMisc                0      0.00%     61.42% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatSqrt                0      0.00%     61.42% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAdd                  0      0.00%     61.42% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAddAcc               0      0.00%     61.42% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAlu              43822      6.11%     67.53% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCmp                  0      0.00%     67.53% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCvt                  0      0.00%     67.53% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMisc                 0      0.00%     67.53% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMult                 0      0.00%     67.53% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMultAcc              0      0.00%     67.53% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShift                0      0.00%     67.53% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.53% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdDiv                  0      0.00%     67.53% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSqrt                 0      0.00%     67.53% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAdd         21856      3.05%     70.57% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.57% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.57% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCvt         15618      2.18%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMult            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAes                  0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAesMix               0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdPredAlu              0      0.00%     72.75% # Type of FU issued
system.cpu23.iq.FU_type_0::MemRead             104576     14.57%     87.32% # Type of FU issued
system.cpu23.iq.FU_type_0::MemWrite             18973      2.64%     89.96% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMemRead         59521      8.29%     98.26% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMemWrite        12507      1.74%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::total               717659                       # Type of FU issued
system.cpu23.iq.fp_alu_accesses                184736                       # Number of floating point alu accesses
system.cpu23.iq.fp_inst_queue_reads            369465                       # Number of floating instruction queue reads
system.cpu23.iq.fp_inst_queue_wakeup_accesses       169018                       # Number of floating instruction queue wakeup accesses
system.cpu23.iq.fp_inst_queue_writes           380055                       # Number of floating instruction queue writes
system.cpu23.iq.fu_busy_cnt                        88                       # FU busy when requested
system.cpu23.iq.fu_busy_rate                 0.000123                       # FU busy rate (busy events/executed inst)
system.cpu23.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntAlu                    66     75.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntMult                    0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntDiv                     0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatAdd                   0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCmp                   0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCvt                   0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMult                  0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMultAcc               0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatDiv                   0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMisc                  0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatSqrt                  0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAdd                    0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAddAcc                 0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAlu                    0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCmp                    0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCvt                    0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMisc                   0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMult                   0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMultAcc                0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShift                  0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShiftAcc               0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdDiv                    0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSqrt                   0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAdd               0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAlu               0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCmp               0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCvt               0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatDiv               0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMisc              0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMult              0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatSqrt              0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdReduceAdd              0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdReduceAlu              0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdReduceCmp              0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAes                    0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAesMix                 0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSha1Hash               0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSha1Hash2              0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSha256Hash             0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSha256Hash2            0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShaSigma2              0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShaSigma3              0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdPredAlu                0      0.00%     75.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::MemRead                   10     11.36%     86.36% # attempts to use FU when none available
system.cpu23.iq.fu_full::MemWrite                   5      5.68%     92.05% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMemRead               3      3.41%     95.45% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMemWrite              4      4.55%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.int_alu_accesses               532919                       # Number of integer alu accesses
system.cpu23.iq.int_inst_queue_reads          5601834                       # Number of integer instruction queue reads
system.cpu23.iq.int_inst_queue_wakeup_accesses       532186                       # Number of integer instruction queue wakeup accesses
system.cpu23.iq.int_inst_queue_writes          792280                       # Number of integer instruction queue writes
system.cpu23.iq.iqInstsAdded                   754305                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu23.iq.iqInstsIssued                  717659                       # Number of instructions issued
system.cpu23.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu23.iq.iqSquashedInstsExamined        417998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu23.iq.iqSquashedInstsIssued               8                       # Number of squashed instructions issued
system.cpu23.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu23.iq.iqSquashedOperandsExamined       151520                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu23.iq.issued_per_cycle::samples      4535886                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::mean       0.158218                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::stdev      0.810203                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::0           4291547     94.61%     94.61% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::1             79497      1.75%     96.37% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::2             56416      1.24%     97.61% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::3             28351      0.63%     98.23% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::4             18688      0.41%     98.65% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::5             25852      0.57%     99.22% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::6             15693      0.35%     99.56% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::7             16629      0.37%     99.93% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::8              3213      0.07%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::total       4535886                       # Number of insts issued each cycle
system.cpu23.iq.rate                         0.158197                       # Inst issue rate
system.cpu23.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu23.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu23.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu23.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu23.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu23.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu23.itb.wrAccesses                     62607                       # TLB accesses on write requests
system.cpu23.itb.wrMisses                          67                       # TLB misses on write requests
system.cpu23.memDep0.conflictingLoads           34555                       # Number of conflicting loads.
system.cpu23.memDep0.conflictingStores          25104                       # Number of conflicting stores.
system.cpu23.memDep0.insertedLoads             161182                       # Number of loads inserted to the mem dependence unit.
system.cpu23.memDep0.insertedStores             41057                       # Number of stores inserted to the mem dependence unit.
system.cpu23.misc_regfile_reads                286284                       # number of misc regfile reads
system.cpu23.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu23.numCycles                        4536498                       # number of cpu cycles simulated
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.quiesceCycles                     167572                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu23.rename.BlockCycles                 87796                       # Number of cycles rename is blocking
system.cpu23.rename.CommittedMaps              413250                       # Number of HB maps that are committed
system.cpu23.rename.IQFullEvents                   24                       # Number of times rename has blocked due to IQ full
system.cpu23.rename.IdleCycles                  41434                       # Number of cycles rename is idle
system.cpu23.rename.LQFullEvents              4297831                       # Number of times rename has blocked due to LQ full
system.cpu23.rename.ROBFullEvents                 466                       # Number of times rename has blocked due to ROB full
system.cpu23.rename.RenameLookups             1742129                       # Number of register rename lookups that rename has made
system.cpu23.rename.RenamedInsts               755182                       # Number of instructions processed by rename
system.cpu23.rename.RenamedOperands            910839                       # Number of destination operands rename has renamed
system.cpu23.rename.RunCycles                  108262                       # Number of cycles rename is running
system.cpu23.rename.SquashCycles                 3295                       # Number of cycles rename is squashing
system.cpu23.rename.UnblockCycles             4294766                       # Number of cycles rename is unblocking
system.cpu23.rename.UndoneMaps                 497568                       # Number of HB maps that are undone due to squashing
system.cpu23.rename.fp_rename_lookups          276116                       # Number of floating rename lookups
system.cpu23.rename.int_rename_lookups         992348                       # Number of integer rename lookups
system.cpu23.rename.serializeStallCycles          333                       # count of cycles rename stalled for serializing inst
system.cpu23.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu23.rename.skidInsts                   75665                       # count of insts added to the skid buffer
system.cpu23.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu23.rob.rob_reads                    5182792                       # The number of ROB reads
system.cpu23.rob.rob_writes                   1562806                       # The number of ROB writes
system.cpu23.timesIdled                             9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu24.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu24.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu24.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu24.branchPred.BTBLookups              38770                       # Number of BTB lookups
system.cpu24.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu24.branchPred.condIncorrect              88                       # Number of conditional branches incorrect
system.cpu24.branchPred.condPredicted           52550                       # Number of conditional branches predicted
system.cpu24.branchPred.indirectHits            26068                       # Number of indirect target hits.
system.cpu24.branchPred.indirectLookups         38770                       # Number of indirect predictor lookups.
system.cpu24.branchPred.indirectMisses          12702                       # Number of indirect misses.
system.cpu24.branchPred.lookups                 52864                       # Number of BP lookups
system.cpu24.branchPred.usedRAS                    87                       # Number of times the RAS was used to get a target.
system.cpu24.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu24.cc_regfile_reads                  183125                       # number of cc regfile reads
system.cpu24.cc_regfile_writes                 241634                       # number of cc regfile writes
system.cpu24.commit.amos                            0                       # Number of atomic instructions committed
system.cpu24.commit.branchMispredicts              91                       # The number of times a branch was mispredicted
system.cpu24.commit.branches                    33397                       # Number of branches committed
system.cpu24.commit.bw_lim_events               12592                       # number cycles where commit BW limit reached
system.cpu24.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu24.commit.commitSquashedInsts        414884                       # The number of squashed insts skipped by commit
system.cpu24.commit.committedInsts             220123                       # Number of instructions committed
system.cpu24.commit.committedOps               341245                       # Number of ops (including micro ops) committed
system.cpu24.commit.committed_per_cycle::samples      4481720                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::mean     0.076142                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::stdev     0.677759                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::0      4408882     98.37%     98.37% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::1        17536      0.39%     98.77% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::2         3140      0.07%     98.84% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::3         3143      0.07%     98.91% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::4         2743      0.06%     98.97% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::5        19734      0.44%     99.41% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::6           28      0.00%     99.41% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::7        13922      0.31%     99.72% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::8        12592      0.28%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::total      4481720                       # Number of insts commited each cycle
system.cpu24.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu24.commit.function_calls                 10                       # Number of function calls committed.
system.cpu24.commit.int_insts                  290185                       # Number of committed integer instructions.
system.cpu24.commit.loads                       57390                       # Number of loads committed
system.cpu24.commit.membars                         6                       # Number of memory barriers committed
system.cpu24.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IntAlu         230651     67.59%     67.59% # Class of committed instruction
system.cpu24.commit.op_class_0::IntMult          3127      0.92%     68.51% # Class of committed instruction
system.cpu24.commit.op_class_0::IntDiv              7      0.00%     68.51% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatAdd         9375      2.75%     71.26% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCmp            0      0.00%     71.26% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCvt            0      0.00%     71.26% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMult            0      0.00%     71.26% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMultAcc            0      0.00%     71.26% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatDiv            0      0.00%     71.26% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMisc            0      0.00%     71.26% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatSqrt            0      0.00%     71.26% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAdd             0      0.00%     71.26% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAddAcc            0      0.00%     71.26% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAlu         12500      3.66%     74.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCmp             0      0.00%     74.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCvt             0      0.00%     74.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMisc            0      0.00%     74.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMult            0      0.00%     74.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShift            0      0.00%     74.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShiftAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdDiv             0      0.00%     74.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAdd         9375      2.75%     77.67% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAlu            0      0.00%     77.67% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCmp            0      0.00%     77.67% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCvt         6250      1.83%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatDiv            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMisc            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMult            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdReduceAdd            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdReduceAlu            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdReduceCmp            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAes             0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAesMix            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSha1Hash            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSha256Hash            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShaSigma2            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShaSigma3            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdPredAlu            0      0.00%     79.50% # Class of committed instruction
system.cpu24.commit.op_class_0::MemRead         41749     12.23%     91.73% # Class of committed instruction
system.cpu24.commit.op_class_0::MemWrite         6300      1.85%     93.58% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMemRead        15641      4.58%     98.16% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMemWrite         6266      1.84%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::total          341245                       # Class of committed instruction
system.cpu24.commit.refs                        69956                       # Number of memory references committed
system.cpu24.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu24.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu24.committedInsts                    220123                       # Number of Instructions Simulated
system.cpu24.committedOps                      341245                       # Number of Ops (including micro ops) Simulated
system.cpu24.cpi                            20.605130                       # CPI: Cycles Per Instruction
system.cpu24.cpi_total                      20.605130                       # CPI: Total CPI of All Threads
system.cpu24.decode.BlockedCycles             4382926                       # Number of cycles decode is blocked
system.cpu24.decode.DecodedInsts               773183                       # Number of instructions handled by decode
system.cpu24.decode.IdleCycles                  34309                       # Number of cycles decode is idle
system.cpu24.decode.RunCycles                  102258                       # Number of cycles decode is running
system.cpu24.decode.SquashCycles                 3225                       # Number of cycles decode is squashing
system.cpu24.decode.UnblockCycles               12553                       # Number of cycles decode is unblocking
system.cpu24.dtb.rdAccesses                    163845                       # TLB accesses on read requests
system.cpu24.dtb.rdMisses                          15                       # TLB misses on read requests
system.cpu24.dtb.wrAccesses                     31354                       # TLB accesses on write requests
system.cpu24.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu24.fetch.Branches                     52864                       # Number of branches that fetch encountered
system.cpu24.fetch.CacheLines                   62026                       # Number of cache lines fetched
system.cpu24.fetch.Cycles                     4466364                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu24.fetch.IcacheSquashes                  14                       # Number of outstanding Icache misses that were squashed
system.cpu24.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu24.fetch.Insts                       628795                       # Number of instructions fetch has processed
system.cpu24.fetch.MiscStallCycles                  5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu24.fetch.PendingTrapStallCycles           34                       # Number of stall cycles due to pending traps
system.cpu24.fetch.SquashCycles                  6450                       # Number of cycles fetch has spent squashing
system.cpu24.fetch.branchRate                0.011655                       # Number of branch fetches per cycle
system.cpu24.fetch.icacheStallCycles            65626                       # Number of cycles fetch is stalled on an Icache miss
system.cpu24.fetch.predictedBranches            26155                       # Number of branches that fetch has predicted taken
system.cpu24.fetch.rate                      0.138634                       # Number of inst fetches per cycle
system.cpu24.fetch.rateDist::samples          4535271                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::mean            0.203830                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::stdev           1.168217                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::0                4376511     96.50%     96.50% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::1                   9003      0.20%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::2                  15604      0.34%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::3                  15299      0.34%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::4                  14030      0.31%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::5                  12532      0.28%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::6                   3143      0.07%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::7                  12515      0.28%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::8                  76634      1.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::total            4535271                       # Number of instructions fetched each cycle (Total)
system.cpu24.fp_regfile_reads                  196846                       # number of floating regfile reads
system.cpu24.fp_regfile_writes                 156298                       # number of floating regfile writes
system.cpu24.idleCycles                           392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu24.iew.branchMispredicts                136                       # Number of branch mispredicts detected at execute
system.cpu24.iew.exec_branches                  46087                       # Number of branches executed
system.cpu24.iew.exec_nop                           0                       # number of nop insts executed
system.cpu24.iew.exec_rate                   0.157015                       # Inst execution rate
system.cpu24.iew.exec_refs                     195209                       # number of memory reference insts executed
system.cpu24.iew.exec_stores                    31354                       # Number of stores executed
system.cpu24.iew.exec_swp                           0                       # number of swp insts executed
system.cpu24.iew.iewBlockCycles                 51047                       # Number of cycles IEW is blocking
system.cpu24.iew.iewDispLoadInsts              160884                       # Number of dispatched load instructions
system.cpu24.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu24.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu24.iew.iewDispStoreInsts              40827                       # Number of dispatched store instructions
system.cpu24.iew.iewDispatchedInsts            756212                       # Number of instructions dispatched to IQ
system.cpu24.iew.iewExecLoadInsts              163855                       # Number of load instructions executed
system.cpu24.iew.iewExecSquashedInsts             272                       # Number of squashed instructions skipped in execute
system.cpu24.iew.iewExecutedInsts              712169                       # Number of executed instructions
system.cpu24.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu24.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu24.iew.iewLSQFullEvents                6201                       # Number of times the LSQ has become full, causing a stall
system.cpu24.iew.iewSquashCycles                 3225                       # Number of cycles IEW is squashing
system.cpu24.iew.iewUnblockCycles                6196                       # Number of cycles IEW is unblocking
system.cpu24.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu24.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu24.iew.lsq.thread0.forwLoads          25017                       # Number of loads that had data forwarded from stores
system.cpu24.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu24.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu24.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu24.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu24.iew.lsq.thread0.rescheduledLoads        15617                       # Number of loads that were rescheduled
system.cpu24.iew.lsq.thread0.squashedLoads       103493                       # Number of loads squashed
system.cpu24.iew.lsq.thread0.squashedStores        28261                       # Number of stores squashed
system.cpu24.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu24.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly
system.cpu24.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly
system.cpu24.iew.wb_consumers                  681123                       # num instructions consuming a value
system.cpu24.iew.wb_count                      693497                       # cumulative count of insts written-back
system.cpu24.iew.wb_fanout                   0.759992                       # average fanout of values written-back
system.cpu24.iew.wb_producers                  517648                       # num instructions producing a value
system.cpu24.iew.wb_rate                     0.152899                       # insts written-back per cycle
system.cpu24.iew.wb_sent                       696476                       # cumulative count of insts sent to commit
system.cpu24.int_regfile_reads                 960114                       # number of integer regfile reads
system.cpu24.int_regfile_writes                455658                       # number of integer regfile writes
system.cpu24.ipc                             0.048532                       # IPC: Instructions Per Cycle
system.cpu24.ipc_total                       0.048532                       # IPC: Total IPC of All Threads
system.cpu24.iq.FU_type_0::No_OpClass              43      0.01%      0.01% # Type of FU issued
system.cpu24.iq.FU_type_0::IntAlu              395214     55.47%     55.48% # Type of FU issued
system.cpu24.iq.FU_type_0::IntMult               9382      1.32%     56.80% # Type of FU issued
system.cpu24.iq.FU_type_0::IntDiv                   7      0.00%     56.80% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatAdd             31253      4.39%     61.18% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCmp                 0      0.00%     61.18% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCvt                 0      0.00%     61.18% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMult                0      0.00%     61.18% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMultAcc             0      0.00%     61.18% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatDiv                 0      0.00%     61.18% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMisc                0      0.00%     61.18% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatSqrt                0      0.00%     61.18% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAdd                  0      0.00%     61.18% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAddAcc               0      0.00%     61.18% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAlu              43741      6.14%     67.32% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCmp                  0      0.00%     67.32% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCvt                  0      0.00%     67.32% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMisc                 0      0.00%     67.32% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMult                 0      0.00%     67.32% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMultAcc              0      0.00%     67.32% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShift                0      0.00%     67.32% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.32% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdDiv                  0      0.00%     67.32% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSqrt                 0      0.00%     67.32% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAdd         21869      3.07%     70.39% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.39% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.39% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCvt         15621      2.19%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMult            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAes                  0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAesMix               0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdPredAlu              0      0.00%     72.59% # Type of FU issued
system.cpu24.iq.FU_type_0::MemRead             104548     14.67%     87.26% # Type of FU issued
system.cpu24.iq.FU_type_0::MemWrite             18861      2.65%     89.91% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMemRead         59388      8.34%     98.24% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMemWrite        12515      1.76%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::total               712442                       # Type of FU issued
system.cpu24.iq.fp_alu_accesses                184394                       # Number of floating point alu accesses
system.cpu24.iq.fp_inst_queue_reads            368781                       # Number of floating instruction queue reads
system.cpu24.iq.fp_inst_queue_wakeup_accesses       168757                       # Number of floating instruction queue wakeup accesses
system.cpu24.iq.fp_inst_queue_writes           378181                       # Number of floating instruction queue writes
system.cpu24.iq.fu_busy_cnt                        73                       # FU busy when requested
system.cpu24.iq.fu_busy_rate                 0.000102                       # FU busy rate (busy events/executed inst)
system.cpu24.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntAlu                    51     69.86%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntMult                    0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntDiv                     0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatAdd                   0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCmp                   0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCvt                   0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMult                  0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMultAcc               0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatDiv                   0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMisc                  0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatSqrt                  0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAdd                    0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAddAcc                 0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAlu                    0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCmp                    0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCvt                    0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMisc                   0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMult                   0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMultAcc                0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShift                  0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShiftAcc               0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdDiv                    0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSqrt                   0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAdd               0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAlu               0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCmp               0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCvt               0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatDiv               0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMisc              0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMult              0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatSqrt              0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdReduceAdd              0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdReduceAlu              0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdReduceCmp              0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAes                    0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAesMix                 0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSha1Hash               0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSha1Hash2              0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSha256Hash             0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSha256Hash2            0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShaSigma2              0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShaSigma3              0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdPredAlu                0      0.00%     69.86% # attempts to use FU when none available
system.cpu24.iq.fu_full::MemRead                   10     13.70%     83.56% # attempts to use FU when none available
system.cpu24.iq.fu_full::MemWrite                   5      6.85%     90.41% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMemRead               3      4.11%     94.52% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMemWrite              4      5.48%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.int_alu_accesses               528078                       # Number of integer alu accesses
system.cpu24.iq.int_inst_queue_reads          5591454                       # Number of integer instruction queue reads
system.cpu24.iq.int_inst_queue_wakeup_accesses       524740                       # Number of integer instruction queue wakeup accesses
system.cpu24.iq.int_inst_queue_writes          792995                       # Number of integer instruction queue writes
system.cpu24.iq.iqInstsAdded                   756187                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu24.iq.iqInstsIssued                  712442                       # Number of instructions issued
system.cpu24.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu24.iq.iqSquashedInstsExamined        414957                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu24.iq.iqSquashedInstsIssued               8                       # Number of squashed instructions issued
system.cpu24.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu24.iq.iqSquashedOperandsExamined       172752                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu24.iq.issued_per_cycle::samples      4535271                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::mean       0.157089                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::stdev      0.814268                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::0           4304761     94.92%     94.92% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::1             59808      1.32%     96.24% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::2             61895      1.36%     97.60% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::3             27958      0.62%     98.22% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::4             18729      0.41%     98.63% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::5             26132      0.58%     99.21% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::6             15697      0.35%     99.55% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::7             17116      0.38%     99.93% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::8              3175      0.07%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::total       4535271                       # Number of insts issued each cycle
system.cpu24.iq.rate                         0.157076                       # Inst issue rate
system.cpu24.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu24.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu24.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu24.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu24.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu24.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu24.itb.wrAccesses                     62035                       # TLB accesses on write requests
system.cpu24.itb.wrMisses                          18                       # TLB misses on write requests
system.cpu24.memDep0.conflictingLoads           34108                       # Number of conflicting loads.
system.cpu24.memDep0.conflictingStores          24166                       # Number of conflicting stores.
system.cpu24.memDep0.insertedLoads             160884                       # Number of loads inserted to the mem dependence unit.
system.cpu24.memDep0.insertedStores             40827                       # Number of stores inserted to the mem dependence unit.
system.cpu24.misc_regfile_reads                287438                       # number of misc regfile reads
system.cpu24.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu24.numCycles                        4535663                       # number of cpu cycles simulated
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.quiesceCycles                     168407                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu24.rename.BlockCycles                 62661                       # Number of cycles rename is blocking
system.cpu24.rename.CommittedMaps              419407                       # Number of HB maps that are committed
system.cpu24.rename.IQFullEvents                   19                       # Number of times rename has blocked due to IQ full
system.cpu24.rename.IdleCycles                  40636                       # Number of cycles rename is idle
system.cpu24.rename.LQFullEvents              4322960                       # Number of times rename has blocked due to LQ full
system.cpu24.rename.ROBFullEvents                  58                       # Number of times rename has blocked due to ROB full
system.cpu24.rename.RenameLookups             1746030                       # Number of register rename lookups that rename has made
system.cpu24.rename.RenamedInsts               756952                       # Number of instructions processed by rename
system.cpu24.rename.RenamedOperands            913232                       # Number of destination operands rename has renamed
system.cpu24.rename.RunCycles                  108468                       # Number of cycles rename is running
system.cpu24.rename.SQFullEvents                    5                       # Number of times rename has blocked due to SQ full
system.cpu24.rename.SquashCycles                 3225                       # Number of cycles rename is squashing
system.cpu24.rename.UnblockCycles             4319906                       # Number of cycles rename is unblocking
system.cpu24.rename.UndoneMaps                 493798                       # Number of HB maps that are undone due to squashing
system.cpu24.rename.fp_rename_lookups          275016                       # Number of floating rename lookups
system.cpu24.rename.int_rename_lookups         992682                       # Number of integer rename lookups
system.cpu24.rename.serializeStallCycles          375                       # count of cycles rename stalled for serializing inst
system.cpu24.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu24.rename.skidInsts                   75267                       # count of insts added to the skid buffer
system.cpu24.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu24.rob.rob_reads                    5184606                       # The number of ROB reads
system.cpu24.rob.rob_writes                   1565829                       # The number of ROB writes
system.cpu24.timesIdled                             7                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu25.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu25.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu25.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu25.branchPred.BTBLookups              29530                       # Number of BTB lookups
system.cpu25.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu25.branchPred.condIncorrect             107                       # Number of conditional branches incorrect
system.cpu25.branchPred.condPredicted           51312                       # Number of conditional branches predicted
system.cpu25.branchPred.indirectHits            25389                       # Number of indirect target hits.
system.cpu25.branchPred.indirectLookups         29530                       # Number of indirect predictor lookups.
system.cpu25.branchPred.indirectMisses           4141                       # Number of indirect misses.
system.cpu25.branchPred.lookups                 51729                       # Number of BP lookups
system.cpu25.branchPred.usedRAS                   113                       # Number of times the RAS was used to get a target.
system.cpu25.branchPredindirectMispredicted           51                       # Number of mispredicted indirect branches.
system.cpu25.cc_regfile_reads                  175918                       # number of cc regfile reads
system.cpu25.cc_regfile_writes                 243389                       # number of cc regfile writes
system.cpu25.commit.amos                            0                       # Number of atomic instructions committed
system.cpu25.commit.branchMispredicts             147                       # The number of times a branch was mispredicted
system.cpu25.commit.branches                    31891                       # Number of branches committed
system.cpu25.commit.bw_lim_events               12566                       # number cycles where commit BW limit reached
system.cpu25.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu25.commit.commitSquashedInsts        419038                       # The number of squashed insts skipped by commit
system.cpu25.commit.committedInsts             214851                       # Number of instructions committed
system.cpu25.commit.committedOps               332208                       # Number of ops (including micro ops) committed
system.cpu25.commit.committed_per_cycle::samples      4480231                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::mean     0.074150                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::stdev     0.670056                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::0      4409647     98.42%     98.42% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::1        16780      0.37%     98.80% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::2         3139      0.07%     98.87% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::3         3144      0.07%     98.94% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::4         2492      0.06%     98.99% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::5        18989      0.42%     99.42% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::6           41      0.00%     99.42% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::7        13433      0.30%     99.72% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::8        12566      0.28%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::total      4480231                       # Number of insts commited each cycle
system.cpu25.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu25.commit.function_calls                 10                       # Number of function calls committed.
system.cpu25.commit.int_insts                  281901                       # Number of committed integer instructions.
system.cpu25.commit.loads                       56637                       # Number of loads committed
system.cpu25.commit.membars                         6                       # Number of memory barriers committed
system.cpu25.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IntAlu         222367     66.94%     66.94% # Class of committed instruction
system.cpu25.commit.op_class_0::IntMult          3127      0.94%     67.88% # Class of committed instruction
system.cpu25.commit.op_class_0::IntDiv              7      0.00%     67.88% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatAdd         9375      2.82%     70.70% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCvt            0      0.00%     70.70% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMult            0      0.00%     70.70% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMultAcc            0      0.00%     70.70% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatDiv            0      0.00%     70.70% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMisc            0      0.00%     70.70% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatSqrt            0      0.00%     70.70% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAdd             0      0.00%     70.70% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAddAcc            0      0.00%     70.70% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAlu         12500      3.76%     74.47% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCmp             0      0.00%     74.47% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCvt             0      0.00%     74.47% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMisc            0      0.00%     74.47% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMult            0      0.00%     74.47% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMultAcc            0      0.00%     74.47% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShift            0      0.00%     74.47% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShiftAcc            0      0.00%     74.47% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdDiv             0      0.00%     74.47% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSqrt            0      0.00%     74.47% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAdd         9375      2.82%     77.29% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAlu            0      0.00%     77.29% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCmp            0      0.00%     77.29% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCvt         6250      1.88%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatDiv            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMisc            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMult            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdReduceAdd            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdReduceAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdReduceCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAes             0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAesMix            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSha1Hash            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSha256Hash            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShaSigma2            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShaSigma3            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdPredAlu            0      0.00%     79.17% # Class of committed instruction
system.cpu25.commit.op_class_0::MemRead         40996     12.34%     91.51% # Class of committed instruction
system.cpu25.commit.op_class_0::MemWrite         6300      1.90%     93.41% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMemRead        15641      4.71%     98.11% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMemWrite         6266      1.89%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::total          332208                       # Class of committed instruction
system.cpu25.commit.refs                        69203                       # Number of memory references committed
system.cpu25.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu25.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu25.committedInsts                    214851                       # Number of Instructions Simulated
system.cpu25.committedOps                      332208                       # Number of Ops (including micro ops) Simulated
system.cpu25.cpi                            21.106171                       # CPI: Cycles Per Instruction
system.cpu25.cpi_total                      21.106171                       # CPI: Total CPI of All Threads
system.cpu25.decode.BlockedCycles             4382960                       # Number of cycles decode is blocked
system.cpu25.decode.DecodedInsts               769100                       # Number of instructions handled by decode
system.cpu25.decode.IdleCycles                  34353                       # Number of cycles decode is idle
system.cpu25.decode.RunCycles                  101214                       # Number of cycles decode is running
system.cpu25.decode.SquashCycles                 3307                       # Number of cycles decode is squashing
system.cpu25.decode.UnblockCycles               12559                       # Number of cycles decode is unblocking
system.cpu25.dtb.rdAccesses                    163773                       # TLB accesses on read requests
system.cpu25.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu25.dtb.wrAccesses                     31472                       # TLB accesses on write requests
system.cpu25.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu25.fetch.Branches                     51729                       # Number of branches that fetch encountered
system.cpu25.fetch.CacheLines                   61914                       # Number of cache lines fetched
system.cpu25.fetch.Cycles                     4465050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu25.fetch.IcacheSquashes                  15                       # Number of outstanding Icache misses that were squashed
system.cpu25.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu25.fetch.Insts                       627623                       # Number of instructions fetch has processed
system.cpu25.fetch.MiscStallCycles                 42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu25.fetch.PendingTrapStallCycles          255                       # Number of stall cycles due to pending traps
system.cpu25.fetch.SquashCycles                  6614                       # Number of cycles fetch has spent squashing
system.cpu25.fetch.branchRate                0.011407                       # Number of branch fetches per cycle
system.cpu25.fetch.icacheStallCycles            65722                       # Number of cycles fetch is stalled on an Icache miss
system.cpu25.fetch.predictedBranches            25502                       # Number of branches that fetch has predicted taken
system.cpu25.fetch.rate                      0.138405                       # Number of inst fetches per cycle
system.cpu25.fetch.rateDist::samples          4534393                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::mean            0.203263                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::stdev           1.167153                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::0                4376434     96.52%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::1                   8731      0.19%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::2                  15710      0.35%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::3                  15094      0.33%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::4                  13592      0.30%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::5                  12588      0.28%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::6                   3192      0.07%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::7                  12635      0.28%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::8                  76417      1.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::total            4534393                       # Number of instructions fetched each cycle (Total)
system.cpu25.fp_regfile_reads                  196909                       # number of floating regfile reads
system.cpu25.fp_regfile_writes                 156605                       # number of floating regfile writes
system.cpu25.idleCycles                           289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu25.iew.branchMispredicts                201                       # Number of branch mispredicts detected at execute
system.cpu25.iew.exec_branches                  44736                       # Number of branches executed
system.cpu25.iew.exec_nop                           0                       # number of nop insts executed
system.cpu25.iew.exec_rate                   0.157426                       # Inst execution rate
system.cpu25.iew.exec_refs                     195254                       # number of memory reference insts executed
system.cpu25.iew.exec_stores                    31472                       # Number of stores executed
system.cpu25.iew.exec_swp                           0                       # number of swp insts executed
system.cpu25.iew.iewBlockCycles                 51399                       # Number of cycles IEW is blocking
system.cpu25.iew.iewDispLoadInsts              161052                       # Number of dispatched load instructions
system.cpu25.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu25.iew.iewDispSquashedInsts               3                       # Number of squashed instructions skipped by dispatch
system.cpu25.iew.iewDispStoreInsts              41134                       # Number of dispatched store instructions
system.cpu25.iew.iewDispatchedInsts            751228                       # Number of instructions dispatched to IQ
system.cpu25.iew.iewExecLoadInsts              163782                       # Number of load instructions executed
system.cpu25.iew.iewExecSquashedInsts             326                       # Number of squashed instructions skipped in execute
system.cpu25.iew.iewExecutedInsts              713875                       # Number of executed instructions
system.cpu25.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu25.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu25.iew.iewLSQFullEvents               40157                       # Number of times the LSQ has become full, causing a stall
system.cpu25.iew.iewSquashCycles                 3307                       # Number of cycles IEW is squashing
system.cpu25.iew.iewUnblockCycles               40109                       # Number of cycles IEW is unblocking
system.cpu25.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu25.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu25.iew.lsq.thread0.forwLoads          25034                       # Number of loads that had data forwarded from stores
system.cpu25.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu25.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu25.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu25.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu25.iew.lsq.thread0.rescheduledLoads        15629                       # Number of loads that were rescheduled
system.cpu25.iew.lsq.thread0.squashedLoads       104414                       # Number of loads squashed
system.cpu25.iew.lsq.thread0.squashedStores        28568                       # Number of stores squashed
system.cpu25.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu25.iew.predictedNotTakenIncorrect          197                       # Number of branches that were predicted not taken incorrectly
system.cpu25.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu25.iew.wb_consumers                  682777                       # num instructions consuming a value
system.cpu25.iew.wb_count                      697742                       # cumulative count of insts written-back
system.cpu25.iew.wb_fanout                   0.762785                       # average fanout of values written-back
system.cpu25.iew.wb_producers                  520812                       # num instructions producing a value
system.cpu25.iew.wb_rate                     0.153868                       # insts written-back per cycle
system.cpu25.iew.wb_sent                       698136                       # cumulative count of insts sent to commit
system.cpu25.int_regfile_reads                 971171                       # number of integer regfile reads
system.cpu25.int_regfile_writes                461646                       # number of integer regfile writes
system.cpu25.ipc                             0.047380                       # IPC: Instructions Per Cycle
system.cpu25.ipc_total                       0.047380                       # IPC: Total IPC of All Threads
system.cpu25.iq.FU_type_0::No_OpClass              81      0.01%      0.01% # Type of FU issued
system.cpu25.iq.FU_type_0::IntAlu              396576     55.53%     55.54% # Type of FU issued
system.cpu25.iq.FU_type_0::IntMult               9439      1.32%     56.86% # Type of FU issued
system.cpu25.iq.FU_type_0::IntDiv                   7      0.00%     56.86% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatAdd             31428      4.40%     61.26% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCmp                 0      0.00%     61.26% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCvt                 0      0.00%     61.26% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMult                0      0.00%     61.26% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMultAcc             0      0.00%     61.26% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatDiv                 0      0.00%     61.26% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMisc                0      0.00%     61.26% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatSqrt                0      0.00%     61.26% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAdd                  0      0.00%     61.26% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAddAcc               0      0.00%     61.26% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAlu              43828      6.14%     67.40% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCmp                  0      0.00%     67.40% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCvt                  0      0.00%     67.40% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMisc                 0      0.00%     67.40% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMult                 0      0.00%     67.40% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMultAcc              0      0.00%     67.40% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShift                0      0.00%     67.40% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.40% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdDiv                  0      0.00%     67.40% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSqrt                 0      0.00%     67.40% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAdd         21842      3.06%     70.46% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.46% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.46% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCvt         15613      2.19%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMult            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAes                  0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAesMix               0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdPredAlu              0      0.00%     72.64% # Type of FU issued
system.cpu25.iq.FU_type_0::MemRead             104383     14.62%     87.26% # Type of FU issued
system.cpu25.iq.FU_type_0::MemWrite             18999      2.66%     89.92% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMemRead         59508      8.33%     98.25% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMemWrite        12501      1.75%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::total               714205                       # Type of FU issued
system.cpu25.iq.fp_alu_accesses                184727                       # Number of floating point alu accesses
system.cpu25.iq.fp_inst_queue_reads            369447                       # Number of floating instruction queue reads
system.cpu25.iq.fp_inst_queue_wakeup_accesses       169040                       # Number of floating instruction queue wakeup accesses
system.cpu25.iq.fp_inst_queue_writes           380371                       # Number of floating instruction queue writes
system.cpu25.iq.fu_busy_cnt                       119                       # FU busy when requested
system.cpu25.iq.fu_busy_rate                 0.000167                       # FU busy rate (busy events/executed inst)
system.cpu25.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntAlu                    96     80.67%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntMult                    0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntDiv                     0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatAdd                   0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCmp                   0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCvt                   0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMult                  0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMultAcc               0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatDiv                   0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMisc                  0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatSqrt                  0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAdd                    0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAddAcc                 0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAlu                    0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCmp                    0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCvt                    0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMisc                   0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMult                   0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMultAcc                0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShift                  0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShiftAcc               0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdDiv                    0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSqrt                   0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAdd               0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAlu               0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCmp               0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCvt               0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatDiv               0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMisc              0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMult              0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatSqrt              0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdReduceAdd              0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdReduceAlu              0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdReduceCmp              0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAes                    0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAesMix                 0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSha1Hash               0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSha1Hash2              0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSha256Hash             0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSha256Hash2            0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShaSigma2              0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShaSigma3              0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdPredAlu                0      0.00%     80.67% # attempts to use FU when none available
system.cpu25.iq.fu_full::MemRead                   11      9.24%     89.92% # attempts to use FU when none available
system.cpu25.iq.fu_full::MemWrite                   5      4.20%     94.12% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMemRead               3      2.52%     96.64% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMemWrite              4      3.36%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.int_alu_accesses               529516                       # Number of integer alu accesses
system.cpu25.iq.int_inst_queue_reads          5593486                       # Number of integer instruction queue reads
system.cpu25.iq.int_inst_queue_wakeup_accesses       528702                       # Number of integer instruction queue wakeup accesses
system.cpu25.iq.int_inst_queue_writes          789874                       # Number of integer instruction queue writes
system.cpu25.iq.iqInstsAdded                   751203                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu25.iq.iqInstsIssued                  714205                       # Number of instructions issued
system.cpu25.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu25.iq.iqSquashedInstsExamined        419009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu25.iq.iqSquashedInstsIssued              15                       # Number of squashed instructions issued
system.cpu25.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu25.iq.iqSquashedOperandsExamined       152704                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu25.iq.issued_per_cycle::samples      4534393                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::mean       0.157508                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::stdev      0.809035                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::0           4291712     94.65%     94.65% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::1             78353      1.73%     96.38% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::2             56513      1.25%     97.62% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::3             28333      0.62%     98.25% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::4             18330      0.40%     98.65% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::5             25543      0.56%     99.21% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::6             15694      0.35%     99.56% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::7             16692      0.37%     99.93% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::8              3223      0.07%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::total       4534393                       # Number of insts issued each cycle
system.cpu25.iq.rate                         0.157498                       # Inst issue rate
system.cpu25.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu25.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu25.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu25.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu25.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu25.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu25.itb.wrAccesses                     61960                       # TLB accesses on write requests
system.cpu25.itb.wrMisses                          55                       # TLB misses on write requests
system.cpu25.memDep0.conflictingLoads           34604                       # Number of conflicting loads.
system.cpu25.memDep0.conflictingStores          25147                       # Number of conflicting stores.
system.cpu25.memDep0.insertedLoads             161052                       # Number of loads inserted to the mem dependence unit.
system.cpu25.memDep0.insertedStores             41134                       # Number of stores inserted to the mem dependence unit.
system.cpu25.misc_regfile_reads                284813                       # number of misc regfile reads
system.cpu25.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu25.numCycles                        4534682                       # number of cpu cycles simulated
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.quiesceCycles                     169388                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu25.rename.BlockCycles                 97788                       # Number of cycles rename is blocking
system.cpu25.rename.CommittedMaps              408111                       # Number of HB maps that are committed
system.cpu25.rename.IQFullEvents                   28                       # Number of times rename has blocked due to IQ full
system.cpu25.rename.IdleCycles                  40745                       # Number of cycles rename is idle
system.cpu25.rename.LQFullEvents              4287930                       # Number of times rename has blocked due to LQ full
system.cpu25.rename.ROBFullEvents                 922                       # Number of times rename has blocked due to ROB full
system.cpu25.rename.RenameLookups             1735758                       # Number of register rename lookups that rename has made
system.cpu25.rename.RenamedInsts               752296                       # Number of instructions processed by rename
system.cpu25.rename.RenamedOperands            907028                       # Number of destination operands rename has renamed
system.cpu25.rename.RunCycles                  107360                       # Number of cycles rename is running
system.cpu25.rename.SquashCycles                 3307                       # Number of cycles rename is squashing
system.cpu25.rename.UnblockCycles             4284873                       # Number of cycles rename is unblocking
system.cpu25.rename.UndoneMaps                 498892                       # Number of HB maps that are undone due to squashing
system.cpu25.rename.fp_rename_lookups          276308                       # Number of floating rename lookups
system.cpu25.rename.int_rename_lookups         990039                       # Number of integer rename lookups
system.cpu25.rename.serializeStallCycles          320                       # count of cycles rename stalled for serializing inst
system.cpu25.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu25.rename.skidInsts                   75767                       # count of insts added to the skid buffer
system.cpu25.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu25.rob.rob_reads                    5177948                       # The number of ROB reads
system.cpu25.rob.rob_writes                   1556668                       # The number of ROB writes
system.cpu25.timesIdled                             8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu26.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu26.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu26.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu26.branchPred.BTBLookups              38105                       # Number of BTB lookups
system.cpu26.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu26.branchPred.condIncorrect              88                       # Number of conditional branches incorrect
system.cpu26.branchPred.condPredicted           51605                       # Number of conditional branches predicted
system.cpu26.branchPred.indirectHits            25589                       # Number of indirect target hits.
system.cpu26.branchPred.indirectLookups         38105                       # Number of indirect predictor lookups.
system.cpu26.branchPred.indirectMisses          12516                       # Number of indirect misses.
system.cpu26.branchPred.lookups                 51919                       # Number of BP lookups
system.cpu26.branchPred.usedRAS                    87                       # Number of times the RAS was used to get a target.
system.cpu26.branchPredindirectMispredicted           35                       # Number of mispredicted indirect branches.
system.cpu26.cc_regfile_reads                  177845                       # number of cc regfile reads
system.cpu26.cc_regfile_writes                 239036                       # number of cc regfile writes
system.cpu26.commit.amos                            0                       # Number of atomic instructions committed
system.cpu26.commit.branchMispredicts              93                       # The number of times a branch was mispredicted
system.cpu26.commit.branches                    32303                       # Number of branches committed
system.cpu26.commit.bw_lim_events               12587                       # number cycles where commit BW limit reached
system.cpu26.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu26.commit.commitSquashedInsts        417714                       # The number of squashed insts skipped by commit
system.cpu26.commit.committedInsts             216296                       # Number of instructions committed
system.cpu26.commit.committedOps               334685                       # Number of ops (including micro ops) committed
system.cpu26.commit.committed_per_cycle::samples      4479658                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::mean     0.074712                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::stdev     0.673094                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::0      4408948     98.42%     98.42% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::1        16502      0.37%     98.79% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::2         3138      0.07%     98.86% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::3         3140      0.07%     98.93% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::4         2399      0.05%     98.98% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::5        19192      0.43%     99.41% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::6           29      0.00%     99.41% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::7        13723      0.31%     99.72% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::8        12587      0.28%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::total      4479658                       # Number of insts commited each cycle
system.cpu26.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu26.commit.function_calls                 10                       # Number of function calls committed.
system.cpu26.commit.int_insts                  284171                       # Number of committed integer instructions.
system.cpu26.commit.loads                       56843                       # Number of loads committed
system.cpu26.commit.membars                         6                       # Number of memory barriers committed
system.cpu26.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IntAlu         224638     67.12%     67.12% # Class of committed instruction
system.cpu26.commit.op_class_0::IntMult          3127      0.93%     68.05% # Class of committed instruction
system.cpu26.commit.op_class_0::IntDiv              7      0.00%     68.06% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatAdd         9375      2.80%     70.86% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCmp            0      0.00%     70.86% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCvt            0      0.00%     70.86% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMult            0      0.00%     70.86% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMultAcc            0      0.00%     70.86% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatDiv            0      0.00%     70.86% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMisc            0      0.00%     70.86% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatSqrt            0      0.00%     70.86% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAdd             0      0.00%     70.86% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAddAcc            0      0.00%     70.86% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAlu         12500      3.73%     74.59% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCmp             0      0.00%     74.59% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCvt             0      0.00%     74.59% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdDiv             0      0.00%     74.59% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAdd         9375      2.80%     77.39% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAlu            0      0.00%     77.39% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCmp            0      0.00%     77.39% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCvt         6250      1.87%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatDiv            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMisc            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMult            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdReduceAdd            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdReduceAlu            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdReduceCmp            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAes             0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAesMix            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSha1Hash            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSha256Hash            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShaSigma2            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShaSigma3            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdPredAlu            0      0.00%     79.26% # Class of committed instruction
system.cpu26.commit.op_class_0::MemRead         41202     12.31%     91.57% # Class of committed instruction
system.cpu26.commit.op_class_0::MemWrite         6300      1.88%     93.45% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMemRead        15641      4.67%     98.13% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMemWrite         6266      1.87%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::total          334685                       # Class of committed instruction
system.cpu26.commit.refs                        69409                       # Number of memory references committed
system.cpu26.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu26.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu26.committedInsts                    216296                       # Number of Instructions Simulated
system.cpu26.committedOps                      334685                       # Number of Ops (including micro ops) Simulated
system.cpu26.cpi                            20.961432                       # CPI: Cycles Per Instruction
system.cpu26.cpi_total                      20.961432                       # CPI: Total CPI of All Threads
system.cpu26.decode.BlockedCycles             4382649                       # Number of cycles decode is blocked
system.cpu26.decode.DecodedInsts               769771                       # Number of instructions handled by decode
system.cpu26.decode.IdleCycles                  33860                       # Number of cycles decode is idle
system.cpu26.decode.RunCycles                  101267                       # Number of cycles decode is running
system.cpu26.decode.SquashCycles                 3245                       # Number of cycles decode is squashing
system.cpu26.decode.UnblockCycles               12555                       # Number of cycles decode is unblocking
system.cpu26.dtb.rdAccesses                    163802                       # TLB accesses on read requests
system.cpu26.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu26.dtb.wrAccesses                     31446                       # TLB accesses on write requests
system.cpu26.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu26.fetch.Branches                     51919                       # Number of branches that fetch encountered
system.cpu26.fetch.CacheLines                   61629                       # Number of cache lines fetched
system.cpu26.fetch.Cycles                     4464931                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu26.fetch.IcacheSquashes                  13                       # Number of outstanding Icache misses that were squashed
system.cpu26.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu26.fetch.Insts                       627897                       # Number of instructions fetch has processed
system.cpu26.fetch.MiscStallCycles                  6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu26.fetch.PendingTrapStallCycles           45                       # Number of stall cycles due to pending traps
system.cpu26.fetch.SquashCycles                  6490                       # Number of cycles fetch has spent squashing
system.cpu26.fetch.branchRate                0.011451                       # Number of branch fetches per cycle
system.cpu26.fetch.icacheStallCycles            65330                       # Number of cycles fetch is stalled on an Icache miss
system.cpu26.fetch.predictedBranches            25676                       # Number of branches that fetch has predicted taken
system.cpu26.fetch.rate                      0.138490                       # Number of inst fetches per cycle
system.cpu26.fetch.rateDist::samples          4533576                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::mean            0.203376                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::stdev           1.167381                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::0                4375608     96.52%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::1                   8650      0.19%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::2                  15678      0.35%     97.05% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::3                  15000      0.33%     97.38% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::4                  13854      0.31%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::5                  12572      0.28%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::6                   3181      0.07%     98.04% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::7                  12612      0.28%     98.31% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::8                  76421      1.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::total            4533576                       # Number of instructions fetched each cycle (Total)
system.cpu26.fp_regfile_reads                  196983                       # number of floating regfile reads
system.cpu26.fp_regfile_writes                 156583                       # number of floating regfile writes
system.cpu26.idleCycles                           298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu26.iew.branchMispredicts                135                       # Number of branch mispredicts detected at execute
system.cpu26.iew.exec_branches                  45086                       # Number of branches executed
system.cpu26.iew.exec_nop                           0                       # number of nop insts executed
system.cpu26.iew.exec_rate                   0.156052                       # Inst execution rate
system.cpu26.iew.exec_refs                     195258                       # number of memory reference insts executed
system.cpu26.iew.exec_stores                    31446                       # Number of stores executed
system.cpu26.iew.exec_swp                           0                       # number of swp insts executed
system.cpu26.iew.iewBlockCycles                 51358                       # Number of cycles IEW is blocking
system.cpu26.iew.iewDispLoadInsts              160971                       # Number of dispatched load instructions
system.cpu26.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu26.iew.iewDispSquashedInsts               5                       # Number of squashed instructions skipped by dispatch
system.cpu26.iew.iewDispStoreInsts              41035                       # Number of dispatched store instructions
system.cpu26.iew.iewDispatchedInsts            752347                       # Number of instructions dispatched to IQ
system.cpu26.iew.iewExecLoadInsts              163812                       # Number of load instructions executed
system.cpu26.iew.iewExecSquashedInsts             270                       # Number of squashed instructions skipped in execute
system.cpu26.iew.iewExecutedInsts              707522                       # Number of executed instructions
system.cpu26.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu26.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu26.iew.iewLSQFullEvents               29655                       # Number of times the LSQ has become full, causing a stall
system.cpu26.iew.iewSquashCycles                 3245                       # Number of cycles IEW is squashing
system.cpu26.iew.iewUnblockCycles               29614                       # Number of cycles IEW is unblocking
system.cpu26.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu26.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu26.iew.lsq.thread0.forwLoads          25047                       # Number of loads that had data forwarded from stores
system.cpu26.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu26.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu26.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu26.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu26.iew.lsq.thread0.rescheduledLoads        15630                       # Number of loads that were rescheduled
system.cpu26.iew.lsq.thread0.squashedLoads       104126                       # Number of loads squashed
system.cpu26.iew.lsq.thread0.squashedStores        28469                       # Number of stores squashed
system.cpu26.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu26.iew.predictedNotTakenIncorrect          131                       # Number of branches that were predicted not taken incorrectly
system.cpu26.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu26.iew.wb_consumers                  676603                       # num instructions consuming a value
system.cpu26.iew.wb_count                      688733                       # cumulative count of insts written-back
system.cpu26.iew.wb_fanout                   0.759772                       # average fanout of values written-back
system.cpu26.iew.wb_producers                  514064                       # num instructions producing a value
system.cpu26.iew.wb_rate                     0.151908                       # insts written-back per cycle
system.cpu26.iew.wb_sent                       691794                       # cumulative count of insts sent to commit
system.cpu26.int_regfile_reads                 956521                       # number of integer regfile reads
system.cpu26.int_regfile_writes                452154                       # number of integer regfile writes
system.cpu26.ipc                             0.047707                       # IPC: Instructions Per Cycle
system.cpu26.ipc_total                       0.047707                       # IPC: Total IPC of All Threads
system.cpu26.iq.FU_type_0::No_OpClass              45      0.01%      0.01% # Type of FU issued
system.cpu26.iq.FU_type_0::IntAlu              390259     55.14%     55.14% # Type of FU issued
system.cpu26.iq.FU_type_0::IntMult               9430      1.33%     56.48% # Type of FU issued
system.cpu26.iq.FU_type_0::IntDiv                   7      0.00%     56.48% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatAdd             31389      4.43%     60.91% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCmp                 0      0.00%     60.91% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCvt                 0      0.00%     60.91% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMult                0      0.00%     60.91% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMultAcc             0      0.00%     60.91% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatDiv                 0      0.00%     60.91% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMisc                0      0.00%     60.91% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatSqrt                0      0.00%     60.91% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAdd                  0      0.00%     60.91% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAddAcc               0      0.00%     60.91% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAlu              43817      6.19%     67.10% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCmp                  0      0.00%     67.10% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCvt                  0      0.00%     67.10% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMisc                 0      0.00%     67.10% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMult                 0      0.00%     67.10% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMultAcc              0      0.00%     67.10% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShift                0      0.00%     67.10% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.10% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdDiv                  0      0.00%     67.10% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSqrt                 0      0.00%     67.10% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAdd         21865      3.09%     70.19% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.19% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.19% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCvt         15621      2.21%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMult            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAes                  0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAesMix               0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdPredAlu              0      0.00%     72.40% # Type of FU issued
system.cpu26.iq.FU_type_0::MemRead             104399     14.75%     87.15% # Type of FU issued
system.cpu26.iq.FU_type_0::MemWrite             18957      2.68%     89.83% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMemRead         59496      8.41%     98.23% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMemWrite        12512      1.77%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::total               707797                       # Type of FU issued
system.cpu26.iq.fp_alu_accesses                184707                       # Number of floating point alu accesses
system.cpu26.iq.fp_inst_queue_reads            369407                       # Number of floating instruction queue reads
system.cpu26.iq.fp_inst_queue_wakeup_accesses       169035                       # Number of floating instruction queue wakeup accesses
system.cpu26.iq.fp_inst_queue_writes           379859                       # Number of floating instruction queue writes
system.cpu26.iq.fu_busy_cnt                        91                       # FU busy when requested
system.cpu26.iq.fu_busy_rate                 0.000129                       # FU busy rate (busy events/executed inst)
system.cpu26.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntAlu                    67     73.63%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntMult                    0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntDiv                     0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatAdd                   0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCmp                   0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCvt                   0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMult                  0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMultAcc               0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatDiv                   0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMisc                  0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatSqrt                  0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAdd                    0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAddAcc                 0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAlu                    0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCmp                    0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCvt                    0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMisc                   0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMult                   0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMultAcc                0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShift                  0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShiftAcc               0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdDiv                    0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSqrt                   0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAdd               0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAlu               0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCmp               0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCvt               0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatDiv               0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMisc              0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMult              0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatSqrt              0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdReduceAdd              0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdReduceAlu              0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdReduceCmp              0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAes                    0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAesMix                 0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSha1Hash               0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSha1Hash2              0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSha256Hash             0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSha256Hash2            0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShaSigma2              0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShaSigma3              0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdPredAlu                0      0.00%     73.63% # attempts to use FU when none available
system.cpu26.iq.fu_full::MemRead                   11     12.09%     85.71% # attempts to use FU when none available
system.cpu26.iq.fu_full::MemWrite                   6      6.59%     92.31% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMemRead               3      3.30%     95.60% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMemWrite              4      4.40%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.int_alu_accesses               523136                       # Number of integer alu accesses
system.cpu26.iq.int_inst_queue_reads          5579856                       # Number of integer instruction queue reads
system.cpu26.iq.int_inst_queue_wakeup_accesses       519698                       # Number of integer instruction queue wakeup accesses
system.cpu26.iq.int_inst_queue_writes          790143                       # Number of integer instruction queue writes
system.cpu26.iq.iqInstsAdded                   752322                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu26.iq.iqInstsIssued                  707797                       # Number of instructions issued
system.cpu26.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu26.iq.iqSquashedInstsExamined        417648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu26.iq.iqSquashedInstsIssued               7                       # Number of squashed instructions issued
system.cpu26.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu26.iq.iqSquashedOperandsExamined       175245                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu26.iq.issued_per_cycle::samples      4533576                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::mean       0.156123                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::stdev      0.811566                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::0           4304322     94.94%     94.94% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::1             59357      1.31%     96.25% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::2             61813      1.36%     97.62% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::3             28303      0.62%     98.24% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::4             18226      0.40%     98.64% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::5             25704      0.57%     99.21% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::6             15690      0.35%     99.56% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::7             16947      0.37%     99.93% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::8              3214      0.07%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::total       4533576                       # Number of insts issued each cycle
system.cpu26.iq.rate                         0.156113                       # Inst issue rate
system.cpu26.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu26.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu26.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu26.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu26.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu26.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu26.itb.wrAccesses                     61639                       # TLB accesses on write requests
system.cpu26.itb.wrMisses                          19                       # TLB misses on write requests
system.cpu26.memDep0.conflictingLoads           34530                       # Number of conflicting loads.
system.cpu26.memDep0.conflictingStores          25051                       # Number of conflicting stores.
system.cpu26.memDep0.insertedLoads             160971                       # Number of loads inserted to the mem dependence unit.
system.cpu26.memDep0.insertedStores             41035                       # Number of stores inserted to the mem dependence unit.
system.cpu26.misc_regfile_reads                285495                       # number of misc regfile reads
system.cpu26.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu26.numCycles                        4533874                       # number of cpu cycles simulated
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.quiesceCycles                     170196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu26.rename.BlockCycles                 87497                       # Number of cycles rename is blocking
system.cpu26.rename.CommittedMaps              411205                       # Number of HB maps that are committed
system.cpu26.rename.IQFullEvents                   17                       # Number of times rename has blocked due to IQ full
system.cpu26.rename.IdleCycles                  40223                       # Number of cycles rename is idle
system.cpu26.rename.LQFullEvents              4297852                       # Number of times rename has blocked due to LQ full
system.cpu26.rename.ROBFullEvents                  54                       # Number of times rename has blocked due to ROB full
system.cpu26.rename.RenameLookups             1737737                       # Number of register rename lookups that rename has made
system.cpu26.rename.RenamedInsts               753186                       # Number of instructions processed by rename
system.cpu26.rename.RenamedOperands            908437                       # Number of destination operands rename has renamed
system.cpu26.rename.RunCycles                  107445                       # Number of cycles rename is running
system.cpu26.rename.SquashCycles                 3245                       # Number of cycles rename is squashing
system.cpu26.rename.UnblockCycles             4294789                       # Number of cycles rename is unblocking
system.cpu26.rename.UndoneMaps                 497208                       # Number of HB maps that are undone due to squashing
system.cpu26.rename.fp_rename_lookups          275999                       # Number of floating rename lookups
system.cpu26.rename.int_rename_lookups         990292                       # Number of integer rename lookups
system.cpu26.rename.serializeStallCycles          377                       # count of cycles rename stalled for serializing inst
system.cpu26.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu26.rename.skidInsts                   75655                       # count of insts added to the skid buffer
system.cpu26.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu26.rob.rob_reads                    5178585                       # The number of ROB reads
system.cpu26.rob.rob_writes                   1558733                       # The number of ROB writes
system.cpu26.timesIdled                             9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu27.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu27.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu27.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu27.branchPred.BTBLookups              29108                       # Number of BTB lookups
system.cpu27.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu27.branchPred.condIncorrect             104                       # Number of conditional branches incorrect
system.cpu27.branchPred.condPredicted           50586                       # Number of conditional branches predicted
system.cpu27.branchPred.indirectHits            25030                       # Number of indirect target hits.
system.cpu27.branchPred.indirectLookups         29108                       # Number of indirect predictor lookups.
system.cpu27.branchPred.indirectMisses           4078                       # Number of indirect misses.
system.cpu27.branchPred.lookups                 50989                       # Number of BP lookups
system.cpu27.branchPred.usedRAS                   111                       # Number of times the RAS was used to get a target.
system.cpu27.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu27.cc_regfile_reads                  172843                       # number of cc regfile reads
system.cpu27.cc_regfile_writes                 235595                       # number of cc regfile writes
system.cpu27.commit.amos                            0                       # Number of atomic instructions committed
system.cpu27.commit.branchMispredicts             153                       # The number of times a branch was mispredicted
system.cpu27.commit.branches                    31311                       # Number of branches committed
system.cpu27.commit.bw_lim_events               12567                       # number cycles where commit BW limit reached
system.cpu27.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu27.commit.commitSquashedInsts        416396                       # The number of squashed insts skipped by commit
system.cpu27.commit.committedInsts             212824                       # Number of instructions committed
system.cpu27.commit.committedOps               328733                       # Number of ops (including micro ops) committed
system.cpu27.commit.committed_per_cycle::samples      4478614                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::mean     0.073401                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::stdev     0.668865                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::0      4409913     98.47%     98.47% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::1        15477      0.35%     98.81% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::2         3140      0.07%     98.88% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::3         3140      0.07%     98.95% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::4         2062      0.05%     99.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::5        18695      0.42%     99.42% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::6           43      0.00%     99.42% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::7        13577      0.30%     99.72% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::8        12567      0.28%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::total      4478614                       # Number of insts commited each cycle
system.cpu27.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu27.commit.function_calls                 10                       # Number of function calls committed.
system.cpu27.commit.int_insts                  278715                       # Number of committed integer instructions.
system.cpu27.commit.loads                       56347                       # Number of loads committed
system.cpu27.commit.membars                         6                       # Number of memory barriers committed
system.cpu27.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IntAlu         219182     66.67%     66.68% # Class of committed instruction
system.cpu27.commit.op_class_0::IntMult          3127      0.95%     67.63% # Class of committed instruction
system.cpu27.commit.op_class_0::IntDiv              7      0.00%     67.63% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatAdd         9375      2.85%     70.48% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCmp            0      0.00%     70.48% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCvt            0      0.00%     70.48% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMult            0      0.00%     70.48% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMultAcc            0      0.00%     70.48% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatDiv            0      0.00%     70.48% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMisc            0      0.00%     70.48% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatSqrt            0      0.00%     70.48% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAdd             0      0.00%     70.48% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAddAcc            0      0.00%     70.48% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAlu         12500      3.80%     74.28% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCmp             0      0.00%     74.28% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCvt             0      0.00%     74.28% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMisc            0      0.00%     74.28% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMult            0      0.00%     74.28% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMultAcc            0      0.00%     74.28% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShift            0      0.00%     74.28% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShiftAcc            0      0.00%     74.28% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdDiv             0      0.00%     74.28% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSqrt            0      0.00%     74.28% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAdd         9375      2.85%     77.14% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAlu            0      0.00%     77.14% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCmp            0      0.00%     77.14% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCvt         6250      1.90%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatDiv            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMisc            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMult            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdReduceAdd            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdReduceAlu            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdReduceCmp            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAes             0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAesMix            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSha1Hash            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSha256Hash            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShaSigma2            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShaSigma3            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdPredAlu            0      0.00%     79.04% # Class of committed instruction
system.cpu27.commit.op_class_0::MemRead         40706     12.38%     91.42% # Class of committed instruction
system.cpu27.commit.op_class_0::MemWrite         6300      1.92%     93.34% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMemRead        15641      4.76%     98.09% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMemWrite         6266      1.91%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::total          328733                       # Class of committed instruction
system.cpu27.commit.refs                        68913                       # Number of memory references committed
system.cpu27.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu27.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu27.committedInsts                    212824                       # Number of Instructions Simulated
system.cpu27.committedOps                      328733                       # Number of Ops (including micro ops) Simulated
system.cpu27.cpi                            21.299994                       # CPI: Cycles Per Instruction
system.cpu27.cpi_total                      21.299994                       # CPI: Total CPI of All Threads
system.cpu27.decode.BlockedCycles             4383461                       # Number of cycles decode is blocked
system.cpu27.decode.DecodedInsts               762646                       # Number of instructions handled by decode
system.cpu27.decode.IdleCycles                  33344                       # Number of cycles decode is idle
system.cpu27.decode.RunCycles                   99769                       # Number of cycles decode is running
system.cpu27.decode.SquashCycles                 3295                       # Number of cycles decode is squashing
system.cpu27.decode.UnblockCycles               12564                       # Number of cycles decode is unblocking
system.cpu27.dtb.rdAccesses                    163049                       # TLB accesses on read requests
system.cpu27.dtb.rdMisses                          14                       # TLB misses on read requests
system.cpu27.dtb.wrAccesses                     31401                       # TLB accesses on write requests
system.cpu27.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu27.fetch.Branches                     50989                       # Number of branches that fetch encountered
system.cpu27.fetch.CacheLines                   60760                       # Number of cache lines fetched
system.cpu27.fetch.Cycles                     4464284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu27.fetch.IcacheSquashes                  17                       # Number of outstanding Icache misses that were squashed
system.cpu27.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu27.fetch.Insts                       622927                       # Number of instructions fetch has processed
system.cpu27.fetch.MiscStallCycles                 52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu27.fetch.PendingTrapStallCycles          314                       # Number of stall cycles due to pending traps
system.cpu27.fetch.SquashCycles                  6590                       # Number of cycles fetch has spent squashing
system.cpu27.fetch.branchRate                0.011248                       # Number of branch fetches per cycle
system.cpu27.fetch.icacheStallCycles            64471                       # Number of cycles fetch is stalled on an Icache miss
system.cpu27.fetch.predictedBranches            25141                       # Number of branches that fetch has predicted taken
system.cpu27.fetch.rate                      0.137416                       # Number of inst fetches per cycle
system.cpu27.fetch.rateDist::samples          4532433                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::mean            0.201736                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::stdev           1.163154                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::0                4376107     96.55%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::1                   8284      0.18%     96.73% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::2                  15630      0.34%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::3                  14618      0.32%     97.40% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::4                  13721      0.30%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::5                  12550      0.28%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::6                   3157      0.07%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::7                  12548      0.28%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::8                  75818      1.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::total            4532433                       # Number of instructions fetched each cycle (Total)
system.cpu27.fp_regfile_reads                  196889                       # number of floating regfile reads
system.cpu27.fp_regfile_writes                 156408                       # number of floating regfile writes
system.cpu27.idleCycles                           717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu27.iew.branchMispredicts                206                       # Number of branch mispredicts detected at execute
system.cpu27.iew.exec_branches                  44063                       # Number of branches executed
system.cpu27.iew.exec_nop                           0                       # number of nop insts executed
system.cpu27.iew.exec_rate                   0.154534                       # Inst execution rate
system.cpu27.iew.exec_refs                     194459                       # number of memory reference insts executed
system.cpu27.iew.exec_stores                    31401                       # Number of stores executed
system.cpu27.iew.exec_swp                           0                       # number of swp insts executed
system.cpu27.iew.iewBlockCycles                 51717                       # Number of cycles IEW is blocking
system.cpu27.iew.iewDispLoadInsts              160182                       # Number of dispatched load instructions
system.cpu27.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu27.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu27.iew.iewDispStoreInsts              40930                       # Number of dispatched store instructions
system.cpu27.iew.iewDispatchedInsts            745208                       # Number of instructions dispatched to IQ
system.cpu27.iew.iewExecLoadInsts              163058                       # Number of load instructions executed
system.cpu27.iew.iewExecSquashedInsts             320                       # Number of squashed instructions skipped in execute
system.cpu27.iew.iewExecutedInsts              700527                       # Number of executed instructions
system.cpu27.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu27.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu27.iew.iewLSQFullEvents               18536                       # Number of times the LSQ has become full, causing a stall
system.cpu27.iew.iewSquashCycles                 3295                       # Number of cycles IEW is squashing
system.cpu27.iew.iewUnblockCycles               18514                       # Number of cycles IEW is unblocking
system.cpu27.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu27.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu27.iew.lsq.thread0.forwLoads          25019                       # Number of loads that had data forwarded from stores
system.cpu27.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu27.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu27.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu27.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu27.iew.lsq.thread0.rescheduledLoads        15630                       # Number of loads that were rescheduled
system.cpu27.iew.lsq.thread0.squashedLoads       103833                       # Number of loads squashed
system.cpu27.iew.lsq.thread0.squashedStores        28364                       # Number of stores squashed
system.cpu27.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu27.iew.predictedNotTakenIncorrect          202                       # Number of branches that were predicted not taken incorrectly
system.cpu27.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu27.iew.wb_consumers                  670047                       # num instructions consuming a value
system.cpu27.iew.wb_count                      681714                       # cumulative count of insts written-back
system.cpu27.iew.wb_fanout                   0.759350                       # average fanout of values written-back
system.cpu27.iew.wb_producers                  508800                       # num instructions producing a value
system.cpu27.iew.wb_rate                     0.150384                       # insts written-back per cycle
system.cpu27.iew.wb_sent                       684803                       # cumulative count of insts sent to commit
system.cpu27.int_regfile_reads                 948738                       # number of integer regfile reads
system.cpu27.int_regfile_writes                446805                       # number of integer regfile writes
system.cpu27.ipc                             0.046948                       # IPC: Instructions Per Cycle
system.cpu27.ipc_total                       0.046948                       # IPC: Total IPC of All Threads
system.cpu27.iq.FU_type_0::No_OpClass              91      0.01%      0.01% # Type of FU issued
system.cpu27.iq.FU_type_0::IntAlu              384198     54.82%     54.83% # Type of FU issued
system.cpu27.iq.FU_type_0::IntMult               9400      1.34%     56.17% # Type of FU issued
system.cpu27.iq.FU_type_0::IntDiv                   7      0.00%     56.17% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatAdd             31306      4.47%     60.64% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCmp                 0      0.00%     60.64% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCvt                 0      0.00%     60.64% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMult                0      0.00%     60.64% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMultAcc             0      0.00%     60.64% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatDiv                 0      0.00%     60.64% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMisc                0      0.00%     60.64% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatSqrt                0      0.00%     60.64% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAdd                  0      0.00%     60.64% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAddAcc               0      0.00%     60.64% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAlu              43771      6.25%     66.89% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCmp                  0      0.00%     66.89% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCvt                  0      0.00%     66.89% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMisc                 0      0.00%     66.89% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMult                 0      0.00%     66.89% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMultAcc              0      0.00%     66.89% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShift                0      0.00%     66.89% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.89% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdDiv                  0      0.00%     66.89% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSqrt                 0      0.00%     66.89% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAdd         21865      3.12%     70.01% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.01% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.01% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCvt         15620      2.23%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMult            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAes                  0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAesMix               0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdPredAlu              0      0.00%     72.23% # Type of FU issued
system.cpu27.iq.FU_type_0::MemRead             103728     14.80%     87.03% # Type of FU issued
system.cpu27.iq.FU_type_0::MemWrite             18916      2.70%     89.73% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMemRead         59438      8.48%     98.21% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMemWrite        12512      1.79%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::total               700852                       # Type of FU issued
system.cpu27.iq.fp_alu_accesses                184519                       # Number of floating point alu accesses
system.cpu27.iq.fp_inst_queue_reads            369031                       # Number of floating instruction queue reads
system.cpu27.iq.fp_inst_queue_wakeup_accesses       168854                       # Number of floating instruction queue wakeup accesses
system.cpu27.iq.fp_inst_queue_writes           378869                       # Number of floating instruction queue writes
system.cpu27.iq.fu_busy_cnt                       101                       # FU busy when requested
system.cpu27.iq.fu_busy_rate                 0.000144                       # FU busy rate (busy events/executed inst)
system.cpu27.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntAlu                    77     76.24%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntMult                    0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntDiv                     0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatAdd                   0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCmp                   0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCvt                   0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMult                  0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMultAcc               0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatDiv                   0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMisc                  0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatSqrt                  0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAdd                    0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAddAcc                 0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAlu                    0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCmp                    0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCvt                    0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMisc                   0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMult                   0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMultAcc                0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShift                  0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShiftAcc               0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdDiv                    0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSqrt                   0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAdd               0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAlu               0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCmp               0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCvt               0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatDiv               0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMisc              0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMult              0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatSqrt              0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdReduceAdd              0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdReduceAlu              0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdReduceCmp              0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAes                    0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAesMix                 0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSha1Hash               0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSha1Hash2              0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSha256Hash             0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSha256Hash2            0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShaSigma2              0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShaSigma3              0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdPredAlu                0      0.00%     76.24% # attempts to use FU when none available
system.cpu27.iq.fu_full::MemRead                   11     10.89%     87.13% # attempts to use FU when none available
system.cpu27.iq.fu_full::MemWrite                   6      5.94%     93.07% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMemRead               3      2.97%     96.04% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMemWrite              4      3.96%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.int_alu_accesses               516343                       # Number of integer alu accesses
system.cpu27.iq.int_inst_queue_reads          5565216                       # Number of integer instruction queue reads
system.cpu27.iq.int_inst_queue_wakeup_accesses       512860                       # Number of integer instruction queue wakeup accesses
system.cpu27.iq.int_inst_queue_writes          782807                       # Number of integer instruction queue writes
system.cpu27.iq.iqInstsAdded                   745183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu27.iq.iqInstsIssued                  700852                       # Number of instructions issued
system.cpu27.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu27.iq.iqSquashedInstsExamined        416461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu27.iq.iqSquashedInstsIssued              14                       # Number of squashed instructions issued
system.cpu27.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu27.iq.iqSquashedOperandsExamined       174671                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu27.iq.issued_per_cycle::samples      4532433                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::mean       0.154630                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::stdev      0.807887                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::0           4305788     95.00%     95.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::1             57735      1.27%     96.27% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::2             61978      1.37%     97.64% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::3             28297      0.62%     98.27% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::4             17793      0.39%     98.66% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::5             25149      0.55%     99.21% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::6             15695      0.35%     99.56% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::7             16801      0.37%     99.93% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::8              3197      0.07%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::total       4532433                       # Number of insts issued each cycle
system.cpu27.iq.rate                         0.154606                       # Inst issue rate
system.cpu27.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu27.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu27.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu27.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu27.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu27.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu27.itb.wrAccesses                     60817                       # TLB accesses on write requests
system.cpu27.itb.wrMisses                          66                       # TLB misses on write requests
system.cpu27.memDep0.conflictingLoads           34446                       # Number of conflicting loads.
system.cpu27.memDep0.conflictingStores          25035                       # Number of conflicting stores.
system.cpu27.memDep0.insertedLoads             160182                       # Number of loads inserted to the mem dependence unit.
system.cpu27.memDep0.insertedStores             40930                       # Number of stores inserted to the mem dependence unit.
system.cpu27.misc_regfile_reads                282657                       # number of misc regfile reads
system.cpu27.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu27.numCycles                        4533150                       # number of cpu cycles simulated
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.quiesceCycles                     170920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu27.rename.BlockCycles                 76721                       # Number of cycles rename is blocking
system.cpu27.rename.CommittedMaps              403765                       # Number of HB maps that are committed
system.cpu27.rename.IQFullEvents                   60                       # Number of times rename has blocked due to IQ full
system.cpu27.rename.IdleCycles                  39702                       # Number of cycles rename is idle
system.cpu27.rename.LQFullEvents              4308986                       # Number of times rename has blocked due to LQ full
system.cpu27.rename.ROBFullEvents                 540                       # Number of times rename has blocked due to ROB full
system.cpu27.rename.RenameLookups             1721777                       # Number of register rename lookups that rename has made
system.cpu27.rename.RenamedInsts               746158                       # Number of instructions processed by rename
system.cpu27.rename.RenamedOperands            899462                       # Number of destination operands rename has renamed
system.cpu27.rename.RunCycles                  105959                       # Number of cycles rename is running
system.cpu27.rename.SquashCycles                 3295                       # Number of cycles rename is squashing
system.cpu27.rename.UnblockCycles             4305928                       # Number of cycles rename is unblocking
system.cpu27.rename.UndoneMaps                 495673                       # Number of HB maps that are undone due to squashing
system.cpu27.rename.fp_rename_lookups          275433                       # Number of floating rename lookups
system.cpu27.rename.int_rename_lookups         982618                       # Number of integer rename lookups
system.cpu27.rename.serializeStallCycles          828                       # count of cycles rename stalled for serializing inst
system.cpu27.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu27.rename.skidInsts                   75439                       # count of insts added to the skid buffer
system.cpu27.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu27.rob.rob_reads                    5170434                       # The number of ROB reads
system.cpu27.rob.rob_writes                   1544095                       # The number of ROB writes
system.cpu27.timesIdled                             9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu28.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu28.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu28.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu28.branchPred.BTBLookups              39477                       # Number of BTB lookups
system.cpu28.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu28.branchPred.condIncorrect             102                       # Number of conditional branches incorrect
system.cpu28.branchPred.condPredicted           69721                       # Number of conditional branches predicted
system.cpu28.branchPred.indirectHits            34601                       # Number of indirect target hits.
system.cpu28.branchPred.indirectLookups         39477                       # Number of indirect predictor lookups.
system.cpu28.branchPred.indirectMisses           4876                       # Number of indirect misses.
system.cpu28.branchPred.lookups                 70120                       # Number of BP lookups
system.cpu28.branchPred.usedRAS                   109                       # Number of times the RAS was used to get a target.
system.cpu28.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu28.cc_regfile_reads                  206477                       # number of cc regfile reads
system.cpu28.cc_regfile_writes                 345332                       # number of cc regfile writes
system.cpu28.commit.amos                            0                       # Number of atomic instructions committed
system.cpu28.commit.branchMispredicts             151                       # The number of times a branch was mispredicted
system.cpu28.commit.branches                    30599                       # Number of branches committed
system.cpu28.commit.bw_lim_events               12564                       # number cycles where commit BW limit reached
system.cpu28.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu28.commit.commitSquashedInsts        783641                       # The number of squashed insts skipped by commit
system.cpu28.commit.committedInsts             210329                       # Number of instructions committed
system.cpu28.commit.committedOps               324455                       # Number of ops (including micro ops) committed
system.cpu28.commit.committed_per_cycle::samples      4430129                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::mean     0.073238                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::stdev     0.668977                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::0      4362641     98.48%     98.48% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::1        14977      0.34%     98.81% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::2         3140      0.07%     98.89% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::3         3140      0.07%     98.96% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::4         1893      0.04%     99.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::5        18341      0.41%     99.41% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::6           42      0.00%     99.41% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::7        13391      0.30%     99.72% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::8        12564      0.28%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::total      4430129                       # Number of insts commited each cycle
system.cpu28.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu28.commit.function_calls                 10                       # Number of function calls committed.
system.cpu28.commit.int_insts                  274794                       # Number of committed integer instructions.
system.cpu28.commit.loads                       55991                       # Number of loads committed
system.cpu28.commit.membars                         6                       # Number of memory barriers committed
system.cpu28.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IntAlu         215260     66.35%     66.35% # Class of committed instruction
system.cpu28.commit.op_class_0::IntMult          3127      0.96%     67.31% # Class of committed instruction
system.cpu28.commit.op_class_0::IntDiv              7      0.00%     67.31% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatAdd         9375      2.89%     70.20% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCmp            0      0.00%     70.20% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCvt            0      0.00%     70.20% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMult            0      0.00%     70.20% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMultAcc            0      0.00%     70.20% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatDiv            0      0.00%     70.20% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMisc            0      0.00%     70.20% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatSqrt            0      0.00%     70.20% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAdd             0      0.00%     70.20% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAddAcc            0      0.00%     70.20% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAlu         12500      3.85%     74.05% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCmp             0      0.00%     74.05% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCvt             0      0.00%     74.05% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMisc            0      0.00%     74.05% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMult            0      0.00%     74.05% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShift            0      0.00%     74.05% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdDiv             0      0.00%     74.05% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAdd         9375      2.89%     76.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAlu            0      0.00%     76.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCmp            0      0.00%     76.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCvt         6250      1.93%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatDiv            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMisc            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMult            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdReduceAdd            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdReduceAlu            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdReduceCmp            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAes             0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAesMix            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSha1Hash            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSha256Hash            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShaSigma2            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShaSigma3            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdPredAlu            0      0.00%     78.87% # Class of committed instruction
system.cpu28.commit.op_class_0::MemRead         40350     12.44%     91.31% # Class of committed instruction
system.cpu28.commit.op_class_0::MemWrite         6300      1.94%     93.25% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMemRead        15641      4.82%     98.07% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMemWrite         6266      1.93%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::total          324455                       # Class of committed instruction
system.cpu28.commit.refs                        68557                       # Number of memory references committed
system.cpu28.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu28.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu28.committedInsts                    210329                       # Number of Instructions Simulated
system.cpu28.committedOps                      324455                       # Number of Ops (including micro ops) Simulated
system.cpu28.cpi                            21.546515                       # CPI: Cycles Per Instruction
system.cpu28.cpi_total                      21.546515                       # CPI: Total CPI of All Threads
system.cpu28.decode.BlockedCycles             4298913                       # Number of cycles decode is blocked
system.cpu28.decode.DecodedInsts              1170227                       # Number of instructions handled by decode
system.cpu28.decode.IdleCycles                  55390                       # Number of cycles decode is idle
system.cpu28.decode.RunCycles                  158433                       # Number of cycles decode is running
system.cpu28.decode.SquashCycles                 5774                       # Number of cycles decode is squashing
system.cpu28.decode.UnblockCycles               12564                       # Number of cycles decode is unblocking
system.cpu28.dtb.rdAccesses                    232170                       # TLB accesses on read requests
system.cpu28.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu28.dtb.wrAccesses                     46283                       # TLB accesses on write requests
system.cpu28.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu28.fetch.Branches                     70120                       # Number of branches that fetch encountered
system.cpu28.fetch.CacheLines                  100118                       # Number of cache lines fetched
system.cpu28.fetch.Cycles                     4418540                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu28.fetch.IcacheSquashes                  15                       # Number of outstanding Icache misses that were squashed
system.cpu28.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu28.fetch.Insts                       995058                       # Number of instructions fetch has processed
system.cpu28.fetch.MiscStallCycles                 52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu28.fetch.PendingTrapStallCycles          315                       # Number of stall cycles due to pending traps
system.cpu28.fetch.SquashCycles                 11548                       # Number of cycles fetch has spent squashing
system.cpu28.fetch.branchRate                0.015473                       # Number of branch fetches per cycle
system.cpu28.fetch.icacheStallCycles           106376                       # Number of cycles fetch is stalled on an Icache miss
system.cpu28.fetch.predictedBranches            34710                       # Number of branches that fetch has predicted taken
system.cpu28.fetch.rate                      0.219570                       # Number of inst fetches per cycle
system.cpu28.fetch.rateDist::samples          4531074                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::mean            0.318020                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::stdev           1.454560                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::0                4291277     94.71%     94.71% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::1                   8115      0.18%     94.89% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::2                  25557      0.56%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::3                  21894      0.48%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::4                  16014      0.35%     96.29% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::5                  17511      0.39%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::6                   8121      0.18%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::7                  24955      0.55%     97.40% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::8                 117630      2.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::total            4531074                       # Number of instructions fetched each cycle (Total)
system.cpu28.fp_regfile_reads                  216740                       # number of floating regfile reads
system.cpu28.fp_regfile_writes                 193637                       # number of floating regfile writes
system.cpu28.idleCycles                           783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu28.iew.branchMispredicts                202                       # Number of branch mispredicts detected at execute
system.cpu28.iew.exec_branches                  58234                       # Number of branches executed
system.cpu28.iew.exec_nop                           0                       # number of nop insts executed
system.cpu28.iew.exec_rate                   0.217767                       # Inst execution rate
system.cpu28.iew.exec_refs                     278462                       # number of memory reference insts executed
system.cpu28.iew.exec_stores                    46283                       # Number of stores executed
system.cpu28.iew.exec_swp                           0                       # number of swp insts executed
system.cpu28.iew.iewBlockCycles                 95618                       # Number of cycles IEW is blocking
system.cpu28.iew.iewDispLoadInsts              241714                       # Number of dispatched load instructions
system.cpu28.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu28.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu28.iew.iewDispStoreInsts              68225                       # Number of dispatched store instructions
system.cpu28.iew.iewDispatchedInsts           1093277                       # Number of instructions dispatched to IQ
system.cpu28.iew.iewExecLoadInsts              232179                       # Number of load instructions executed
system.cpu28.iew.iewExecSquashedInsts             306                       # Number of squashed instructions skipped in execute
system.cpu28.iew.iewExecutedInsts              986891                       # Number of executed instructions
system.cpu28.iew.iewIQFullEvents                    6                       # Number of times the IQ has become full, causing a stall
system.cpu28.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu28.iew.iewLSQFullEvents             3292841                       # Number of times the LSQ has become full, causing a stall
system.cpu28.iew.iewSquashCycles                 5774                       # Number of cycles IEW is squashing
system.cpu28.iew.iewUnblockCycles             3287854                       # Number of cycles IEW is unblocking
system.cpu28.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu28.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu28.iew.lsq.thread0.forwLoads          29980                       # Number of loads that had data forwarded from stores
system.cpu28.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu28.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu28.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu28.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu28.iew.lsq.thread0.rescheduledLoads        20586                       # Number of loads that were rescheduled
system.cpu28.iew.lsq.thread0.squashedLoads       185722                       # Number of loads squashed
system.cpu28.iew.lsq.thread0.squashedStores        55659                       # Number of stores squashed
system.cpu28.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu28.iew.predictedNotTakenIncorrect          198                       # Number of branches that were predicted not taken incorrectly
system.cpu28.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu28.iew.wb_consumers                  928533                       # num instructions consuming a value
system.cpu28.iew.wb_count                      960256                       # cumulative count of insts written-back
system.cpu28.iew.wb_fanout                   0.768813                       # average fanout of values written-back
system.cpu28.iew.wb_producers                  713868                       # num instructions producing a value
system.cpu28.iew.wb_rate                     0.211890                       # insts written-back per cycle
system.cpu28.iew.wb_sent                       963733                       # cumulative count of insts sent to commit
system.cpu28.int_regfile_reads                1411582                       # number of integer regfile reads
system.cpu28.int_regfile_writes                667379                       # number of integer regfile writes
system.cpu28.ipc                             0.046411                       # IPC: Instructions Per Cycle
system.cpu28.ipc_total                       0.046411                       # IPC: Total IPC of All Threads
system.cpu28.iq.FU_type_0::No_OpClass              91      0.01%      0.01% # Type of FU issued
system.cpu28.iq.FU_type_0::IntAlu              551800     55.90%     55.90% # Type of FU issued
system.cpu28.iq.FU_type_0::IntMult              16841      1.71%     57.61% # Type of FU issued
system.cpu28.iq.FU_type_0::IntDiv                   7      0.00%     57.61% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatAdd             48682      4.93%     62.54% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCmp                 0      0.00%     62.54% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCvt                 0      0.00%     62.54% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMult                0      0.00%     62.54% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMultAcc             0      0.00%     62.54% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatDiv                 0      0.00%     62.54% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMisc                0      0.00%     62.54% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatSqrt                0      0.00%     62.54% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAdd                  0      0.00%     62.54% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAddAcc               0      0.00%     62.54% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAlu              53701      5.44%     67.98% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCmp                  0      0.00%     67.98% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCvt                  0      0.00%     67.98% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMisc                 0      0.00%     67.98% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMult                 0      0.00%     67.98% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMultAcc              0      0.00%     67.98% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShift                0      0.00%     67.98% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.98% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdDiv                  0      0.00%     67.98% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSqrt                 0      0.00%     67.98% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAdd         21862      2.21%     70.20% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.20% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.20% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCvt         15621      1.58%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMult            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAes                  0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAesMix               0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSha1Hash             0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdPredAlu              0      0.00%     71.78% # Type of FU issued
system.cpu28.iq.FU_type_0::MemRead             155483     15.75%     87.53% # Type of FU issued
system.cpu28.iq.FU_type_0::MemWrite             33800      3.42%     90.95% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMemRead         76800      7.78%     98.73% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMemWrite        12510      1.27%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::total               987198                       # Type of FU issued
system.cpu28.iq.fp_alu_accesses                229183                       # Number of floating point alu accesses
system.cpu28.iq.fp_inst_queue_reads            458359                       # Number of floating instruction queue reads
system.cpu28.iq.fp_inst_queue_wakeup_accesses       205582                       # Number of floating instruction queue wakeup accesses
system.cpu28.iq.fp_inst_queue_writes           592313                       # Number of floating instruction queue writes
system.cpu28.iq.fu_busy_cnt                      2581                       # FU busy when requested
system.cpu28.iq.fu_busy_rate                 0.002614                       # FU busy rate (busy events/executed inst)
system.cpu28.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntAlu                  2560     99.19%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntMult                    0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntDiv                     0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatAdd                   0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCmp                   0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCvt                   0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMult                  0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMultAcc               0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatDiv                   0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMisc                  0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatSqrt                  0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAdd                    0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAddAcc                 0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAlu                    0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCmp                    0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCvt                    0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMisc                   0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMult                   0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMultAcc                0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShift                  0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShiftAcc               0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdDiv                    0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSqrt                   0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAdd               0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAlu               0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCmp               0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCvt               0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatDiv               0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMisc              0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMult              0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatSqrt              0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdReduceAdd              0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdReduceAlu              0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdReduceCmp              0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAes                    0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAesMix                 0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSha1Hash               0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSha1Hash2              0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSha256Hash             0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSha256Hash2            0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShaSigma2              0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShaSigma3              0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdPredAlu                0      0.00%     99.19% # attempts to use FU when none available
system.cpu28.iq.fu_full::MemRead                    9      0.35%     99.54% # attempts to use FU when none available
system.cpu28.iq.fu_full::MemWrite                   5      0.19%     99.73% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMemRead               3      0.12%     99.85% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMemWrite              4      0.15%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.int_alu_accesses               760505                       # Number of integer alu accesses
system.cpu28.iq.int_inst_queue_reads          6049706                       # Number of integer instruction queue reads
system.cpu28.iq.int_inst_queue_wakeup_accesses       754674                       # Number of integer instruction queue wakeup accesses
system.cpu28.iq.int_inst_queue_writes         1269784                       # Number of integer instruction queue writes
system.cpu28.iq.iqInstsAdded                  1093252                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu28.iq.iqInstsIssued                  987198                       # Number of instructions issued
system.cpu28.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu28.iq.iqSquashedInstsExamined        768813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu28.iq.iqSquashedInstsIssued              15                       # Number of squashed instructions issued
system.cpu28.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu28.iq.iqSquashedOperandsExamined       376204                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu28.iq.issued_per_cycle::samples      4531074                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::mean       0.217873                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::stdev      0.961793                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::0           4227766     93.31%     93.31% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::1             63802      1.41%     94.71% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::2             78707      1.74%     96.45% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::3             45652      1.01%     97.46% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::4             30028      0.66%     98.12% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::5             39692      0.88%     99.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::6             15695      0.35%     99.34% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::7             21572      0.48%     99.82% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::8              8160      0.18%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::total       4531074                       # Number of insts issued each cycle
system.cpu28.iq.rate                         0.217835                       # Inst issue rate
system.cpu28.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu28.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu28.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu28.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu28.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu28.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu28.itb.wrAccesses                    100176                       # TLB accesses on write requests
system.cpu28.itb.wrMisses                          67                       # TLB misses on write requests
system.cpu28.memDep0.conflictingLoads           54309                       # Number of conflicting loads.
system.cpu28.memDep0.conflictingStores          39930                       # Number of conflicting stores.
system.cpu28.memDep0.insertedLoads             241714                       # Number of loads inserted to the mem dependence unit.
system.cpu28.memDep0.insertedStores             68225                       # Number of stores inserted to the mem dependence unit.
system.cpu28.misc_regfile_reads                395006                       # number of misc regfile reads
system.cpu28.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu28.numCycles                        4531857                       # number of cpu cycles simulated
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.quiesceCycles                     172213                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu28.rename.BlockCycles               3389281                       # Number of cycles rename is blocking
system.cpu28.rename.CommittedMaps              398421                       # Number of HB maps that are committed
system.cpu28.rename.IQFullEvents                   11                       # Number of times rename has blocked due to IQ full
system.cpu28.rename.IdleCycles                  66707                       # Number of cycles rename is idle
system.cpu28.rename.LQFullEvents               912339                       # Number of times rename has blocked due to LQ full
system.cpu28.rename.ROBFullEvents                 339                       # Number of times rename has blocked due to ROB full
system.cpu28.rename.RenameLookups             2560745                       # Number of register rename lookups that rename has made
system.cpu28.rename.RenamedInsts              1109101                       # Number of instructions processed by rename
system.cpu28.rename.RenamedOperands           1338275                       # Number of destination operands rename has renamed
system.cpu28.rename.RunCycles                  159671                       # Number of cycles rename is running
system.cpu28.rename.SquashCycles                 5774                       # Number of cycles rename is squashing
system.cpu28.rename.UnblockCycles              909260                       # Number of cycles rename is unblocking
system.cpu28.rename.UndoneMaps                 939839                       # Number of HB maps that are undone due to squashing
system.cpu28.rename.fp_rename_lookups          399525                       # Number of floating rename lookups
system.cpu28.rename.int_rename_lookups        1519240                       # Number of integer rename lookups
system.cpu28.rename.serializeStallCycles          381                       # count of cycles rename stalled for serializing inst
system.cpu28.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu28.rename.skidInsts                  122531                       # count of insts added to the skid buffer
system.cpu28.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu28.rob.rob_reads                    5452653                       # The number of ROB reads
system.cpu28.rob.rob_writes                   2317152                       # The number of ROB writes
system.cpu28.timesIdled                            10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu29.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu29.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu29.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu29.branchPred.BTBLookups              28635                       # Number of BTB lookups
system.cpu29.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu29.branchPred.condIncorrect             108                       # Number of conditional branches incorrect
system.cpu29.branchPred.condPredicted           49674                       # Number of conditional branches predicted
system.cpu29.branchPred.indirectHits            24565                       # Number of indirect target hits.
system.cpu29.branchPred.indirectLookups         28635                       # Number of indirect predictor lookups.
system.cpu29.branchPred.indirectMisses           4070                       # Number of indirect misses.
system.cpu29.branchPred.lookups                 50099                       # Number of BP lookups
system.cpu29.branchPred.usedRAS                   114                       # Number of times the RAS was used to get a target.
system.cpu29.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu29.cc_regfile_reads                  167853                       # number of cc regfile reads
system.cpu29.cc_regfile_writes                 233438                       # number of cc regfile writes
system.cpu29.commit.amos                            0                       # Number of atomic instructions committed
system.cpu29.commit.branchMispredicts             159                       # The number of times a branch was mispredicted
system.cpu29.commit.branches                    30269                       # Number of branches committed
system.cpu29.commit.bw_lim_events               12566                       # number cycles where commit BW limit reached
system.cpu29.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu29.commit.commitSquashedInsts        418652                       # The number of squashed insts skipped by commit
system.cpu29.commit.committedInsts             209175                       # Number of instructions committed
system.cpu29.commit.committedOps               322477                       # Number of ops (including micro ops) committed
system.cpu29.commit.committed_per_cycle::samples      4476353                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::mean     0.072040                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::stdev     0.664230                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::0      4409597     98.51%     98.51% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::1        14573      0.33%     98.83% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::2         3142      0.07%     98.90% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::3         3141      0.07%     98.97% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::4         1758      0.04%     99.01% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::5        18177      0.41%     99.42% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::6           41      0.00%     99.42% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::7        13358      0.30%     99.72% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::8        12566      0.28%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::total      4476353                       # Number of insts commited each cycle
system.cpu29.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu29.commit.function_calls                 10                       # Number of function calls committed.
system.cpu29.commit.int_insts                  272981                       # Number of committed integer instructions.
system.cpu29.commit.loads                       55826                       # Number of loads committed
system.cpu29.commit.membars                         6                       # Number of memory barriers committed
system.cpu29.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IntAlu         213447     66.19%     66.19% # Class of committed instruction
system.cpu29.commit.op_class_0::IntMult          3127      0.97%     67.16% # Class of committed instruction
system.cpu29.commit.op_class_0::IntDiv              7      0.00%     67.16% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatAdd         9375      2.91%     70.07% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCmp            0      0.00%     70.07% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCvt            0      0.00%     70.07% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMult            0      0.00%     70.07% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMultAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatDiv            0      0.00%     70.07% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMisc            0      0.00%     70.07% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatSqrt            0      0.00%     70.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAdd             0      0.00%     70.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAddAcc            0      0.00%     70.07% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAlu         12500      3.88%     73.95% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCmp             0      0.00%     73.95% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCvt             0      0.00%     73.95% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMisc            0      0.00%     73.95% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMult            0      0.00%     73.95% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMultAcc            0      0.00%     73.95% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShift            0      0.00%     73.95% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShiftAcc            0      0.00%     73.95% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdDiv             0      0.00%     73.95% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSqrt            0      0.00%     73.95% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAdd         9375      2.91%     76.85% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAlu            0      0.00%     76.85% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCmp            0      0.00%     76.85% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCvt         6250      1.94%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatDiv            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMisc            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMult            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdReduceAdd            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdReduceAlu            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdReduceCmp            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAes             0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAesMix            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSha1Hash            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSha256Hash            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShaSigma2            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShaSigma3            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdPredAlu            0      0.00%     78.79% # Class of committed instruction
system.cpu29.commit.op_class_0::MemRead         40185     12.46%     91.25% # Class of committed instruction
system.cpu29.commit.op_class_0::MemWrite         6300      1.95%     93.21% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMemRead        15641      4.85%     98.06% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMemWrite         6266      1.94%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::total          322477                       # Class of committed instruction
system.cpu29.commit.refs                        68392                       # Number of memory references committed
system.cpu29.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu29.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu29.committedInsts                    209175                       # Number of Instructions Simulated
system.cpu29.committedOps                      322477                       # Number of Ops (including micro ops) Simulated
system.cpu29.cpi                            21.662149                       # CPI: Cycles Per Instruction
system.cpu29.cpi_total                      21.662149                       # CPI: Total CPI of All Threads
system.cpu29.decode.BlockedCycles             4382912                       # Number of cycles decode is blocked
system.cpu29.decode.DecodedInsts               758981                       # Number of instructions handled by decode
system.cpu29.decode.IdleCycles                  32903                       # Number of cycles decode is idle
system.cpu29.decode.RunCycles                   98795                       # Number of cycles decode is running
system.cpu29.decode.SquashCycles                 3316                       # Number of cycles decode is squashing
system.cpu29.decode.UnblockCycles               12566                       # Number of cycles decode is unblocking
system.cpu29.dtb.rdAccesses                    162949                       # TLB accesses on read requests
system.cpu29.dtb.rdMisses                          13                       # TLB misses on read requests
system.cpu29.dtb.wrAccesses                     31495                       # TLB accesses on write requests
system.cpu29.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu29.fetch.Branches                     50099                       # Number of branches that fetch encountered
system.cpu29.fetch.CacheLines                   60399                       # Number of cache lines fetched
system.cpu29.fetch.Cycles                     4462643                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu29.fetch.IcacheSquashes                  18                       # Number of outstanding Icache misses that were squashed
system.cpu29.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu29.fetch.Insts                       621571                       # Number of instructions fetch has processed
system.cpu29.fetch.MiscStallCycles                 53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu29.fetch.PendingTrapStallCycles          322                       # Number of stall cycles due to pending traps
system.cpu29.fetch.SquashCycles                  6632                       # Number of cycles fetch has spent squashing
system.cpu29.fetch.branchRate                0.011057                       # Number of branch fetches per cycle
system.cpu29.fetch.icacheStallCycles            64141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu29.fetch.predictedBranches            24679                       # Number of branches that fetch has predicted taken
system.cpu29.fetch.rate                      0.137176                       # Number of inst fetches per cycle
system.cpu29.fetch.rateDist::samples          4530492                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::mean            0.201181                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::stdev           1.162090                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::0                4375278     96.57%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::1                   7686      0.17%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::2                  15392      0.34%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::3                  14659      0.32%     97.41% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::4                  13519      0.30%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::5                  12581      0.28%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::6                   3188      0.07%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::7                  12620      0.28%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::8                  75569      1.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::total            4530492                       # Number of instructions fetched each cycle (Total)
system.cpu29.fp_regfile_reads                  197005                       # number of floating regfile reads
system.cpu29.fp_regfile_writes                 156632                       # number of floating regfile writes
system.cpu29.idleCycles                           688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu29.iew.branchMispredicts                213                       # Number of branch mispredicts detected at execute
system.cpu29.iew.exec_branches                  43113                       # Number of branches executed
system.cpu29.iew.exec_nop                           0                       # number of nop insts executed
system.cpu29.iew.exec_rate                   0.153708                       # Inst execution rate
system.cpu29.iew.exec_refs                     194453                       # number of memory reference insts executed
system.cpu29.iew.exec_stores                    31495                       # Number of stores executed
system.cpu29.iew.exec_swp                           0                       # number of swp insts executed
system.cpu29.iew.iewBlockCycles                 51237                       # Number of cycles IEW is blocking
system.cpu29.iew.iewDispLoadInsts              160158                       # Number of dispatched load instructions
system.cpu29.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu29.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu29.iew.iewDispStoreInsts              41101                       # Number of dispatched store instructions
system.cpu29.iew.iewDispatchedInsts            741114                       # Number of instructions dispatched to IQ
system.cpu29.iew.iewExecLoadInsts              162958                       # Number of load instructions executed
system.cpu29.iew.iewExecSquashedInsts             331                       # Number of squashed instructions skipped in execute
system.cpu29.iew.iewExecutedInsts              696479                       # Number of executed instructions
system.cpu29.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu29.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu29.iew.iewLSQFullEvents               35875                       # Number of times the LSQ has become full, causing a stall
system.cpu29.iew.iewSquashCycles                 3316                       # Number of cycles IEW is squashing
system.cpu29.iew.iewUnblockCycles               35820                       # Number of cycles IEW is unblocking
system.cpu29.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu29.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu29.iew.lsq.thread0.forwLoads          25048                       # Number of loads that had data forwarded from stores
system.cpu29.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu29.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu29.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu29.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu29.iew.lsq.thread0.rescheduledLoads        15662                       # Number of loads that were rescheduled
system.cpu29.iew.lsq.thread0.squashedLoads       104331                       # Number of loads squashed
system.cpu29.iew.lsq.thread0.squashedStores        28535                       # Number of stores squashed
system.cpu29.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu29.iew.predictedNotTakenIncorrect          209                       # Number of branches that were predicted not taken incorrectly
system.cpu29.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu29.iew.wb_consumers                  666404                       # num instructions consuming a value
system.cpu29.iew.wb_count                      677739                       # cumulative count of insts written-back
system.cpu29.iew.wb_fanout                   0.759416                       # average fanout of values written-back
system.cpu29.iew.wb_producers                  506078                       # num instructions producing a value
system.cpu29.iew.wb_rate                     0.149572                       # insts written-back per cycle
system.cpu29.iew.wb_sent                       680706                       # cumulative count of insts sent to commit
system.cpu29.int_regfile_reads                 946205                       # number of integer regfile reads
system.cpu29.int_regfile_writes                444039                       # number of integer regfile writes
system.cpu29.ipc                             0.046163                       # IPC: Instructions Per Cycle
system.cpu29.ipc_total                       0.046163                       # IPC: Total IPC of All Threads
system.cpu29.iq.FU_type_0::No_OpClass              92      0.01%      0.01% # Type of FU issued
system.cpu29.iq.FU_type_0::IntAlu              379950     54.53%     54.54% # Type of FU issued
system.cpu29.iq.FU_type_0::IntMult               9445      1.36%     55.90% # Type of FU issued
system.cpu29.iq.FU_type_0::IntDiv                   7      0.00%     55.90% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatAdd             31412      4.51%     60.40% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCmp                 0      0.00%     60.40% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCvt                 0      0.00%     60.40% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMult                0      0.00%     60.40% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMultAcc             0      0.00%     60.40% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatDiv                 0      0.00%     60.40% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMisc                0      0.00%     60.40% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatSqrt                0      0.00%     60.40% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAdd                  0      0.00%     60.40% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAddAcc               0      0.00%     60.40% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAlu              43831      6.29%     66.69% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCmp                  0      0.00%     66.69% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCvt                  0      0.00%     66.69% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMisc                 0      0.00%     66.69% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMult                 0      0.00%     66.69% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMultAcc              0      0.00%     66.69% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShift                0      0.00%     66.69% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.69% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdDiv                  0      0.00%     66.69% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSqrt                 0      0.00%     66.69% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAdd         21864      3.14%     69.83% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.83% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.83% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCvt         15620      2.24%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMult            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAes                  0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAesMix               0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdPredAlu              0      0.00%     72.07% # Type of FU issued
system.cpu29.iq.FU_type_0::MemRead             103521     14.86%     86.93% # Type of FU issued
system.cpu29.iq.FU_type_0::MemWrite             19011      2.73%     89.66% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMemRead         59547      8.55%     98.20% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMemWrite        12511      1.80%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::total               696811                       # Type of FU issued
system.cpu29.iq.fp_alu_accesses                184792                       # Number of floating point alu accesses
system.cpu29.iq.fp_inst_queue_reads            369577                       # Number of floating instruction queue reads
system.cpu29.iq.fp_inst_queue_wakeup_accesses       169077                       # Number of floating instruction queue wakeup accesses
system.cpu29.iq.fp_inst_queue_writes           380155                       # Number of floating instruction queue writes
system.cpu29.iq.fu_busy_cnt                       116                       # FU busy when requested
system.cpu29.iq.fu_busy_rate                 0.000166                       # FU busy rate (busy events/executed inst)
system.cpu29.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntAlu                    93     80.17%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntMult                    0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntDiv                     0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatAdd                   0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCmp                   0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCvt                   0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMult                  0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMultAcc               0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatDiv                   0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMisc                  0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatSqrt                  0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAdd                    0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAddAcc                 0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAlu                    0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCmp                    0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCvt                    0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMisc                   0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMult                   0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMultAcc                0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShift                  0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShiftAcc               0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdDiv                    0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSqrt                   0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAdd               0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAlu               0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCmp               0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCvt               0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatDiv               0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMisc              0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMult              0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatSqrt              0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdReduceAdd              0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdReduceAlu              0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdReduceCmp              0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAes                    0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAesMix                 0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSha1Hash               0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSha1Hash2              0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSha256Hash             0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSha256Hash2            0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShaSigma2              0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShaSigma3              0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdPredAlu                0      0.00%     80.17% # attempts to use FU when none available
system.cpu29.iq.fu_full::MemRead                   10      8.62%     88.79% # attempts to use FU when none available
system.cpu29.iq.fu_full::MemWrite                   6      5.17%     93.97% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMemRead               3      2.59%     96.55% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMemWrite              4      3.45%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.int_alu_accesses               512043                       # Number of integer alu accesses
system.cpu29.iq.int_inst_queue_reads          5554667                       # Number of integer instruction queue reads
system.cpu29.iq.int_inst_queue_wakeup_accesses       508662                       # Number of integer instruction queue wakeup accesses
system.cpu29.iq.int_inst_queue_writes          779593                       # Number of integer instruction queue writes
system.cpu29.iq.iqInstsAdded                   741089                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu29.iq.iqInstsIssued                  696811                       # Number of instructions issued
system.cpu29.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu29.iq.iqSquashedInstsExamined        418627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu29.iq.iqSquashedInstsIssued              15                       # Number of squashed instructions issued
system.cpu29.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu29.iq.iqSquashedOperandsExamined       174690                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu29.iq.issued_per_cycle::samples      4530492                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::mean       0.153805                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::stdev      0.805821                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::0           4300774     94.93%     94.93% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::1             67322      1.49%     96.42% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::2             55577      1.23%     97.64% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::3             28992      0.64%     98.28% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::4             16976      0.37%     98.66% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::5             25317      0.56%     99.22% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::6             15395      0.34%     99.56% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::7             16612      0.37%     99.92% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::8              3527      0.08%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::total       4530492                       # Number of insts issued each cycle
system.cpu29.iq.rate                         0.153781                       # Inst issue rate
system.cpu29.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu29.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu29.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu29.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu29.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu29.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu29.itb.wrAccesses                     60460                       # TLB accesses on write requests
system.cpu29.itb.wrMisses                          70                       # TLB misses on write requests
system.cpu29.memDep0.conflictingLoads           34565                       # Number of conflicting loads.
system.cpu29.memDep0.conflictingStores          25119                       # Number of conflicting stores.
system.cpu29.memDep0.insertedLoads             160158                       # Number of loads inserted to the mem dependence unit.
system.cpu29.memDep0.insertedStores             41101                       # Number of stores inserted to the mem dependence unit.
system.cpu29.misc_regfile_reads                280749                       # number of misc regfile reads
system.cpu29.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu29.numCycles                        4531180                       # number of cpu cycles simulated
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.quiesceCycles                     172890                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu29.rename.BlockCycles                 93705                       # Number of cycles rename is blocking
system.cpu29.rename.CommittedMaps              395947                       # Number of HB maps that are committed
system.cpu29.rename.IQFullEvents                    8                       # Number of times rename has blocked due to IQ full
system.cpu29.rename.IdleCycles                  39294                       # Number of cycles rename is idle
system.cpu29.rename.LQFullEvents              4291968                       # Number of times rename has blocked due to LQ full
system.cpu29.rename.ROBFullEvents                 380                       # Number of times rename has blocked due to ROB full
system.cpu29.rename.RenameLookups             1712930                       # Number of register rename lookups that rename has made
system.cpu29.rename.RenamedInsts               742181                       # Number of instructions processed by rename
system.cpu29.rename.RenamedOperands            894354                       # Number of destination operands rename has renamed
system.cpu29.rename.RunCycles                  104954                       # Number of cycles rename is running
system.cpu29.rename.SquashCycles                 3316                       # Number of cycles rename is squashing
system.cpu29.rename.UnblockCycles             4288903                       # Number of cycles rename is unblocking
system.cpu29.rename.UndoneMaps                 498380                       # Number of HB maps that are undone due to squashing
system.cpu29.rename.fp_rename_lookups          276179                       # Number of floating rename lookups
system.cpu29.rename.int_rename_lookups         979699                       # Number of integer rename lookups
system.cpu29.rename.serializeStallCycles          320                       # count of cycles rename stalled for serializing inst
system.cpu29.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu29.rename.skidInsts                   75744                       # count of insts added to the skid buffer
system.cpu29.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu29.rob.rob_reads                    5163979                       # The number of ROB reads
system.cpu29.rob.rob_writes                   1536418                       # The number of ROB writes
system.cpu29.timesIdled                            10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu30.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu30.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu30.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu30.branchPred.BTBLookups              28942                       # Number of BTB lookups
system.cpu30.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu30.branchPred.condIncorrect             102                       # Number of conditional branches incorrect
system.cpu30.branchPred.condPredicted           50121                       # Number of conditional branches predicted
system.cpu30.branchPred.indirectHits            24805                       # Number of indirect target hits.
system.cpu30.branchPred.indirectLookups         28942                       # Number of indirect predictor lookups.
system.cpu30.branchPred.indirectMisses           4137                       # Number of indirect misses.
system.cpu30.branchPred.lookups                 50512                       # Number of BP lookups
system.cpu30.branchPred.usedRAS                   106                       # Number of times the RAS was used to get a target.
system.cpu30.branchPredindirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu30.cc_regfile_reads                  170770                       # number of cc regfile reads
system.cpu30.cc_regfile_writes                 235876                       # number of cc regfile writes
system.cpu30.commit.amos                            0                       # Number of atomic instructions committed
system.cpu30.commit.branchMispredicts             108                       # The number of times a branch was mispredicted
system.cpu30.commit.branches                    30904                       # Number of branches committed
system.cpu30.commit.bw_lim_events               12573                       # number cycles where commit BW limit reached
system.cpu30.commit.commitNonSpecStalls            10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu30.commit.commitSquashedInsts        415051                       # The number of squashed insts skipped by commit
system.cpu30.commit.committedInsts             211399                       # Number of instructions committed
system.cpu30.commit.committedOps               326290                       # Number of ops (including micro ops) committed
system.cpu30.commit.committed_per_cycle::samples      4475619                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::mean     0.072904                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::stdev     0.668542                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::0      4408467     98.50%     98.50% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::1        14331      0.32%     98.82% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::2         3146      0.07%     98.89% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::3         3143      0.07%     98.96% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::4         1682      0.04%     99.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::5        18485      0.41%     99.41% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::6           43      0.00%     99.41% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::7        13749      0.31%     99.72% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::8        12573      0.28%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::total      4475619                       # Number of insts commited each cycle
system.cpu30.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu30.commit.function_calls                 10                       # Number of function calls committed.
system.cpu30.commit.int_insts                  276476                       # Number of committed integer instructions.
system.cpu30.commit.loads                       56144                       # Number of loads committed
system.cpu30.commit.membars                         6                       # Number of memory barriers committed
system.cpu30.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IntAlu         216942     66.49%     66.49% # Class of committed instruction
system.cpu30.commit.op_class_0::IntMult          3127      0.96%     67.45% # Class of committed instruction
system.cpu30.commit.op_class_0::IntDiv              7      0.00%     67.45% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatAdd         9375      2.87%     70.32% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCmp            0      0.00%     70.32% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCvt            0      0.00%     70.32% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMult            0      0.00%     70.32% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMultAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatDiv            0      0.00%     70.32% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMisc            0      0.00%     70.32% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatSqrt            0      0.00%     70.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAdd             0      0.00%     70.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAddAcc            0      0.00%     70.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAlu         12500      3.83%     74.15% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMult            0      0.00%     74.15% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAdd         9375      2.87%     77.03% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAlu            0      0.00%     77.03% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCmp            0      0.00%     77.03% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCvt         6250      1.92%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatDiv            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMisc            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMult            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdReduceAdd            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdReduceAlu            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdReduceCmp            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAes             0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAesMix            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSha1Hash            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSha256Hash            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShaSigma2            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShaSigma3            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdPredAlu            0      0.00%     78.94% # Class of committed instruction
system.cpu30.commit.op_class_0::MemRead         40503     12.41%     91.36% # Class of committed instruction
system.cpu30.commit.op_class_0::MemWrite         6300      1.93%     93.29% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMemRead        15641      4.79%     98.08% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMemWrite         6266      1.92%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::total          326290                       # Class of committed instruction
system.cpu30.commit.refs                        68710                       # Number of memory references committed
system.cpu30.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu30.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu30.committedInsts                    211399                       # Number of Instructions Simulated
system.cpu30.committedOps                      326290                       # Number of Ops (including micro ops) Simulated
system.cpu30.cpi                            21.430172                       # CPI: Cycles Per Instruction
system.cpu30.cpi_total                      21.430172                       # CPI: Total CPI of All Threads
system.cpu30.decode.BlockedCycles             4382378                       # Number of cycles decode is blocked
system.cpu30.decode.DecodedInsts               758611                       # Number of instructions handled by decode
system.cpu30.decode.IdleCycles                  32285                       # Number of cycles decode is idle
system.cpu30.decode.RunCycles                   98746                       # Number of cycles decode is running
system.cpu30.decode.SquashCycles                 3241                       # Number of cycles decode is squashing
system.cpu30.decode.UnblockCycles               12554                       # Number of cycles decode is unblocking
system.cpu30.dtb.rdAccesses                    162596                       # TLB accesses on read requests
system.cpu30.dtb.rdMisses                          12                       # TLB misses on read requests
system.cpu30.dtb.wrAccesses                     31342                       # TLB accesses on write requests
system.cpu30.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu30.fetch.Branches                     50512                       # Number of branches that fetch encountered
system.cpu30.fetch.CacheLines                   59881                       # Number of cache lines fetched
system.cpu30.fetch.Cycles                     4462318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu30.fetch.IcacheSquashes                  17                       # Number of outstanding Icache misses that were squashed
system.cpu30.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu30.fetch.Insts                       620125                       # Number of instructions fetch has processed
system.cpu30.fetch.MiscStallCycles                  8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu30.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.cpu30.fetch.SquashCycles                  6482                       # Number of cycles fetch has spent squashing
system.cpu30.fetch.branchRate                0.011150                       # Number of branch fetches per cycle
system.cpu30.fetch.icacheStallCycles            63571                       # Number of cycles fetch is stalled on an Icache miss
system.cpu30.fetch.predictedBranches            24911                       # Number of branches that fetch has predicted taken
system.cpu30.fetch.rate                      0.136883                       # Number of inst fetches per cycle
system.cpu30.fetch.rateDist::samples          4529204                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::mean            0.200901                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::stdev           1.161031                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::0                4373950     96.57%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::1                   7930      0.18%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::2                  15605      0.34%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::3                  14216      0.31%     97.41% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::4                  13878      0.31%     97.71% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::5                  12531      0.28%     97.99% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::6                   3140      0.07%     98.06% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::7                  12505      0.28%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::8                  75449      1.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::total            4529204                       # Number of instructions fetched each cycle (Total)
system.cpu30.fp_regfile_reads                  196797                       # number of floating regfile reads
system.cpu30.fp_regfile_writes                 156268                       # number of floating regfile writes
system.cpu30.idleCycles                          1113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu30.iew.branchMispredicts                154                       # Number of branch mispredicts detected at execute
system.cpu30.iew.exec_branches                  43611                       # Number of branches executed
system.cpu30.iew.exec_nop                           0                       # number of nop insts executed
system.cpu30.iew.exec_rate                   0.154463                       # Inst execution rate
system.cpu30.iew.exec_refs                     193948                       # number of memory reference insts executed
system.cpu30.iew.exec_stores                    31342                       # Number of stores executed
system.cpu30.iew.exec_swp                           0                       # number of swp insts executed
system.cpu30.iew.iewBlockCycles                 51040                       # Number of cycles IEW is blocking
system.cpu30.iew.iewDispLoadInsts              159673                       # Number of dispatched load instructions
system.cpu30.iew.iewDispNonSpecInsts               11                       # Number of dispatched non-speculative instructions
system.cpu30.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu30.iew.iewDispStoreInsts              40810                       # Number of dispatched store instructions
system.cpu30.iew.iewDispatchedInsts            741418                       # Number of instructions dispatched to IQ
system.cpu30.iew.iewExecLoadInsts              162606                       # Number of load instructions executed
system.cpu30.iew.iewExecSquashedInsts             313                       # Number of squashed instructions skipped in execute
system.cpu30.iew.iewExecutedInsts              699765                       # Number of executed instructions
system.cpu30.iew.iewIQFullEvents                    3                       # Number of times the IQ has become full, causing a stall
system.cpu30.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu30.iew.iewLSQFullEvents                8380                       # Number of times the LSQ has become full, causing a stall
system.cpu30.iew.iewSquashCycles                 3241                       # Number of cycles IEW is squashing
system.cpu30.iew.iewUnblockCycles                8372                       # Number of cycles IEW is unblocking
system.cpu30.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu30.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu30.iew.lsq.thread0.forwLoads          24998                       # Number of loads that had data forwarded from stores
system.cpu30.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu30.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu30.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu30.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu30.iew.lsq.thread0.rescheduledLoads        15616                       # Number of loads that were rescheduled
system.cpu30.iew.lsq.thread0.squashedLoads       103528                       # Number of loads squashed
system.cpu30.iew.lsq.thread0.squashedStores        28244                       # Number of stores squashed
system.cpu30.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu30.iew.predictedNotTakenIncorrect          150                       # Number of branches that were predicted not taken incorrectly
system.cpu30.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.cpu30.iew.wb_consumers                  669811                       # num instructions consuming a value
system.cpu30.iew.wb_count                      681940                       # cumulative count of insts written-back
system.cpu30.iew.wb_fanout                   0.759899                       # average fanout of values written-back
system.cpu30.iew.wb_producers                  508989                       # num instructions producing a value
system.cpu30.iew.wb_rate                     0.150528                       # insts written-back per cycle
system.cpu30.iew.wb_sent                       684062                       # cumulative count of insts sent to commit
system.cpu30.int_regfile_reads                 950152                       # number of integer regfile reads
system.cpu30.int_regfile_writes                447833                       # number of integer regfile writes
system.cpu30.ipc                             0.046663                       # IPC: Instructions Per Cycle
system.cpu30.ipc_total                       0.046663                       # IPC: Total IPC of All Threads
system.cpu30.iq.FU_type_0::No_OpClass              45      0.01%      0.01% # Type of FU issued
system.cpu30.iq.FU_type_0::IntAlu              384113     54.87%     54.87% # Type of FU issued
system.cpu30.iq.FU_type_0::IntMult               9377      1.34%     56.21% # Type of FU issued
system.cpu30.iq.FU_type_0::IntDiv                   7      0.00%     56.21% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatAdd             31246      4.46%     60.68% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCmp                 0      0.00%     60.68% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCvt                 0      0.00%     60.68% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMult                0      0.00%     60.68% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMultAcc             0      0.00%     60.68% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatDiv                 0      0.00%     60.68% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMisc                0      0.00%     60.68% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatSqrt                0      0.00%     60.68% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAdd                  0      0.00%     60.68% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAddAcc               0      0.00%     60.68% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAlu              43730      6.25%     66.92% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCmp                  0      0.00%     66.92% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCvt                  0      0.00%     66.92% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMisc                 0      0.00%     66.92% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMult                 0      0.00%     66.92% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMultAcc              0      0.00%     66.92% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShift                0      0.00%     66.92% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.92% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdDiv                  0      0.00%     66.92% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSqrt                 0      0.00%     66.92% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAdd         21864      3.12%     70.05% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.05% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.05% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCvt         15617      2.23%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMult            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAes                  0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAesMix               0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdPredAlu              0      0.00%     72.28% # Type of FU issued
system.cpu30.iq.FU_type_0::MemRead             103333     14.76%     87.04% # Type of FU issued
system.cpu30.iq.FU_type_0::MemWrite             18857      2.69%     89.73% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMemRead         59379      8.48%     98.21% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMemWrite        12511      1.79%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::total               700079                       # Type of FU issued
system.cpu30.iq.fp_alu_accesses                184354                       # Number of floating point alu accesses
system.cpu30.iq.fp_inst_queue_reads            368701                       # Number of floating instruction queue reads
system.cpu30.iq.fp_inst_queue_wakeup_accesses       168723                       # Number of floating instruction queue wakeup accesses
system.cpu30.iq.fp_inst_queue_writes           378089                       # Number of floating instruction queue writes
system.cpu30.iq.fu_busy_cnt                        90                       # FU busy when requested
system.cpu30.iq.fu_busy_rate                 0.000129                       # FU busy rate (busy events/executed inst)
system.cpu30.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntAlu                    66     73.33%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntMult                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntDiv                     0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatAdd                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCmp                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCvt                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMult                  0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMultAcc               0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatDiv                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMisc                  0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatSqrt                  0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAdd                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAddAcc                 0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAlu                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCmp                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCvt                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMisc                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMult                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMultAcc                0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShift                  0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShiftAcc               0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdDiv                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSqrt                   0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAdd               0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAlu               0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCmp               0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCvt               0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatDiv               0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMisc              0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMult              0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatSqrt              0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdReduceAdd              0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdReduceAlu              0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdReduceCmp              0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAes                    0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAesMix                 0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSha1Hash               0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSha1Hash2              0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSha256Hash             0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSha256Hash2            0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShaSigma2              0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShaSigma3              0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdPredAlu                0      0.00%     73.33% # attempts to use FU when none available
system.cpu30.iq.fu_full::MemRead                   12     13.33%     86.67% # attempts to use FU when none available
system.cpu30.iq.fu_full::MemWrite                   5      5.56%     92.22% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMemRead               3      3.33%     95.56% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMemWrite              4      4.44%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.int_alu_accesses               515770                       # Number of integer alu accesses
system.cpu30.iq.int_inst_queue_reads          5560763                       # Number of integer instruction queue reads
system.cpu30.iq.int_inst_queue_wakeup_accesses       513217                       # Number of integer instruction queue wakeup accesses
system.cpu30.iq.int_inst_queue_writes          778454                       # Number of integer instruction queue writes
system.cpu30.iq.iqInstsAdded                   741393                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu30.iq.iqInstsIssued                  700079                       # Number of instructions issued
system.cpu30.iq.iqNonSpecInstsAdded                25                       # Number of non-speculative instructions added to the IQ
system.cpu30.iq.iqSquashedInstsExamined        415118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu30.iq.iqSquashedInstsIssued              13                       # Number of squashed instructions issued
system.cpu30.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu30.iq.iqSquashedOperandsExamined       165496                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu30.iq.issued_per_cycle::samples      4529204                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::mean       0.154570                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::stdev      0.807427                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::0           4301879     94.98%     94.98% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::1             58842      1.30%     96.28% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::2             62161      1.37%     97.65% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::3             28229      0.62%     98.28% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::4             17374      0.38%     98.66% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::5             24888      0.55%     99.21% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::6             15698      0.35%     99.56% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::7             16960      0.37%     99.93% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::8              3173      0.07%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::total       4529204                       # Number of insts issued each cycle
system.cpu30.iq.rate                         0.154532                       # Inst issue rate
system.cpu30.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu30.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu30.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu30.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu30.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu30.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu30.itb.wrAccesses                     59892                       # TLB accesses on write requests
system.cpu30.itb.wrMisses                          20                       # TLB misses on write requests
system.cpu30.memDep0.conflictingLoads           34375                       # Number of conflicting loads.
system.cpu30.memDep0.conflictingStores          24981                       # Number of conflicting stores.
system.cpu30.memDep0.insertedLoads             159673                       # Number of loads inserted to the mem dependence unit.
system.cpu30.memDep0.insertedStores             40810                       # Number of stores inserted to the mem dependence unit.
system.cpu30.misc_regfile_reads                281240                       # number of misc regfile reads
system.cpu30.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu30.numCycles                        4530317                       # number of cpu cycles simulated
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.quiesceCycles                     173753                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu30.rename.BlockCycles                 65144                       # Number of cycles rename is blocking
system.cpu30.rename.CommittedMaps              400710                       # Number of HB maps that are committed
system.cpu30.rename.IQFullEvents                    7                       # Number of times rename has blocked due to IQ full
system.cpu30.rename.IdleCycles                  38620                       # Number of cycles rename is idle
system.cpu30.rename.LQFullEvents              4319936                       # Number of times rename has blocked due to LQ full
system.cpu30.rename.ROBFullEvents                 390                       # Number of times rename has blocked due to ROB full
system.cpu30.rename.RenameLookups             1713142                       # Number of register rename lookups that rename has made
system.cpu30.rename.RenamedInsts               742309                       # Number of instructions processed by rename
system.cpu30.rename.RenamedOperands            894839                       # Number of destination operands rename has renamed
system.cpu30.rename.RunCycles                  104950                       # Number of cycles rename is running
system.cpu30.rename.SquashCycles                 3241                       # Number of cycles rename is squashing
system.cpu30.rename.UnblockCycles             4316874                       # Number of cycles rename is unblocking
system.cpu30.rename.UndoneMaps                 494108                       # Number of HB maps that are undone due to squashing
system.cpu30.rename.fp_rename_lookups          274972                       # Number of floating rename lookups
system.cpu30.rename.int_rename_lookups         978096                       # Number of integer rename lookups
system.cpu30.rename.serializeStallCycles          375                       # count of cycles rename stalled for serializing inst
system.cpu30.rename.serializingInsts                4                       # count of serializing insts renamed
system.cpu30.rename.skidInsts                   75250                       # count of insts added to the skid buffer
system.cpu30.rename.tempSerializingInsts            4                       # count of temporary serializing insts renamed
system.cpu30.rob.rob_reads                    5163762                       # The number of ROB reads
system.cpu30.rob.rob_writes                   1536279                       # The number of ROB writes
system.cpu30.timesIdled                            10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu31.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu31.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu31.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu31.branchPred.BTBLookups              27199                       # Number of BTB lookups
system.cpu31.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu31.branchPred.condIncorrect             110                       # Number of conditional branches incorrect
system.cpu31.branchPred.condPredicted           49565                       # Number of conditional branches predicted
system.cpu31.branchPred.indirectHits            24482                       # Number of indirect target hits.
system.cpu31.branchPred.indirectLookups         27199                       # Number of indirect predictor lookups.
system.cpu31.branchPred.indirectMisses           2717                       # Number of indirect misses.
system.cpu31.branchPred.lookups                 50031                       # Number of BP lookups
system.cpu31.branchPred.usedRAS                   122                       # Number of times the RAS was used to get a target.
system.cpu31.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu31.cc_regfile_reads                  167148                       # number of cc regfile reads
system.cpu31.cc_regfile_writes                 232903                       # number of cc regfile writes
system.cpu31.commit.amos                            0                       # Number of atomic instructions committed
system.cpu31.commit.branchMispredicts             163                       # The number of times a branch was mispredicted
system.cpu31.commit.branches                    30152                       # Number of branches committed
system.cpu31.commit.bw_lim_events               12561                       # number cycles where commit BW limit reached
system.cpu31.commit.commitNonSpecStalls            11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu31.commit.commitSquashedInsts        418796                       # The number of squashed insts skipped by commit
system.cpu31.commit.committedInsts             208772                       # Number of instructions committed
system.cpu31.commit.committedOps               321779                       # Number of ops (including micro ops) committed
system.cpu31.commit.committed_per_cycle::samples      4475083                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::mean     0.071905                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::stdev     0.665007                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::0      4409268     98.53%     98.53% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::1        13753      0.31%     98.84% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::2         3139      0.07%     98.91% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::3         3140      0.07%     98.98% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::4         1473      0.03%     99.01% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::5        18134      0.41%     99.42% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::6           27      0.00%     99.42% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::7        13588      0.30%     99.72% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::8        12561      0.28%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::total      4475083                       # Number of insts commited each cycle
system.cpu31.commit.fp_insts                    59407                       # Number of committed floating point instructions.
system.cpu31.commit.function_calls                 10                       # Number of function calls committed.
system.cpu31.commit.int_insts                  272340                       # Number of committed integer instructions.
system.cpu31.commit.loads                       55766                       # Number of loads committed
system.cpu31.commit.membars                         6                       # Number of memory barriers committed
system.cpu31.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IntAlu         212808     66.13%     66.14% # Class of committed instruction
system.cpu31.commit.op_class_0::IntMult          3127      0.97%     67.11% # Class of committed instruction
system.cpu31.commit.op_class_0::IntDiv              7      0.00%     67.11% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatAdd         9375      2.91%     70.02% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCmp            0      0.00%     70.02% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCvt            0      0.00%     70.02% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMult            0      0.00%     70.02% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMisc            0      0.00%     70.02% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAdd             0      0.00%     70.02% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAddAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAlu         12500      3.88%     73.91% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCmp             0      0.00%     73.91% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCvt             0      0.00%     73.91% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMisc            0      0.00%     73.91% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMult            0      0.00%     73.91% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMultAcc            0      0.00%     73.91% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShift            0      0.00%     73.91% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShiftAcc            0      0.00%     73.91% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdDiv             0      0.00%     73.91% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSqrt            0      0.00%     73.91% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAdd         9375      2.91%     76.82% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAlu            0      0.00%     76.82% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCmp            0      0.00%     76.82% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCvt         6250      1.94%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatDiv            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMisc            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMult            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdReduceAdd            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdReduceAlu            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdReduceCmp            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAes             0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAesMix            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSha1Hash            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSha256Hash            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShaSigma2            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShaSigma3            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdPredAlu            0      0.00%     78.76% # Class of committed instruction
system.cpu31.commit.op_class_0::MemRead         40125     12.47%     91.23% # Class of committed instruction
system.cpu31.commit.op_class_0::MemWrite         6302      1.96%     93.19% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMemRead        15641      4.86%     98.05% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMemWrite         6266      1.95%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::total          321779                       # Class of committed instruction
system.cpu31.commit.refs                        68334                       # Number of memory references committed
system.cpu31.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu31.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu31.committedInsts                    208772                       # Number of Instructions Simulated
system.cpu31.committedOps                      321779                       # Number of Ops (including micro ops) Simulated
system.cpu31.cpi                            21.696636                       # CPI: Cycles Per Instruction
system.cpu31.cpi_total                      21.696636                       # CPI: Total CPI of All Threads
system.cpu31.decode.BlockedCycles             4382622                       # Number of cycles decode is blocked
system.cpu31.decode.DecodedInsts               758629                       # Number of instructions handled by decode
system.cpu31.decode.IdleCycles                  32332                       # Number of cycles decode is idle
system.cpu31.decode.RunCycles                   98423                       # Number of cycles decode is running
system.cpu31.decode.SquashCycles                 3320                       # Number of cycles decode is squashing
system.cpu31.decode.UnblockCycles               12560                       # Number of cycles decode is unblocking
system.cpu31.dtb.rdAccesses                    162828                       # TLB accesses on read requests
system.cpu31.dtb.rdMisses                          11                       # TLB misses on read requests
system.cpu31.dtb.wrAccesses                     31475                       # TLB accesses on write requests
system.cpu31.dtb.wrMisses                           1                       # TLB misses on write requests
system.cpu31.fetch.Branches                     50031                       # Number of branches that fetch encountered
system.cpu31.fetch.CacheLines                   59814                       # Number of cache lines fetched
system.cpu31.fetch.Cycles                     4461998                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu31.fetch.IcacheSquashes                  16                       # Number of outstanding Icache misses that were squashed
system.cpu31.fetch.Insts                       621294                       # Number of instructions fetch has processed
system.cpu31.fetch.MiscStallCycles                 56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu31.fetch.PendingTrapStallCycles          332                       # Number of stall cycles due to pending traps
system.cpu31.fetch.SquashCycles                  6640                       # Number of cycles fetch has spent squashing
system.cpu31.fetch.branchRate                0.011045                       # Number of branch fetches per cycle
system.cpu31.fetch.icacheStallCycles            63551                       # Number of cycles fetch is stalled on an Icache miss
system.cpu31.fetch.predictedBranches            24604                       # Number of branches that fetch has predicted taken
system.cpu31.fetch.rate                      0.137162                       # Number of inst fetches per cycle
system.cpu31.fetch.rateDist::samples          4529257                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::mean            0.201223                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::stdev           1.162375                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::0                4374111     96.57%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::1                   7670      0.17%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::2                  15659      0.35%     97.09% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::3                  14067      0.31%     97.40% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::4                  13763      0.30%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::5                  12577      0.28%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::6                   3190      0.07%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::7                  12635      0.28%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::8                  75585      1.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::total            4529257                       # Number of instructions fetched each cycle (Total)
system.cpu31.fp_regfile_reads                  196801                       # number of floating regfile reads
system.cpu31.fp_regfile_writes                 156518                       # number of floating regfile writes
system.cpu31.idleCycles                           393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu31.iew.branchMispredicts                204                       # Number of branch mispredicts detected at execute
system.cpu31.iew.exec_branches                  42934                       # Number of branches executed
system.cpu31.iew.exec_nop                           0                       # number of nop insts executed
system.cpu31.iew.exec_rate                   0.153473                       # Inst execution rate
system.cpu31.iew.exec_refs                     194312                       # number of memory reference insts executed
system.cpu31.iew.exec_stores                    31475                       # Number of stores executed
system.cpu31.iew.exec_swp                           0                       # number of swp insts executed
system.cpu31.iew.iewBlockCycles                 51569                       # Number of cycles IEW is blocking
system.cpu31.iew.iewDispLoadInsts              160138                       # Number of dispatched load instructions
system.cpu31.iew.iewDispNonSpecInsts               12                       # Number of dispatched non-speculative instructions
system.cpu31.iew.iewDispSquashedInsts               2                       # Number of squashed instructions skipped by dispatch
system.cpu31.iew.iewDispStoreInsts              41110                       # Number of dispatched store instructions
system.cpu31.iew.iewDispatchedInsts            740554                       # Number of instructions dispatched to IQ
system.cpu31.iew.iewExecLoadInsts              162837                       # Number of load instructions executed
system.cpu31.iew.iewExecSquashedInsts             351                       # Number of squashed instructions skipped in execute
system.cpu31.iew.iewExecutedInsts              695177                       # Number of executed instructions
system.cpu31.iew.iewIQFullEvents                    7                       # Number of times the IQ has become full, causing a stall
system.cpu31.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu31.iew.iewLSQFullEvents               41833                       # Number of times the LSQ has become full, causing a stall
system.cpu31.iew.iewSquashCycles                 3320                       # Number of cycles IEW is squashing
system.cpu31.iew.iewUnblockCycles               41776                       # Number of cycles IEW is unblocking
system.cpu31.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu31.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu31.iew.lsq.thread0.forwLoads          25018                       # Number of loads that had data forwarded from stores
system.cpu31.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu31.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu31.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu31.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu31.iew.lsq.thread0.rescheduledLoads        15652                       # Number of loads that were rescheduled
system.cpu31.iew.lsq.thread0.squashedLoads       104371                       # Number of loads squashed
system.cpu31.iew.lsq.thread0.squashedStores        28542                       # Number of stores squashed
system.cpu31.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu31.iew.predictedNotTakenIncorrect          202                       # Number of branches that were predicted not taken incorrectly
system.cpu31.iew.predictedTakenIncorrect            2                       # Number of branches that were predicted taken incorrectly
system.cpu31.iew.wb_consumers                  665206                       # num instructions consuming a value
system.cpu31.iew.wb_count                      676345                       # cumulative count of insts written-back
system.cpu31.iew.wb_fanout                   0.758870                       # average fanout of values written-back
system.cpu31.iew.wb_producers                  504805                       # num instructions producing a value
system.cpu31.iew.wb_rate                     0.149315                       # insts written-back per cycle
system.cpu31.iew.wb_sent                       679404                       # cumulative count of insts sent to commit
system.cpu31.int_regfile_reads                 944709                       # number of integer regfile reads
system.cpu31.int_regfile_writes                443040                       # number of integer regfile writes
system.cpu31.ipc                             0.046090                       # IPC: Instructions Per Cycle
system.cpu31.ipc_total                       0.046090                       # IPC: Total IPC of All Threads
system.cpu31.iq.FU_type_0::No_OpClass              76      0.01%      0.01% # Type of FU issued
system.cpu31.iq.FU_type_0::IntAlu              378901     54.48%     54.49% # Type of FU issued
system.cpu31.iq.FU_type_0::IntMult               9450      1.36%     55.85% # Type of FU issued
system.cpu31.iq.FU_type_0::IntDiv                   7      0.00%     55.85% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatAdd             31412      4.52%     60.36% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCmp                 0      0.00%     60.36% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCvt                 0      0.00%     60.36% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMult                0      0.00%     60.36% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMultAcc             0      0.00%     60.36% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatDiv                 0      0.00%     60.36% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMisc                0      0.00%     60.36% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatSqrt                0      0.00%     60.36% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAdd                  0      0.00%     60.36% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAddAcc               0      0.00%     60.36% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAlu              43802      6.30%     66.66% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCmp                  0      0.00%     66.66% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCvt                  0      0.00%     66.66% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMisc                 0      0.00%     66.66% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMult                 0      0.00%     66.66% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMultAcc              0      0.00%     66.66% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShift                0      0.00%     66.66% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.66% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdDiv                  0      0.00%     66.66% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSqrt                 0      0.00%     66.66% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAdd         21831      3.14%     69.80% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.80% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.80% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCvt         15605      2.24%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMult            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAes                  0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAesMix               0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSha1Hash             0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdPredAlu              0      0.00%     72.04% # Type of FU issued
system.cpu31.iq.FU_type_0::MemRead             103459     14.87%     86.92% # Type of FU issued
system.cpu31.iq.FU_type_0::MemWrite             18992      2.73%     89.65% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMemRead         59500      8.55%     98.20% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMemWrite        12494      1.80%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::total               695529                       # Type of FU issued
system.cpu31.iq.fp_alu_accesses                184651                       # Number of floating point alu accesses
system.cpu31.iq.fp_inst_queue_reads            369295                       # Number of floating instruction queue reads
system.cpu31.iq.fp_inst_queue_wakeup_accesses       168940                       # Number of floating instruction queue wakeup accesses
system.cpu31.iq.fp_inst_queue_writes           380131                       # Number of floating instruction queue writes
system.cpu31.iq.fu_busy_cnt                       103                       # FU busy when requested
system.cpu31.iq.fu_busy_rate                 0.000148                       # FU busy rate (busy events/executed inst)
system.cpu31.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntAlu                    80     77.67%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntMult                    0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntDiv                     0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatAdd                   0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCmp                   0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCvt                   0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMult                  0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMultAcc               0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatDiv                   0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMisc                  0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatSqrt                  0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAdd                    0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAddAcc                 0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAlu                    0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCmp                    0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCvt                    0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMisc                   0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMult                   0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMultAcc                0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShift                  0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShiftAcc               0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdDiv                    0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSqrt                   0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAdd               0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAlu               0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCmp               0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCvt               0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatDiv               0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMisc              0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMult              0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatSqrt              0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdReduceAdd              0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdReduceAlu              0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdReduceCmp              0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAes                    0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAesMix                 0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSha1Hash               0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSha1Hash2              0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSha256Hash             0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSha256Hash2            0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShaSigma2              0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShaSigma3              0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdPredAlu                0      0.00%     77.67% # attempts to use FU when none available
system.cpu31.iq.fu_full::MemRead                   11     10.68%     88.35% # attempts to use FU when none available
system.cpu31.iq.fu_full::MemWrite                   5      4.85%     93.20% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMemRead               3      2.91%     96.12% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMemWrite              4      3.88%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.int_alu_accesses               510905                       # Number of integer alu accesses
system.cpu31.iq.int_inst_queue_reads          5551149                       # Number of integer instruction queue reads
system.cpu31.iq.int_inst_queue_wakeup_accesses       507405                       # Number of integer instruction queue wakeup accesses
system.cpu31.iq.int_inst_queue_writes          779194                       # Number of integer instruction queue writes
system.cpu31.iq.iqInstsAdded                   740528                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu31.iq.iqInstsIssued                  695529                       # Number of instructions issued
system.cpu31.iq.iqNonSpecInstsAdded                26                       # Number of non-speculative instructions added to the IQ
system.cpu31.iq.iqSquashedInstsExamined        418765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu31.iq.iqSquashedInstsIssued              27                       # Number of squashed instructions issued
system.cpu31.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu31.iq.iqSquashedOperandsExamined       176664                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu31.iq.issued_per_cycle::samples      4529257                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::mean       0.153564                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::stdev      0.805847                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::0           4304984     95.05%     95.05% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::1             56197      1.24%     96.29% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::2             61974      1.37%     97.66% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::3             28360      0.63%     98.28% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::4             17350      0.38%     98.67% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::5             24700      0.55%     99.21% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::6             15658      0.35%     99.56% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::7             16816      0.37%     99.93% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::8              3218      0.07%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::total       4529257                       # Number of insts issued each cycle
system.cpu31.iq.rate                         0.153550                       # Inst issue rate
system.cpu31.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu31.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu31.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu31.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu31.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu31.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu31.itb.wrAccesses                     59872                       # TLB accesses on write requests
system.cpu31.itb.wrMisses                          67                       # TLB misses on write requests
system.cpu31.memDep0.conflictingLoads           34567                       # Number of conflicting loads.
system.cpu31.memDep0.conflictingStores          25095                       # Number of conflicting stores.
system.cpu31.memDep0.insertedLoads             160138                       # Number of loads inserted to the mem dependence unit.
system.cpu31.memDep0.insertedStores             41110                       # Number of stores inserted to the mem dependence unit.
system.cpu31.misc_regfile_reads                280254                       # number of misc regfile reads
system.cpu31.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu31.numCycles                        4529650                       # number of cpu cycles simulated
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.quiesceCycles                     174420                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu31.rename.BlockCycles                105154                       # Number of cycles rename is blocking
system.cpu31.rename.CommittedMaps              395073                       # Number of HB maps that are committed
system.cpu31.rename.IQFullEvents                   19                       # Number of times rename has blocked due to IQ full
system.cpu31.rename.IdleCycles                  38723                       # Number of cycles rename is idle
system.cpu31.rename.LQFullEvents              4280150                       # Number of times rename has blocked due to LQ full
system.cpu31.rename.ROBFullEvents                  65                       # Number of times rename has blocked due to ROB full
system.cpu31.rename.RenameLookups             1711776                       # Number of register rename lookups that rename has made
system.cpu31.rename.RenamedInsts               741748                       # Number of instructions processed by rename
system.cpu31.rename.RenamedOperands            893802                       # Number of destination operands rename has renamed
system.cpu31.rename.RunCycles                  104577                       # Number of cycles rename is running
system.cpu31.rename.SquashCycles                 3320                       # Number of cycles rename is squashing
system.cpu31.rename.UnblockCycles             4277109                       # Number of cycles rename is unblocking
system.cpu31.rename.UndoneMaps                 498702                       # Number of HB maps that are undone due to squashing
system.cpu31.rename.fp_rename_lookups          276151                       # Number of floating rename lookups
system.cpu31.rename.int_rename_lookups         979577                       # Number of integer rename lookups
system.cpu31.rename.serializeStallCycles          374                       # count of cycles rename stalled for serializing inst
system.cpu31.rename.serializingInsts                5                       # count of serializing insts renamed
system.cpu31.rename.skidInsts                   75797                       # count of insts added to the skid buffer
system.cpu31.rename.tempSerializingInsts            5                       # count of temporary serializing insts renamed
system.cpu31.rob.rob_reads                    5162134                       # The number of ROB reads
system.cpu31.rob.rob_writes                   1535344                       # The number of ROB writes
system.cpu31.timesIdled                            10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.ruby.Directory_Controller.Fetch           1396      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch         1396      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data         1396      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data         1396      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples      2107219                      
system.ruby.IFETCH.hit_latency_hist_seqr |     2107219    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total      2107219                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           16                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          159                      
system.ruby.IFETCH.latency_hist_seqr::samples      2108858                      
system.ruby.IFETCH.latency_hist_seqr::mean     0.000075                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.108801                      
system.ruby.IFETCH.latency_hist_seqr     |     2108857    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total      2108858                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           16                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          159                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1639                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean     0.096400                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev     3.902722                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1638     99.94%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |           1      0.06%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1639                      
system.ruby.L1Cache_Controller.Ack       |        2295      1.08%      1.08% |        4940      2.33%      3.42% |        6398      3.02%      6.44% |        6424      3.04%      9.48% |        9103      4.30%     13.78% |        6308      2.98%     16.76% |        3686      1.74%     18.51% |        9088      4.30%     22.80% |        6442      3.04%     25.85% |        3618      1.71%     27.56% |        6582      3.11%     30.67% |        6422      3.04%     33.70% |        6438      3.04%     36.74% |        6393      3.02%     39.77% |       10132      4.79%     44.56% |        6394      3.02%     47.58% |        6503      3.07%     50.65% |        4964      2.35%     53.00% |        8998      4.25%     57.25% |        6434      3.04%     60.29% |        9833      4.65%     64.94% |        3615      1.71%     66.65% |        1277      0.60%     67.25% |        6783      3.21%     70.46% |        6359      3.01%     73.46% |        9133      4.32%     77.78% |       14060      6.65%     84.42% |        6390      3.02%     87.44% |        1169      0.55%     88.00% |        8191      3.87%     91.87% |        5591      2.64%     94.51% |       11615      5.49%    100.00%
system.ruby.L1Cache_Controller.Ack::total       211578                      
system.ruby.L1Cache_Controller.Ack_all   |        2037      1.30%      1.30% |        4787      3.05%      4.34% |        6041      3.85%      8.19% |        6011      3.83%     12.02% |        5933      3.78%     15.79% |        5929      3.77%     19.57% |        3305      2.10%     21.67% |        5975      3.80%     25.48% |        6067      3.86%     29.34% |        3263      2.08%     31.41% |        5977      3.80%     35.22% |        5980      3.81%     39.03% |        6087      3.87%     42.90% |        6055      3.85%     46.76% |        4202      2.67%     49.43% |        5998      3.82%     53.25% |        6036      3.84%     57.09% |        4787      3.05%     60.14% |        5939      3.78%     63.92% |        6075      3.87%     67.79% |        4336      2.76%     70.55% |        3217      2.05%     72.60% |         708      0.45%     73.05% |        5928      3.77%     76.82% |        6073      3.87%     80.69% |        5979      3.81%     84.49% |        3290      2.09%     86.59% |        5960      3.79%     90.38% |         744      0.47%     90.85% |        5717      3.64%     94.49% |        5200      3.31%     97.80% |        3450      2.20%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total       157086                      
system.ruby.L1Cache_Controller.Data      |        1999      2.55%      2.55% |        2750      3.51%      6.06% |        2941      3.75%      9.82% |        2928      3.74%     13.55% |        2980      3.80%     17.36% |        3015      3.85%     21.21% |        3089      3.94%     25.15% |        3034      3.87%     29.02% |        2941      3.75%     32.78% |        3012      3.84%     36.62% |        2897      3.70%     40.32% |        2982      3.81%     44.13% |        2961      3.78%     47.91% |        2959      3.78%     51.68% |        1126      1.44%     53.12% |        2983      3.81%     56.93% |        2957      3.77%     60.70% |        2002      2.56%     63.26% |        3020      3.86%     67.12% |        2951      3.77%     70.88% |        1211      1.55%     72.43% |        2932      3.74%     76.17% |         407      0.52%     76.69% |        3033      3.87%     80.56% |        2955      3.77%     84.33% |        2967      3.79%     88.12% |         346      0.44%     88.56% |        2909      3.71%     92.28% |         405      0.52%     92.79% |        3190      4.07%     96.87% |        2076      2.65%     99.52% |         379      0.48%    100.00%
system.ruby.L1Cache_Controller.Data::total        78337                      
system.ruby.L1Cache_Controller.DataS_fromL1 |        3272      1.94%      1.94% |        3745      2.22%      4.16% |        6162      3.65%      7.81% |        6143      3.64%     11.45% |        6000      3.55%     15.00% |        6006      3.56%     18.56% |        3303      1.96%     20.52% |        5974      3.54%     24.06% |        6169      3.65%     27.71% |        3296      1.95%     29.67% |        6145      3.64%     33.31% |        6052      3.59%     36.89% |        6078      3.60%     40.49% |        6136      3.64%     44.13% |        6142      3.64%     47.77% |        6070      3.60%     51.36% |        6146      3.64%     55.00% |        5115      3.03%     58.04% |        3373      2.00%     60.03% |        6180      3.66%     63.70% |        6169      3.65%     67.35% |         732      0.43%     67.78% |        5980      3.54%     71.33% |        6024      3.57%     74.90% |        6156      3.65%     78.54% |        3395      2.01%     80.55% |        5996      3.55%     84.11% |        6116      3.62%     87.73% |        3643      2.16%     89.89% |        5652      3.35%     93.24% |        5291      3.13%     96.37% |        6122      3.63%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total       168783                      
system.ruby.L1Cache_Controller.Data_Exclusive |         137     80.12%     80.12% |           1      0.58%     80.70% |           1      0.58%     81.29% |           1      0.58%     81.87% |           1      0.58%     82.46% |           1      0.58%     83.04% |           1      0.58%     83.63% |           1      0.58%     84.21% |           2      1.17%     85.38% |           1      0.58%     85.96% |           1      0.58%     86.55% |           1      0.58%     87.13% |           1      0.58%     87.72% |           1      0.58%     88.30% |           1      0.58%     88.89% |           1      0.58%     89.47% |           1      0.58%     90.06% |           2      1.17%     91.23% |           1      0.58%     91.81% |           1      0.58%     92.40% |           1      0.58%     92.98% |           1      0.58%     93.57% |           1      0.58%     94.15% |           1      0.58%     94.74% |           1      0.58%     95.32% |           1      0.58%     95.91% |           1      0.58%     96.49% |           1      0.58%     97.08% |           1      0.58%     97.66% |           1      0.58%     98.25% |           1      0.58%     98.83% |           2      1.17%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total          171                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5224      7.01%      7.01% |        1697      2.28%      9.28% |         357      0.48%      9.76% |         403      0.54%     10.30% |         637      0.85%     11.16% |         638      0.86%     12.01% |        6021      8.08%     20.09% |         626      0.84%     20.93% |         322      0.43%     21.36% |        6101      8.18%     29.55% |         438      0.59%     30.14% |         528      0.71%     30.84% |         391      0.52%     31.37% |         366      0.49%     31.86% |        2218      2.98%     34.83% |         496      0.67%     35.50% |         384      0.52%     36.01% |        2656      3.56%     39.58% |        3300      4.43%     44.00% |         301      0.40%     44.41% |        2053      2.75%     47.16% |        8675     11.64%     58.80% |        5882      7.89%     66.69% |         627      0.84%     67.53% |         329      0.44%     67.97% |        3200      4.29%     72.27% |        3275      4.39%     76.66% |         482      0.65%     77.31% |       10661     14.30%     91.61% |        1190      1.60%     93.20% |        2063      2.77%     95.97% |        3003      4.03%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total        74544                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            2                      
system.ruby.L1Cache_Controller.E.L1_Replacement |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total           12                      
system.ruby.L1Cache_Controller.E.Load    |        2443     99.43%     99.43% |           0      0.00%     99.43% |           0      0.00%     99.43% |           1      0.04%     99.47% |           0      0.00%     99.47% |           0      0.00%     99.47% |           0      0.00%     99.47% |           1      0.04%     99.51% |           3      0.12%     99.63% |           1      0.04%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           2      0.08%     99.76% |           0      0.00%     99.76% |           0      0.00%     99.76% |           1      0.04%     99.80% |           1      0.04%     99.84% |           1      0.04%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           0      0.00%     99.88% |           1      0.04%     99.92% |           1      0.04%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         2457                      
system.ruby.L1Cache_Controller.E.Store   |          39     55.71%     55.71% |           1      1.43%     57.14% |           1      1.43%     58.57% |           1      1.43%     60.00% |           1      1.43%     61.43% |           1      1.43%     62.86% |           1      1.43%     64.29% |           1      1.43%     65.71% |           1      1.43%     67.14% |           1      1.43%     68.57% |           1      1.43%     70.00% |           1      1.43%     71.43% |           1      1.43%     72.86% |           1      1.43%     74.29% |           1      1.43%     75.71% |           1      1.43%     77.14% |           1      1.43%     78.57% |           1      1.43%     80.00% |           1      1.43%     81.43% |           1      1.43%     82.86% |           1      1.43%     84.29% |           1      1.43%     85.71% |           1      1.43%     87.14% |           1      1.43%     88.57% |           1      1.43%     90.00% |           1      1.43%     91.43% |           1      1.43%     92.86% |           1      1.43%     94.29% |           1      1.43%     95.71% |           1      1.43%     97.14% |           1      1.43%     98.57% |           1      1.43%    100.00%
system.ruby.L1Cache_Controller.E.Store::total           70                      
system.ruby.L1Cache_Controller.Fwd_GETS  |        1280      0.76%      0.76% |        3963      2.35%      3.11% |        6159      3.65%      6.76% |        6175      3.66%     10.41% |        3307      1.96%     12.37% |        6021      3.57%     15.94% |        5711      3.38%     19.32% |        3391      2.01%     21.33% |        6146      3.64%     24.97% |        6049      3.58%     28.56% |        6152      3.64%     32.20% |        6062      3.59%     35.80% |        6122      3.63%     39.42% |        6118      3.62%     43.05% |        6155      3.65%     46.69% |        6026      3.57%     50.26% |        6072      3.60%     53.86% |        6150      3.64%     57.51% |         799      0.47%     57.98% |        6175      3.66%     61.64% |        6140      3.64%     65.27% |         810      0.48%     65.75% |        5942      3.52%     69.28% |        5775      3.42%     72.70% |        6175      3.66%     76.36% |        3251      1.93%     78.28% |        6106      3.62%     81.90% |        6181      3.66%     85.56% |        6024      3.57%     89.13% |        6151      3.64%     92.77% |        6116      3.62%     96.40% |        6079      3.60%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total       168783                      
system.ruby.L1Cache_Controller.Fwd_GETX  |        2969     10.12%     10.12% |        2258      7.70%     17.82% |          95      0.32%     18.14% |          80      0.27%     18.42% |        2948     10.05%     28.47% |         234      0.80%     29.26% |         544      1.85%     31.12% |        2864      9.76%     40.88% |         109      0.37%     41.26% |         206      0.70%     41.96% |         103      0.35%     42.31% |         193      0.66%     42.97% |         133      0.45%     43.42% |         137      0.47%     43.89% |         100      0.34%     44.23% |         229      0.78%     45.01% |         183      0.62%     45.63% |         105      0.36%     45.99% |        5456     18.60%     64.59% |          80      0.27%     64.86% |         115      0.39%     65.26% |        5445     18.56%     83.82% |         313      1.07%     84.89% |         480      1.64%     86.52% |          80      0.27%     86.80% |        3003     10.24%     97.03% |         149      0.51%     97.54% |          73      0.25%     97.79% |         231      0.79%     98.58% |         103      0.35%     98.93% |         139      0.47%     99.40% |         175      0.60%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total        29332                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          34    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           34                      
system.ruby.L1Cache_Controller.I.Load    |        5261      2.63%      2.63% |        3959      1.98%      4.62% |        6255      3.13%      7.75% |        6252      3.13%     10.88% |        6266      3.14%     14.01% |        6270      3.14%     17.15% |        6325      3.17%     20.32% |        6271      3.14%     23.46% |        6255      3.13%     26.59% |        6356      3.18%     29.77% |        6257      3.13%     32.90% |        6256      3.13%     36.04% |        6252      3.13%     39.17% |        6253      3.13%     42.30% |        6258      3.13%     45.43% |        6261      3.13%     48.56% |        6262      3.13%     51.70% |        6255      3.13%     54.83% |        6308      3.16%     57.99% |        6252      3.13%     61.12% |        6255      3.13%     64.25% |        6321      3.16%     67.41% |        6266      3.14%     70.55% |        6275      3.14%     73.69% |        6254      3.13%     76.82% |        6269      3.14%     79.96% |        6258      3.13%     83.09% |        6253      3.13%     86.22% |        8743      4.38%     90.60% |        6254      3.13%     93.73% |        6250      3.13%     96.86% |        6270      3.14%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       199752                      
system.ruby.L1Cache_Controller.I.Store   |        2065      7.06%      7.06% |        1404      4.80%     11.87% |          95      0.32%     12.19% |         113      0.39%     12.58% |         239      0.82%     13.40% |         233      0.80%     14.19% |        3002     10.27%     24.46% |         278      0.95%     25.41% |          77      0.26%     25.68% |        2939     10.05%     35.73% |         112      0.38%     36.11% |         190      0.65%     36.76% |         104      0.36%     37.12% |         115      0.39%     37.51% |         116      0.40%     37.91% |         184      0.63%     38.54% |         106      0.36%     38.90% |        1114      3.81%     42.71% |        2876      9.84%     52.55% |          77      0.26%     52.81% |          82      0.28%     53.09% |        5452     18.65%     71.74% |         249      0.85%     72.60% |         234      0.80%     73.40% |          76      0.26%     73.66% |        2855      9.77%     83.42% |         222      0.76%     84.18% |         130      0.44%     84.63% |        2805      9.60%     94.22% |         591      2.02%     96.24% |         966      3.30%     99.55% |         132      0.45%    100.00%
system.ruby.L1Cache_Controller.I.Store::total        29233                      
system.ruby.L1Cache_Controller.IM.Ack    |          86      0.23%      0.23% |         153      0.40%      0.63% |         318      0.84%      1.46% |         404      1.06%      2.53% |         300      0.79%      3.32% |         236      0.62%      3.94% |         222      0.58%      4.52% |         217      0.57%      5.09% |         337      0.89%      5.98% |         256      0.67%      6.65% |         576      1.51%      8.16% |         317      0.83%      9.00% |         239      0.63%      9.63% |         289      0.76%     10.39% |        5900     15.51%     25.90% |         243      0.64%     26.54% |         345      0.91%     27.45% |         167      0.44%     27.88% |         249      0.65%     28.54% |         359      0.94%     29.48% |        5440     14.30%     43.79% |         239      0.63%     44.42% |         327      0.86%     45.28% |         311      0.82%     46.09% |         258      0.68%     46.77% |         297      0.78%     47.55% |       10704     28.14%     75.70% |         424      1.11%     76.81% |         256      0.67%     77.48% |         188      0.49%     77.98% |         332      0.87%     78.85% |        8043     21.15%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total        38032                      
system.ruby.L1Cache_Controller.IM.Data   |        1999      2.55%      2.55% |        2750      3.51%      6.06% |        2941      3.75%      9.82% |        2928      3.74%     13.55% |        2980      3.80%     17.36% |        3015      3.85%     21.21% |        3089      3.94%     25.15% |        3034      3.87%     29.02% |        2941      3.75%     32.78% |        3012      3.84%     36.62% |        2897      3.70%     40.32% |        2982      3.81%     44.13% |        2961      3.78%     47.91% |        2959      3.78%     51.68% |        1126      1.44%     53.12% |        2983      3.81%     56.93% |        2957      3.77%     60.70% |        2002      2.56%     63.26% |        3020      3.86%     67.12% |        2951      3.77%     70.88% |        1211      1.55%     72.43% |        2932      3.74%     76.17% |         407      0.52%     76.69% |        3033      3.87%     80.56% |        2955      3.77%     84.33% |        2967      3.79%     88.12% |         346      0.44%     88.56% |        2909      3.71%     92.28% |         405      0.52%     92.79% |        3190      4.07%     96.87% |        2076      2.65%     99.52% |         379      0.48%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total        78337                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        2436      5.88%      5.88% |        1439      3.47%      9.36% |         219      0.53%      9.89% |         249      0.60%     10.49% |         327      0.79%     11.28% |         331      0.80%     12.08% |        2955      7.14%     19.21% |         285      0.69%     19.90% |         193      0.47%     20.37% |        2997      7.24%     27.60% |         283      0.68%     28.29% |         280      0.68%     28.96% |         173      0.42%     29.38% |         205      0.50%     29.87% |        2058      4.97%     34.84% |         262      0.63%     35.48% |         224      0.54%     36.02% |        1473      3.56%     39.57% |         321      0.78%     40.35% |         185      0.45%     40.80% |        1924      4.65%     45.44% |        3043      7.35%     52.79% |        5552     13.41%     66.20% |         332      0.80%     67.00% |         187      0.45%     67.45% |         281      0.68%     68.13% |        2970      7.17%     75.30% |         300      0.72%     76.02% |        5516     13.32%     89.34% |         543      1.31%     90.65% |        1060      2.56%     93.21% |        2811      6.79%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total        41414                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        3272      1.94%      1.94% |        3745      2.22%      4.16% |        6162      3.65%      7.81% |        6143      3.64%     11.45% |        6000      3.55%     15.00% |        6006      3.56%     18.56% |        3303      1.96%     20.52% |        5974      3.54%     24.06% |        6169      3.65%     27.71% |        3296      1.95%     29.67% |        6145      3.64%     33.31% |        6052      3.59%     36.89% |        6078      3.60%     40.49% |        6136      3.64%     44.13% |        6142      3.64%     47.77% |        6070      3.60%     51.36% |        6146      3.64%     55.00% |        5115      3.03%     58.04% |        3373      2.00%     60.03% |        6180      3.66%     63.70% |        6169      3.65%     67.35% |         732      0.43%     67.78% |        5980      3.54%     71.33% |        6024      3.57%     74.90% |        6156      3.65%     78.54% |        3395      2.01%     80.55% |        5996      3.55%     84.11% |        6116      3.62%     87.73% |        3643      2.16%     89.89% |        5652      3.35%     93.24% |        5291      3.13%     96.37% |        6122      3.63%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total       168783                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |         137     80.12%     80.12% |           1      0.58%     80.70% |           1      0.58%     81.29% |           1      0.58%     81.87% |           1      0.58%     82.46% |           1      0.58%     83.04% |           1      0.58%     83.63% |           1      0.58%     84.21% |           2      1.17%     85.38% |           1      0.58%     85.96% |           1      0.58%     86.55% |           1      0.58%     87.13% |           1      0.58%     87.72% |           1      0.58%     88.30% |           1      0.58%     88.89% |           1      0.58%     89.47% |           1      0.58%     90.06% |           2      1.17%     91.23% |           1      0.58%     91.81% |           1      0.58%     92.40% |           1      0.58%     92.98% |           1      0.58%     93.57% |           1      0.58%     94.15% |           1      0.58%     94.74% |           1      0.58%     95.32% |           1      0.58%     95.91% |           1      0.58%     96.49% |           1      0.58%     97.08% |           1      0.58%     97.66% |           1      0.58%     98.25% |           1      0.58%     98.83% |           2      1.17%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total          171                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |         805      4.56%      4.56% |          36      0.20%      4.76% |          69      0.39%      5.15% |          83      0.47%      5.62% |         186      1.05%      6.67% |         176      1.00%      7.67% |        2813     15.92%     23.59% |         169      0.96%     24.55% |          51      0.29%     24.84% |        2903     16.43%     41.27% |          87      0.49%     41.77% |         138      0.78%     42.55% |         121      0.68%     43.23% |          75      0.42%     43.66% |          90      0.51%     44.17% |         122      0.69%     44.86% |          88      0.50%     45.36% |         169      0.96%     46.31% |         243      1.38%     47.69% |          42      0.24%     47.93% |          50      0.28%     48.21% |        2901     16.42%     64.63% |         186      1.05%     65.68% |         181      1.02%     66.71% |          66      0.37%     67.08% |         154      0.87%     67.95% |         190      1.08%     69.03% |          93      0.53%     69.56% |        4963     28.10%     97.65% |         278      1.57%     99.22% |          42      0.24%     99.46% |          95      0.54%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        17665                      
system.ruby.L1Cache_Controller.IS.Inv    |        1983     12.82%     12.82% |         222      1.44%     14.26% |          69      0.45%     14.70% |          71      0.46%     15.16% |         124      0.80%     15.97% |         131      0.85%     16.81% |         253      1.64%     18.45% |         172      1.11%     19.56% |          78      0.50%     20.06% |         201      1.30%     21.36% |          68      0.44%     21.80% |         110      0.71%     22.52% |          97      0.63%     23.14% |          86      0.56%     23.70% |          70      0.45%     24.15% |         112      0.72%     24.88% |          72      0.47%     25.34% |        1014      6.56%     31.90% |        2736     17.69%     49.59% |          74      0.48%     50.07% |          79      0.51%     50.58% |        2731     17.66%     68.24% |         144      0.93%     69.17% |         114      0.74%     69.91% |          76      0.49%     70.40% |        2765     17.88%     88.28% |         115      0.74%     89.02% |          89      0.58%     89.60% |         182      1.18%     90.77% |         369      2.39%     93.16% |         961      6.21%     99.37% |          97      0.63%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total        15465                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |        1983     12.82%     12.82% |         222      1.44%     14.26% |          69      0.45%     14.70% |          71      0.46%     15.16% |         124      0.80%     15.97% |         131      0.85%     16.81% |         253      1.64%     18.45% |         172      1.11%     19.56% |          78      0.50%     20.06% |         201      1.30%     21.36% |          68      0.44%     21.80% |         110      0.71%     22.52% |          97      0.63%     23.14% |          86      0.56%     23.70% |          70      0.45%     24.15% |         112      0.72%     24.88% |          72      0.47%     25.34% |        1014      6.56%     31.90% |        2736     17.69%     49.59% |          74      0.48%     50.07% |          79      0.51%     50.58% |        2731     17.66%     68.24% |         144      0.93%     69.17% |         114      0.74%     69.91% |          76      0.49%     70.40% |        2765     17.88%     88.28% |         115      0.74%     89.02% |          89      0.58%     89.60% |         182      1.18%     90.77% |         369      2.39%     93.16% |         961      6.21%     99.37% |          97      0.63%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total        15465                      
system.ruby.L1Cache_Controller.Ifetch    |       56620      2.68%      2.68% |       71648      3.40%      6.08% |       69608      3.30%      9.38% |       69145      3.28%     12.66% |       69050      3.27%     15.94% |       68660      3.26%     19.19% |       69603      3.30%     22.49% |       68089      3.23%     25.72% |       67431      3.20%     28.92% |       68627      3.25%     32.17% |       66442      3.15%     35.32% |       66231      3.14%     38.46% |       65569      3.11%     41.57% |       65644      3.11%     44.69% |       65067      3.09%     47.77% |       64998      3.08%     50.85% |       64473      3.06%     53.91% |       64391      3.05%     56.96% |       64721      3.07%     60.03% |       63695      3.02%     63.05% |       63249      3.00%     66.05% |       64023      3.04%     69.09% |       62818      2.98%     72.07% |       62545      2.97%     75.03% |       62023      2.94%     77.97% |       61912      2.94%     80.91% |       61627      2.92%     83.83% |       60756      2.88%     86.71% |      100114      4.75%     91.46% |       60395      2.86%     94.32% |       59878      2.84%     97.16% |       59810      2.84%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total      2108862                      
system.ruby.L1Cache_Controller.Inv       |        6442      2.22%      2.22% |        5892      2.03%      4.25% |        9320      3.21%      7.47% |        9350      3.23%     10.69% |        6626      2.29%     12.98% |        9383      3.24%     16.22% |       11826      4.08%     20.30% |        6727      2.32%     22.62% |        9281      3.20%     25.82% |       12161      4.19%     30.01% |        9335      3.22%     33.23% |        9326      3.22%     36.45% |        9254      3.19%     39.64% |        9281      3.20%     42.84% |        9344      3.22%     46.06% |        9278      3.20%     49.26% |        9261      3.19%     52.46% |        9626      3.32%     55.78% |        4194      1.45%     57.23% |        9309      3.21%     60.44% |        9276      3.20%     63.64% |        6852      2.36%     66.00% |       11913      4.11%     70.11% |        9161      3.16%     73.27% |        9317      3.21%     76.48% |        6515      2.25%     78.73% |        9426      3.25%     81.98% |        9389      3.24%     85.22% |       14434      4.98%     90.20% |        9884      3.41%     93.61% |        9248      3.19%     96.80% |        9284      3.20%    100.00%
system.ruby.L1Cache_Controller.Inv::total       289915                      
system.ruby.L1Cache_Controller.L1_Replacement |         363    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total          363                      
system.ruby.L1Cache_Controller.Load      |       46664      1.55%      1.55% |      136680      4.54%      6.09% |       95180      3.16%      9.25% |       95399      3.17%     12.42% |       95086      3.16%     15.58% |       94917      3.15%     18.73% |       95938      3.19%     21.92% |       94581      3.14%     25.06% |       94288      3.13%     28.19% |       95494      3.17%     31.37% |       93989      3.12%     34.49% |       93607      3.11%     37.60% |       93633      3.11%     40.71% |       93674      3.11%     43.82% |       93250      3.10%     46.92% |       93000      3.09%     50.01% |       92841      3.08%     53.09% |       92664      3.08%     56.17% |       93107      3.09%     59.26% |       92571      3.08%     62.34% |       92004      3.06%     65.39% |       92742      3.08%     68.47% |       91855      3.05%     71.53% |       91739      3.05%     74.57% |       91818      3.05%     77.62% |       91492      3.04%     80.66% |       91552      3.04%     83.70% |       90939      3.02%     86.73% |      127809      4.25%     90.97% |       90640      3.01%     93.98% |       90598      3.01%     96.99% |       90569      3.01%    100.00%
system.ruby.L1Cache_Controller.Load::total      3010320                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |        1279      0.76%      0.76% |        3963      2.35%      3.11% |        6159      3.65%      6.75% |        6175      3.66%     10.41% |        3307      1.96%     12.37% |        6021      3.57%     15.94% |        5711      3.38%     19.32% |        3391      2.01%     21.33% |        6146      3.64%     24.97% |        6049      3.58%     28.56% |        6152      3.64%     32.20% |        6062      3.59%     35.79% |        6122      3.63%     39.42% |        6118      3.62%     43.05% |        6155      3.65%     46.69% |        6026      3.57%     50.26% |        6072      3.60%     53.86% |        6150      3.64%     57.51% |         799      0.47%     57.98% |        6175      3.66%     61.64% |        6140      3.64%     65.28% |         810      0.48%     65.76% |        5942      3.52%     69.28% |        5775      3.42%     72.70% |        6175      3.66%     76.36% |        3251      1.93%     78.28% |        6106      3.62%     81.90% |        6181      3.66%     85.56% |        6024      3.57%     89.13% |        6151      3.64%     92.78% |        6116      3.62%     96.40% |        6078      3.60%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total       168781                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |        2969     10.12%     10.12% |        2258      7.70%     17.82% |          95      0.32%     18.14% |          80      0.27%     18.42% |        2948     10.05%     28.47% |         234      0.80%     29.26% |         544      1.85%     31.12% |        2864      9.76%     40.88% |         109      0.37%     41.26% |         206      0.70%     41.96% |         103      0.35%     42.31% |         193      0.66%     42.97% |         133      0.45%     43.42% |         137      0.47%     43.89% |         100      0.34%     44.23% |         229      0.78%     45.01% |         183      0.62%     45.63% |         105      0.36%     45.99% |        5456     18.60%     64.59% |          80      0.27%     64.86% |         115      0.39%     65.26% |        5445     18.56%     83.82% |         313      1.07%     84.89% |         480      1.64%     86.52% |          80      0.27%     86.80% |        3003     10.24%     97.03% |         149      0.51%     97.54% |          73      0.25%     97.79% |         231      0.79%     98.58% |         103      0.35%     98.93% |         139      0.47%     99.40% |         175      0.60%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total        29332                      
system.ruby.L1Cache_Controller.M.L1_Replacement |          29    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total           29                      
system.ruby.L1Cache_Controller.M.Load    |       37964      1.64%      1.64% |       72622      3.14%      4.79% |       72185      3.13%      7.91% |       72075      3.12%     11.03% |       72136      3.12%     14.16% |       72220      3.13%     17.28% |       73313      3.17%     20.46% |       72216      3.13%     23.59% |       71938      3.11%     26.70% |       73340      3.18%     29.88% |       72074      3.12%     33.00% |       71977      3.12%     36.11% |       71930      3.11%     39.23% |       72086      3.12%     42.35% |       72070      3.12%     45.47% |       72015      3.12%     48.59% |       72074      3.12%     51.71% |       72136      3.12%     54.83% |       72737      3.15%     57.98% |       71931      3.11%     61.09% |       71964      3.12%     64.21% |       72811      3.15%     67.36% |       72149      3.12%     70.49% |       72233      3.13%     73.61% |       71946      3.12%     76.73% |       72301      3.13%     79.86% |       72213      3.13%     82.99% |       72086      3.12%     86.11% |      104335      4.52%     90.63% |       72292      3.13%     93.76% |       71952      3.12%     96.87% |       72263      3.13%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      2309584                      
system.ruby.L1Cache_Controller.M.Store   |       23635      7.41%      7.41% |        9332      2.92%     10.33% |        9451      2.96%     13.29% |        9442      2.96%     16.25% |        9449      2.96%     19.21% |        9455      2.96%     22.18% |        9539      2.99%     25.17% |        9455      2.96%     28.13% |        9434      2.96%     31.09% |        9540      2.99%     34.08% |        9443      2.96%     37.03% |        9437      2.96%     39.99% |        9433      2.96%     42.95% |        9445      2.96%     45.91% |        9443      2.96%     48.87% |        9440      2.96%     51.83% |        9444      2.96%     54.79% |        9447      2.96%     57.75% |        9493      2.97%     60.72% |        9433      2.96%     63.68% |        9434      2.96%     66.63% |        9503      2.98%     69.61% |        9448      2.96%     72.57% |        9456      2.96%     75.54% |        9435      2.96%     78.49% |        9459      2.96%     81.46% |        9454      2.96%     84.42% |        9442      2.96%     87.38% |       11924      3.74%     91.12% |        9457      2.96%     94.08% |        9433      2.96%     97.04% |        9459      2.96%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       319094                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total            3                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |          41    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total           41                      
system.ruby.L1Cache_Controller.NP.Ifetch |         795     48.48%     48.48% |          27      1.65%     50.12% |          28      1.71%     51.83% |          28      1.71%     53.54% |          28      1.71%     55.24% |          27      1.65%     56.89% |          27      1.65%     58.54% |          27      1.65%     60.18% |          27      1.65%     61.83% |          27      1.65%     63.48% |          27      1.65%     65.12% |          27      1.65%     66.77% |          27      1.65%     68.41% |          27      1.65%     70.06% |          27      1.65%     71.71% |          27      1.65%     73.35% |          27      1.65%     75.00% |          27      1.65%     76.65% |          27      1.65%     78.29% |          27      1.65%     79.94% |          27      1.65%     81.59% |          27      1.65%     83.23% |          27      1.65%     84.88% |          27      1.65%     86.52% |          27      1.65%     88.17% |          28      1.71%     89.88% |          27      1.65%     91.52% |          28      1.71%     93.23% |          28      1.71%     94.94% |          28      1.71%     96.65% |          27      1.65%     98.29% |          28      1.71%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         1640                      
system.ruby.L1Cache_Controller.NP.Load   |         142     20.49%     20.49% |          18      2.60%     23.09% |          18      2.60%     25.69% |          18      2.60%     28.28% |          17      2.45%     30.74% |          17      2.45%     33.19% |          18      2.60%     35.79% |          18      2.60%     38.38% |          18      2.60%     40.98% |          18      2.60%     43.58% |          17      2.45%     46.03% |          18      2.60%     48.63% |          18      2.60%     51.23% |          18      2.60%     53.82% |          18      2.60%     56.42% |          17      2.45%     58.87% |          18      2.60%     61.47% |          18      2.60%     64.07% |          18      2.60%     66.67% |          18      2.60%     69.26% |          17      2.45%     71.72% |          17      2.45%     74.17% |          18      2.60%     76.77% |          18      2.60%     79.37% |          18      2.60%     81.96% |          18      2.60%     84.56% |          17      2.45%     87.01% |          18      2.60%     89.61% |          18      2.60%     92.21% |          18      2.60%     94.81% |          18      2.60%     97.40% |          18      2.60%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total          693                      
system.ruby.L1Cache_Controller.NP.Store  |         352     61.86%     61.86% |           7      1.23%     63.09% |           7      1.23%     64.32% |           7      1.23%     65.55% |           7      1.23%     66.78% |           7      1.23%     68.01% |           7      1.23%     69.24% |           7      1.23%     70.47% |           7      1.23%     71.70% |           7      1.23%     72.93% |           7      1.23%     74.17% |           7      1.23%     75.40% |           7      1.23%     76.63% |           7      1.23%     77.86% |           7      1.23%     79.09% |           7      1.23%     80.32% |           7      1.23%     81.55% |           7      1.23%     82.78% |           7      1.23%     84.01% |           7      1.23%     85.24% |           7      1.23%     86.47% |           7      1.23%     87.70% |           7      1.23%     88.93% |           7      1.23%     90.16% |           7      1.23%     91.39% |           7      1.23%     92.62% |           7      1.23%     93.85% |           7      1.23%     95.08% |           7      1.23%     96.31% |           7      1.23%     97.54% |           7      1.23%     98.77% |           7      1.23%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total          569                      
system.ruby.L1Cache_Controller.S.Ifetch  |       55822      2.65%      2.65% |       71621      3.40%      6.05% |       69580      3.30%      9.35% |       69117      3.28%     12.63% |       69022      3.28%     15.91% |       68633      3.26%     19.16% |       69576      3.30%     22.46% |       68062      3.23%     25.69% |       67404      3.20%     28.89% |       68600      3.26%     32.15% |       66415      3.15%     35.30% |       66204      3.14%     38.44% |       65542      3.11%     41.55% |       65617      3.11%     44.67% |       65040      3.09%     47.75% |       64971      3.08%     50.84% |       64446      3.06%     53.89% |       64364      3.05%     56.95% |       64694      3.07%     60.02% |       63668      3.02%     63.04% |       63222      3.00%     66.04% |       63996      3.04%     69.08% |       62791      2.98%     72.06% |       62518      2.97%     75.02% |       61996      2.94%     77.97% |       61884      2.94%     80.90% |       61600      2.92%     83.83% |       60728      2.88%     86.71% |      100086      4.75%     91.46% |       60367      2.86%     94.32% |       59851      2.84%     97.16% |       59782      2.84%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total      2107219                      
system.ruby.L1Cache_Controller.S.Inv     |        2441      1.32%      1.32% |        2892      1.57%      2.89% |        6193      3.36%      6.25% |        6222      3.37%      9.62% |        3441      1.87%     11.48% |        6146      3.33%     14.82% |        8538      4.63%     19.44% |        3521      1.91%     21.35% |        6153      3.33%     24.69% |        8897      4.82%     29.51% |        6206      3.36%     32.87% |        6151      3.33%     36.21% |        6134      3.32%     39.53% |        6153      3.33%     42.87% |        6213      3.37%     46.23% |        6112      3.31%     49.55% |        6121      3.32%     52.86% |        6258      3.39%     56.26% |        1000      0.54%     56.80% |        6183      3.35%     60.15% |        6151      3.33%     63.48% |        3605      1.95%     65.44% |        6066      3.29%     68.72% |        5923      3.21%     71.93% |        6182      3.35%     75.29% |        3364      1.82%     77.11% |        6224      3.37%     80.48% |        6228      3.38%     83.86% |       11143      6.04%     89.90% |        6380      3.46%     93.36% |        6124      3.32%     96.67% |        6136      3.33%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total       184501                      
system.ruby.L1Cache_Controller.S.L1_Replacement |         288    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total          288                      
system.ruby.L1Cache_Controller.S.Load    |         854      0.17%      0.17% |       60081     12.07%     12.24% |       16722      3.36%     15.60% |       17053      3.43%     19.02% |       16667      3.35%     22.37% |       16410      3.30%     25.67% |       16282      3.27%     28.94% |       16075      3.23%     32.17% |       16074      3.23%     35.40% |       15779      3.17%     38.57% |       15641      3.14%     41.71% |       15356      3.08%     44.79% |       15433      3.10%     47.89% |       15317      3.08%     50.97% |       14904      2.99%     53.96% |       14707      2.95%     56.92% |       14487      2.91%     59.83% |       14253      2.86%     62.69% |       14044      2.82%     65.51% |       14370      2.89%     68.40% |       13767      2.77%     71.16% |       13592      2.73%     73.89% |       13421      2.70%     76.59% |       13213      2.65%     79.24% |       13600      2.73%     81.98% |       12904      2.59%     84.57% |       13064      2.62%     87.19% |       12581      2.53%     89.72% |       14712      2.96%     92.67% |       12076      2.43%     95.10% |       12377      2.49%     97.59% |       12018      2.41%    100.00%
system.ruby.L1Cache_Controller.S.Load::total       497834                      
system.ruby.L1Cache_Controller.S.Store   |        2056      1.22%      1.22% |        4815      2.85%      4.07% |        6158      3.65%      7.72% |        6140      3.64%     11.36% |        6014      3.56%     14.93% |        6020      3.57%     18.50% |        3251      1.93%     20.42% |        5975      3.54%     23.97% |        6176      3.66%     27.63% |        3314      1.96%     29.59% |        6141      3.64%     33.23% |        6063      3.59%     36.82% |        6149      3.64%     40.47% |        6138      3.64%     44.11% |        6137      3.64%     47.75% |        6069      3.60%     51.34% |        6147      3.64%     54.99% |        5139      3.05%     58.03% |        3377      2.00%     60.04% |        6176      3.66%     63.70% |        6171      3.66%     67.35% |         801      0.47%     67.83% |        6004      3.56%     71.39% |        6019      3.57%     74.96% |        6177      3.66%     78.62% |        3398      2.01%     80.63% |        6031      3.58%     84.21% |        6123      3.63%     87.84% |        3448      2.04%     89.88% |        5662      3.36%     93.24% |        5287      3.13%     96.37% |        6122      3.63%    100.00%
system.ruby.L1Cache_Controller.S.Store::total       168698                      
system.ruby.L1Cache_Controller.SM.Ack    |        2209      1.27%      1.27% |        4787      2.76%      4.03% |        6080      3.50%      7.53% |        6020      3.47%     11.00% |        8803      5.07%     16.08% |        6072      3.50%     19.57% |        3464      2.00%     21.57% |        8871      5.11%     26.68% |        6105      3.52%     30.20% |        3362      1.94%     32.14% |        6006      3.46%     35.60% |        6105      3.52%     39.12% |        6199      3.57%     42.69% |        6104      3.52%     46.21% |        4232      2.44%     48.64% |        6151      3.54%     52.19% |        6158      3.55%     55.74% |        4797      2.76%     58.50% |        8749      5.04%     63.54% |        6075      3.50%     67.04% |        4393      2.53%     69.57% |        3376      1.95%     71.52% |         950      0.55%     72.07% |        6472      3.73%     75.80% |        6101      3.52%     79.31% |        8836      5.09%     84.40% |        3356      1.93%     86.34% |        5966      3.44%     89.77% |         913      0.53%     90.30% |        8003      4.61%     94.91% |        5259      3.03%     97.94% |        3572      2.06%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total       173546                      
system.ruby.L1Cache_Controller.SM.Ack_all |        2037      1.30%      1.30% |        4787      3.05%      4.34% |        6041      3.85%      8.19% |        6011      3.83%     12.02% |        5933      3.78%     15.79% |        5929      3.77%     19.57% |        3305      2.10%     21.67% |        5975      3.80%     25.48% |        6067      3.86%     29.34% |        3263      2.08%     31.41% |        5977      3.80%     35.22% |        5980      3.81%     39.03% |        6087      3.87%     42.90% |        6055      3.85%     46.76% |        4202      2.67%     49.43% |        5998      3.82%     53.25% |        6036      3.84%     57.09% |        4787      3.05%     60.14% |        5939      3.78%     63.92% |        6075      3.87%     67.79% |        4336      2.76%     70.55% |        3217      2.05%     72.60% |         708      0.45%     73.05% |        5928      3.77%     76.82% |        6073      3.87%     80.69% |        5979      3.81%     84.49% |        3290      2.09%     86.59% |        5960      3.79%     90.38% |         744      0.47%     90.85% |        5717      3.64%     94.49% |        5200      3.31%     97.80% |        3450      2.20%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total       157086                      
system.ruby.L1Cache_Controller.SM.Inv    |        2018      2.24%      2.24% |        2778      3.09%      5.33% |        3058      3.40%      8.73% |        3057      3.40%     12.13% |        3061      3.40%     15.53% |        3106      3.45%     18.99% |        3035      3.37%     22.36% |        3034      3.37%     25.73% |        3050      3.39%     29.12% |        3063      3.41%     32.53% |        3061      3.40%     35.93% |        3065      3.41%     39.34% |        3023      3.36%     42.70% |        3042      3.38%     46.08% |        3061      3.40%     49.49% |        3054      3.40%     52.88% |        3068      3.41%     56.29% |        2354      2.62%     58.91% |         458      0.51%     59.42% |        3052      3.39%     62.81% |        3046      3.39%     66.20% |         516      0.57%     66.77% |        5703      6.34%     73.11% |        3124      3.47%     76.58% |        3059      3.40%     79.99% |         386      0.43%     80.41% |        3087      3.43%     83.85% |        3072      3.42%     87.26% |        3109      3.46%     90.72% |        3135      3.49%     94.20% |        2163      2.40%     96.61% |        3051      3.39%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total        89949                      
system.ruby.L1Cache_Controller.Store     |       28147      5.44%      5.44% |       15559      3.01%      8.44% |       15712      3.04%     11.48% |       15703      3.03%     14.51% |       15710      3.03%     17.55% |       15716      3.04%     20.58% |       15800      3.05%     23.63% |       15716      3.04%     26.67% |       15695      3.03%     29.70% |       15801      3.05%     32.75% |       15704      3.03%     35.79% |       15698      3.03%     38.82% |       15694      3.03%     41.85% |       15706      3.03%     44.89% |       15704      3.03%     47.92% |       15701      3.03%     50.95% |       15705      3.03%     53.99% |       15708      3.03%     57.02% |       15754      3.04%     60.06% |       15694      3.03%     63.10% |       15695      3.03%     66.13% |       15764      3.05%     69.17% |       15709      3.03%     72.21% |       15717      3.04%     75.24% |       15696      3.03%     78.28% |       15720      3.04%     81.31% |       15715      3.04%     84.35% |       15703      3.03%     87.38% |       18185      3.51%     90.90% |       15718      3.04%     93.93% |       15694      3.03%     96.96% |       15721      3.04%    100.00%
system.ruby.L1Cache_Controller.Store::total       517664                      
system.ruby.L1Cache_Controller.WB_Ack    |          41    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total           41                      
system.ruby.L2Cache_Controller.Exclusive_Unblock       198671      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data          446      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR           14      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data          784      0.00%      0.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data          166      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS        3044669      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX        2780315      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1640      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX             41      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE       168668      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS            5      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR            3      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETS       168783      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_GETX        29332      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX           41      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IB.L1_GETS          130      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE           24      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data       168740      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean            2      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS      1302988      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX      1279755      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock       168742      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data           41      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock        29949      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS       202516      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX       183453      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock           41      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data          1396      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS          166      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX          446      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR          784      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS        31491      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETX        89973      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          839      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE        78749      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock       168722      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS      1338590      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX      1197356      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE        89895      0.00%      0.00%
system.ruby.L2Cache_Controller.Unblock         168783      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data         168781      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data_clean            2      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples      2809875                      
system.ruby.LD.hit_latency_hist_seqr     |     2809875    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total      2809875                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples      3010320                      
system.ruby.LD.latency_hist_seqr         |     3010320    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total       3010320                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples       200445                      
system.ruby.LD.miss_latency_hist_seqr    |      200445    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       200445                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples          157                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |         157    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total          157                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples          254                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |         254    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total          254                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples           97                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |          97    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total           97                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples          254                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |         254    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total          254                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples          254                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |         254    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total          254                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       102221                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      102221    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       102221                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       102223                      
system.ruby.RMW_Read.latency_hist_seqr   |      102223    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       102223                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            2                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            2                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples       216532                      
system.ruby.ST.hit_latency_hist_seqr     |      216532    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total       216532                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples       414933                      
system.ruby.ST.latency_hist_seqr         |      414933    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total        414933                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       198401                      
system.ruby.ST.miss_latency_hist_seqr    |      198401    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       198401                      
system.ruby.delayHist::bucket_size               2048                       # delay histogram for all message
system.ruby.delayHist::max_bucket               20479                       # delay histogram for all message
system.ruby.delayHist::samples                2116829                       # delay histogram for all message
system.ruby.delayHist::mean                904.274542                       # delay histogram for all message
system.ruby.delayHist::stdev              2804.627930                       # delay histogram for all message
system.ruby.delayHist                    |     1916988     90.56%     90.56% |          26      0.00%     90.56% |         366      0.02%     90.58% |        8639      0.41%     90.99% |      142973      6.75%     97.74% |       47837      2.26%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  2116829                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size         2048                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket        20479                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples        768080                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean      2486.301303                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev     4213.101413                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      568239     73.98%     73.98% |          26      0.00%     73.99% |         366      0.05%     74.03% |        8639      1.12%     75.16% |      142973     18.61%     93.77% |       47837      6.23%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total          768080                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size          128                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket         1279                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples        860719                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         5.245405                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       13.701766                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |      860424     99.97%     99.97% |          41      0.00%     99.97% |          91      0.01%     99.98% |          36      0.00%     99.99% |          24      0.00%     99.99% |          16      0.00%     99.99% |          35      0.00%     99.99% |          50      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total          860719                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples        488030                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         0.002971                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        0.077029                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |      487305     99.85%     99.85% |           0      0.00%     99.85% |         725      0.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total          488030                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000297                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 63536.342334                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000297                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.984588                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000419                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.984694                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples      5236258                      
system.ruby.hit_latency_hist_seqr        |     5236258    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total      5236258                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        74811                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        64935                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         9876                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses        56617                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits        55822                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses          795                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            31                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.027949                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.102039                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.004554                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   999.999362                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.002273                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3389.859420                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.005090                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   968.404169                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.003190                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  4134.169347                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001676                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.966731                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses       152239                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits       142036                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        10203                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses        71648                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits        71621                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.047594                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   484.206549                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.004349                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   968.412672                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.002575                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3388.704037                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.006835                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   968.169054                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.003809                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  4121.934329                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.002120                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   484.201341                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses       109693                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits        97159                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        12534                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses        66442                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits        66415                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.037443                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   483.309985                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.005340                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   966.619544                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.003314                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  3382.256854                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.009244                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   966.275162                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.004685                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  4168.518138                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.002637                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time   483.304777                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses       109305                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits        96771                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        12534                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses        66231                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits        66204                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.037316                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   483.220382                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.005340                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   966.440338                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.003312                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  3381.257294                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.009202                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   966.053651                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.004669                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  4089.239965                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.002618                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time   483.215173                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses       109327                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits        96797                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        12530                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses        65569                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits        65542                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.037180                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   483.120468                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.005339                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   966.240511                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.003297                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  3381.631332                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.009197                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   965.911222                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.004667                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  4126.415870                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.002623                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time   483.114835                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses       109380                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits        96849                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        12531                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses        65644                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits        65617                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.037207                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   483.030440                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.005339                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   966.060454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.003303                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  3380.026977                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.009206                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   965.702041                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.004658                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  4095.472664                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.002635                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time   483.024487                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses       108954                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits        96418                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses        12536                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses        65067                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits        65040                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.036994                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   482.946257                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.005341                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   965.892089                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.003316                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  3380.996031                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.009249                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   965.711820                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.005064                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  4211.511008                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.002637                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time   482.940411                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses       108701                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits        96163                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses        12538                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses        64998                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits        64971                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.036925                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   482.861543                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.005342                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   965.722661                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.003302                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  3380.306097                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.009166                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   965.385507                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.004664                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  4037.262307                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.002621                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time   482.854422                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.L1Dcache.demand_accesses       108546                       # Number of cache demand accesses
system.ruby.l1_cntrl16.L1Dcache.demand_hits        96006                       # Number of cache demand hits
system.ruby.l1_cntrl16.L1Dcache.demand_misses        12540                       # Number of cache demand misses
system.ruby.l1_cntrl16.L1Icache.demand_accesses        64473                       # Number of cache demand accesses
system.ruby.l1_cntrl16.L1Icache.demand_hits        64446                       # Number of cache demand hits
system.ruby.l1_cntrl16.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl16.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl16.mandatoryQueue.avg_buf_msgs     0.036781                       # Average number of messages in buffer
system.ruby.l1_cntrl16.mandatoryQueue.avg_stall_time   482.782144                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl16.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl16.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl16.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl16.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl16.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl16.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl16.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl16.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl16.requestFromL1Cache.avg_buf_msgs     0.005343                       # Average number of messages in buffer
system.ruby.l1_cntrl16.requestFromL1Cache.avg_stall_time   965.563863                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.requestToL1Cache.avg_buf_msgs     0.003298                       # Average number of messages in buffer
system.ruby.l1_cntrl16.requestToL1Cache.avg_stall_time  3379.943326                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.responseFromL1Cache.avg_buf_msgs     0.009178                       # Average number of messages in buffer
system.ruby.l1_cntrl16.responseFromL1Cache.avg_stall_time   965.219905                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.responseToL1Cache.avg_buf_msgs     0.004683                       # Average number of messages in buffer
system.ruby.l1_cntrl16.responseToL1Cache.avg_stall_time  4112.866852                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl16.unblockFromL1Cache.avg_buf_msgs     0.002638                       # Average number of messages in buffer
system.ruby.l1_cntrl16.unblockFromL1Cache.avg_stall_time   482.775022                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.L1Dcache.demand_accesses       108372                       # Number of cache demand accesses
system.ruby.l1_cntrl17.L1Dcache.demand_hits        95839                       # Number of cache demand hits
system.ruby.l1_cntrl17.L1Dcache.demand_misses        12533                       # Number of cache demand misses
system.ruby.l1_cntrl17.L1Icache.demand_accesses        64391                       # Number of cache demand accesses
system.ruby.l1_cntrl17.L1Icache.demand_hits        64364                       # Number of cache demand hits
system.ruby.l1_cntrl17.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl17.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl17.mandatoryQueue.avg_buf_msgs     0.036726                       # Average number of messages in buffer
system.ruby.l1_cntrl17.mandatoryQueue.avg_stall_time   482.702213                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl17.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl17.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl17.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl17.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl17.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl17.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl17.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl17.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl17.requestFromL1Cache.avg_buf_msgs     0.005340                       # Average number of messages in buffer
system.ruby.l1_cntrl17.requestFromL1Cache.avg_stall_time   965.404001                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.requestToL1Cache.avg_buf_msgs     0.003376                       # Average number of messages in buffer
system.ruby.l1_cntrl17.requestToL1Cache.avg_stall_time  3377.980026                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.responseFromL1Cache.avg_buf_msgs     0.009367                       # Average number of messages in buffer
system.ruby.l1_cntrl17.responseFromL1Cache.avg_stall_time   965.050478                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.responseToL1Cache.avg_buf_msgs     0.004151                       # Average number of messages in buffer
system.ruby.l1_cntrl17.responseToL1Cache.avg_stall_time  4013.644463                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl17.unblockFromL1Cache.avg_buf_msgs     0.002419                       # Average number of messages in buffer
system.ruby.l1_cntrl17.unblockFromL1Cache.avg_stall_time   482.693497                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.L1Dcache.demand_accesses       108861                       # Number of cache demand accesses
system.ruby.l1_cntrl18.L1Dcache.demand_hits        96275                       # Number of cache demand hits
system.ruby.l1_cntrl18.L1Dcache.demand_misses        12586                       # Number of cache demand misses
system.ruby.l1_cntrl18.L1Icache.demand_accesses        64721                       # Number of cache demand accesses
system.ruby.l1_cntrl18.L1Icache.demand_hits        64694                       # Number of cache demand hits
system.ruby.l1_cntrl18.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl18.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl18.mandatoryQueue.avg_buf_msgs     0.036900                       # Average number of messages in buffer
system.ruby.l1_cntrl18.mandatoryQueue.avg_stall_time   482.620475                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl18.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl18.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl18.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl18.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl18.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl18.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl18.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl18.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl18.requestFromL1Cache.avg_buf_msgs     0.005363                       # Average number of messages in buffer
system.ruby.l1_cntrl18.requestFromL1Cache.avg_stall_time   965.240526                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.requestToL1Cache.avg_buf_msgs     0.002221                       # Average number of messages in buffer
system.ruby.l1_cntrl18.requestToL1Cache.avg_stall_time  3377.496721                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.responseFromL1Cache.avg_buf_msgs     0.004782                       # Average number of messages in buffer
system.ruby.l1_cntrl18.responseFromL1Cache.avg_stall_time   964.913362                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.responseToL1Cache.avg_buf_msgs     0.005236                       # Average number of messages in buffer
system.ruby.l1_cntrl18.responseToL1Cache.avg_stall_time  4226.235394                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl18.unblockFromL1Cache.avg_buf_msgs     0.002048                       # Average number of messages in buffer
system.ruby.l1_cntrl18.unblockFromL1Cache.avg_stall_time   482.613354                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.L1Dcache.demand_accesses       108265                       # Number of cache demand accesses
system.ruby.l1_cntrl19.L1Dcache.demand_hits        95735                       # Number of cache demand hits
system.ruby.l1_cntrl19.L1Dcache.demand_misses        12530                       # Number of cache demand misses
system.ruby.l1_cntrl19.L1Icache.demand_accesses        63695                       # Number of cache demand accesses
system.ruby.l1_cntrl19.L1Icache.demand_hits        63668                       # Number of cache demand hits
system.ruby.l1_cntrl19.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl19.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl19.mandatoryQueue.avg_buf_msgs     0.036556                       # Average number of messages in buffer
system.ruby.l1_cntrl19.mandatoryQueue.avg_stall_time   482.552449                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl19.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl19.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl19.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl19.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl19.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl19.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl19.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl19.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl19.requestFromL1Cache.avg_buf_msgs     0.005339                       # Average number of messages in buffer
system.ruby.l1_cntrl19.requestFromL1Cache.avg_stall_time   965.104473                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.requestToL1Cache.avg_buf_msgs     0.003309                       # Average number of messages in buffer
system.ruby.l1_cntrl19.requestToL1Cache.avg_stall_time  3377.555606                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.responseFromL1Cache.avg_buf_msgs     0.009243                       # Average number of messages in buffer
system.ruby.l1_cntrl19.responseFromL1Cache.avg_stall_time   964.764980                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.responseToL1Cache.avg_buf_msgs     0.004664                       # Average number of messages in buffer
system.ruby.l1_cntrl19.responseToL1Cache.avg_stall_time  4196.457866                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl19.unblockFromL1Cache.avg_buf_msgs     0.002645                       # Average number of messages in buffer
system.ruby.l1_cntrl19.unblockFromL1Cache.avg_stall_time   482.547241                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses       110892                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits        98359                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        12533                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses        69608                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits        69580                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           28                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.038371                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   484.104403                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.005340                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   968.208381                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.003311                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3387.765595                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.009240                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   967.875903                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.004656                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  4189.100535                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.002641                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   484.099195                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.L1Dcache.demand_accesses       107699                       # Number of cache demand accesses
system.ruby.l1_cntrl20.L1Dcache.demand_hits        95167                       # Number of cache demand hits
system.ruby.l1_cntrl20.L1Dcache.demand_misses        12532                       # Number of cache demand misses
system.ruby.l1_cntrl20.L1Icache.demand_accesses        63249                       # Number of cache demand accesses
system.ruby.l1_cntrl20.L1Icache.demand_hits        63222                       # Number of cache demand hits
system.ruby.l1_cntrl20.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl20.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl20.mandatoryQueue.avg_buf_msgs     0.036340                       # Average number of messages in buffer
system.ruby.l1_cntrl20.mandatoryQueue.avg_stall_time   482.463590                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl20.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl20.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl20.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl20.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl20.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl20.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl20.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl20.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl20.requestFromL1Cache.avg_buf_msgs     0.005340                       # Average number of messages in buffer
system.ruby.l1_cntrl20.requestFromL1Cache.avg_stall_time   964.926755                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.requestToL1Cache.avg_buf_msgs     0.003302                       # Average number of messages in buffer
system.ruby.l1_cntrl20.requestToL1Cache.avg_stall_time  3378.050072                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.responseFromL1Cache.avg_buf_msgs     0.009214                       # Average number of messages in buffer
system.ruby.l1_cntrl20.responseFromL1Cache.avg_stall_time   964.608095                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.responseToL1Cache.avg_buf_msgs     0.005018                       # Average number of messages in buffer
system.ruby.l1_cntrl20.responseToL1Cache.avg_stall_time  4200.267441                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl20.unblockFromL1Cache.avg_buf_msgs     0.002642                       # Average number of messages in buffer
system.ruby.l1_cntrl20.unblockFromL1Cache.avg_stall_time   482.457425                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.L1Dcache.demand_accesses       108506                       # Number of cache demand accesses
system.ruby.l1_cntrl21.L1Dcache.demand_hits        95908                       # Number of cache demand hits
system.ruby.l1_cntrl21.L1Dcache.demand_misses        12598                       # Number of cache demand misses
system.ruby.l1_cntrl21.L1Icache.demand_accesses        64023                       # Number of cache demand accesses
system.ruby.l1_cntrl21.L1Icache.demand_hits        63996                       # Number of cache demand hits
system.ruby.l1_cntrl21.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl21.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl21.mandatoryQueue.avg_buf_msgs     0.036677                       # Average number of messages in buffer
system.ruby.l1_cntrl21.mandatoryQueue.avg_stall_time   482.389505                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl21.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl21.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl21.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl21.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl21.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl21.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl21.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl21.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl21.requestFromL1Cache.avg_buf_msgs     0.005368                       # Average number of messages in buffer
system.ruby.l1_cntrl21.requestFromL1Cache.avg_stall_time   964.778585                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.requestToL1Cache.avg_buf_msgs     0.002786                       # Average number of messages in buffer
system.ruby.l1_cntrl21.requestToL1Cache.avg_stall_time  3376.136410                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.responseFromL1Cache.avg_buf_msgs     0.005917                       # Average number of messages in buffer
system.ruby.l1_cntrl21.responseFromL1Cache.avg_stall_time   964.434415                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.responseToL1Cache.avg_buf_msgs     0.004076                       # Average number of messages in buffer
system.ruby.l1_cntrl21.responseToL1Cache.avg_stall_time  6231.869135                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl21.unblockFromL1Cache.avg_buf_msgs     0.001487                       # Average number of messages in buffer
system.ruby.l1_cntrl21.unblockFromL1Cache.avg_stall_time   482.383234                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.L1Dcache.demand_accesses       107564                       # Number of cache demand accesses
system.ruby.l1_cntrl22.L1Dcache.demand_hits        95020                       # Number of cache demand hits
system.ruby.l1_cntrl22.L1Dcache.demand_misses        12544                       # Number of cache demand misses
system.ruby.l1_cntrl22.L1Icache.demand_accesses        62818                       # Number of cache demand accesses
system.ruby.l1_cntrl22.L1Icache.demand_hits        62791                       # Number of cache demand hits
system.ruby.l1_cntrl22.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl22.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl22.mandatoryQueue.avg_buf_msgs     0.036220                       # Average number of messages in buffer
system.ruby.l1_cntrl22.mandatoryQueue.avg_stall_time   482.299689                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl22.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl22.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl22.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl22.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl22.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl22.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl22.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl22.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl22.requestFromL1Cache.avg_buf_msgs     0.005345                       # Average number of messages in buffer
system.ruby.l1_cntrl22.requestFromL1Cache.avg_stall_time   964.598954                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.requestToL1Cache.avg_buf_msgs     0.003862                       # Average number of messages in buffer
system.ruby.l1_cntrl22.requestToL1Cache.avg_stall_time  3376.432217                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.responseFromL1Cache.avg_buf_msgs     0.010251                       # Average number of messages in buffer
system.ruby.l1_cntrl22.responseFromL1Cache.avg_stall_time   964.227361                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.responseToL1Cache.avg_buf_msgs     0.003030                       # Average number of messages in buffer
system.ruby.l1_cntrl22.responseToL1Cache.avg_stall_time  4127.826988                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl22.unblockFromL1Cache.avg_buf_msgs     0.002602                       # Average number of messages in buffer
system.ruby.l1_cntrl22.unblockFromL1Cache.avg_stall_time   482.291824                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.L1Dcache.demand_accesses       107456                       # Number of cache demand accesses
system.ruby.l1_cntrl23.L1Dcache.demand_hits        94903                       # Number of cache demand hits
system.ruby.l1_cntrl23.L1Dcache.demand_misses        12553                       # Number of cache demand misses
system.ruby.l1_cntrl23.L1Icache.demand_accesses        62545                       # Number of cache demand accesses
system.ruby.l1_cntrl23.L1Icache.demand_hits        62518                       # Number of cache demand hits
system.ruby.l1_cntrl23.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl23.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl23.mandatoryQueue.avg_buf_msgs     0.036139                       # Average number of messages in buffer
system.ruby.l1_cntrl23.mandatoryQueue.avg_stall_time   482.188190                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl23.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl23.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl23.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl23.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl23.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl23.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl23.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl23.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl23.requestFromL1Cache.avg_buf_msgs     0.005349                       # Average number of messages in buffer
system.ruby.l1_cntrl23.requestFromL1Cache.avg_stall_time   964.375955                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.requestToL1Cache.avg_buf_msgs     0.003277                       # Average number of messages in buffer
system.ruby.l1_cntrl23.requestToL1Cache.avg_stall_time  3374.165457                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.responseFromL1Cache.avg_buf_msgs     0.009010                       # Average number of messages in buffer
system.ruby.l1_cntrl23.responseFromL1Cache.avg_stall_time   964.024557                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.responseToL1Cache.avg_buf_msgs     0.004761                       # Average number of messages in buffer
system.ruby.l1_cntrl23.responseToL1Cache.avg_stall_time  4271.708039                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl23.unblockFromL1Cache.avg_buf_msgs     0.002612                       # Average number of messages in buffer
system.ruby.l1_cntrl23.unblockFromL1Cache.avg_stall_time   482.182982                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.L1Dcache.demand_accesses       107514                       # Number of cache demand accesses
system.ruby.l1_cntrl24.L1Dcache.demand_hits        94982                       # Number of cache demand hits
system.ruby.l1_cntrl24.L1Dcache.demand_misses        12532                       # Number of cache demand misses
system.ruby.l1_cntrl24.L1Icache.demand_accesses        62023                       # Number of cache demand accesses
system.ruby.l1_cntrl24.L1Icache.demand_hits        61996                       # Number of cache demand hits
system.ruby.l1_cntrl24.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl24.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl24.mandatoryQueue.avg_buf_msgs     0.036040                       # Average number of messages in buffer
system.ruby.l1_cntrl24.mandatoryQueue.avg_stall_time   482.099437                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl24.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl24.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl24.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl24.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl24.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl24.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl24.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl24.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl24.requestFromL1Cache.avg_buf_msgs     0.005340                       # Average number of messages in buffer
system.ruby.l1_cntrl24.requestFromL1Cache.avg_stall_time   964.198449                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.requestToL1Cache.avg_buf_msgs     0.003310                       # Average number of messages in buffer
system.ruby.l1_cntrl24.requestToL1Cache.avg_stall_time  3374.792573                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.responseFromL1Cache.avg_buf_msgs     0.009246                       # Average number of messages in buffer
system.ruby.l1_cntrl24.responseFromL1Cache.avg_stall_time   963.843863                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.responseToL1Cache.avg_buf_msgs     0.004650                       # Average number of messages in buffer
system.ruby.l1_cntrl24.responseToL1Cache.avg_stall_time  4108.903803                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl24.unblockFromL1Cache.avg_buf_msgs     0.002640                       # Average number of messages in buffer
system.ruby.l1_cntrl24.unblockFromL1Cache.avg_stall_time   482.094229                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.L1Dcache.demand_accesses       107212                       # Number of cache demand accesses
system.ruby.l1_cntrl25.L1Dcache.demand_hits        94665                       # Number of cache demand hits
system.ruby.l1_cntrl25.L1Dcache.demand_misses        12547                       # Number of cache demand misses
system.ruby.l1_cntrl25.L1Icache.demand_accesses        61912                       # Number of cache demand accesses
system.ruby.l1_cntrl25.L1Icache.demand_hits        61884                       # Number of cache demand hits
system.ruby.l1_cntrl25.L1Icache.demand_misses           28                       # Number of cache demand misses
system.ruby.l1_cntrl25.fully_busy_cycles            7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl25.mandatoryQueue.avg_buf_msgs     0.035953                       # Average number of messages in buffer
system.ruby.l1_cntrl25.mandatoryQueue.avg_stall_time   481.995166                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl25.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl25.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl25.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl25.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl25.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl25.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl25.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl25.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl25.requestFromL1Cache.avg_buf_msgs     0.005346                       # Average number of messages in buffer
system.ruby.l1_cntrl25.requestFromL1Cache.avg_stall_time   963.989907                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.requestToL1Cache.avg_buf_msgs     0.002714                       # Average number of messages in buffer
system.ruby.l1_cntrl25.requestToL1Cache.avg_stall_time  3373.408878                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.responseFromL1Cache.avg_buf_msgs     0.006811                       # Average number of messages in buffer
system.ruby.l1_cntrl25.responseFromL1Cache.avg_stall_time   963.807299                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.responseToL1Cache.avg_buf_msgs     0.005245                       # Average number of messages in buffer
system.ruby.l1_cntrl25.responseToL1Cache.avg_stall_time  4965.130954                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl25.unblockFromL1Cache.avg_buf_msgs     0.002053                       # Average number of messages in buffer
system.ruby.l1_cntrl25.unblockFromL1Cache.avg_stall_time   481.989958                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.L1Dcache.demand_accesses       107267                       # Number of cache demand accesses
system.ruby.l1_cntrl26.L1Dcache.demand_hits        94732                       # Number of cache demand hits
system.ruby.l1_cntrl26.L1Dcache.demand_misses        12535                       # Number of cache demand misses
system.ruby.l1_cntrl26.L1Icache.demand_accesses        61627                       # Number of cache demand accesses
system.ruby.l1_cntrl26.L1Icache.demand_hits        61600                       # Number of cache demand hits
system.ruby.l1_cntrl26.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl26.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl26.mandatoryQueue.avg_buf_msgs     0.035904                       # Average number of messages in buffer
system.ruby.l1_cntrl26.mandatoryQueue.avg_stall_time   481.909283                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl26.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl26.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl26.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl26.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl26.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl26.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl26.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl26.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl26.requestFromL1Cache.avg_buf_msgs     0.005341                       # Average number of messages in buffer
system.ruby.l1_cntrl26.requestFromL1Cache.avg_stall_time   963.818140                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.requestToL1Cache.avg_buf_msgs     0.003333                       # Average number of messages in buffer
system.ruby.l1_cntrl26.requestToL1Cache.avg_stall_time  3373.368700                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.responseFromL1Cache.avg_buf_msgs     0.009263                       # Average number of messages in buffer
system.ruby.l1_cntrl26.responseFromL1Cache.avg_stall_time   963.399567                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.responseToL1Cache.avg_buf_msgs     0.005733                       # Average number of messages in buffer
system.ruby.l1_cntrl26.responseToL1Cache.avg_stall_time  6130.160162                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl26.unblockFromL1Cache.avg_buf_msgs     0.002606                       # Average number of messages in buffer
system.ruby.l1_cntrl26.unblockFromL1Cache.avg_stall_time   481.904075                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.L1Dcache.demand_accesses       106642                       # Number of cache demand accesses
system.ruby.l1_cntrl27.L1Dcache.demand_hits        94111                       # Number of cache demand hits
system.ruby.l1_cntrl27.L1Dcache.demand_misses        12531                       # Number of cache demand misses
system.ruby.l1_cntrl27.L1Icache.demand_accesses        60756                       # Number of cache demand accesses
system.ruby.l1_cntrl27.L1Icache.demand_hits        60728                       # Number of cache demand hits
system.ruby.l1_cntrl27.L1Icache.demand_misses           28                       # Number of cache demand misses
system.ruby.l1_cntrl27.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl27.mandatoryQueue.avg_buf_msgs     0.035586                       # Average number of messages in buffer
system.ruby.l1_cntrl27.mandatoryQueue.avg_stall_time   481.832328                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl27.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl27.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl27.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl27.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl27.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl27.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl27.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl27.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl27.requestFromL1Cache.avg_buf_msgs     0.005340                       # Average number of messages in buffer
system.ruby.l1_cntrl27.requestFromL1Cache.avg_stall_time   963.664231                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.requestToL1Cache.avg_buf_msgs     0.003325                       # Average number of messages in buffer
system.ruby.l1_cntrl27.requestToL1Cache.avg_stall_time  3371.372450                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.responseFromL1Cache.avg_buf_msgs     0.009279                       # Average number of messages in buffer
system.ruby.l1_cntrl27.responseFromL1Cache.avg_stall_time   963.218022                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.responseToL1Cache.avg_buf_msgs     0.004647                       # Average number of messages in buffer
system.ruby.l1_cntrl27.responseToL1Cache.avg_stall_time  4128.332413                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl27.unblockFromL1Cache.avg_buf_msgs     0.002631                       # Average number of messages in buffer
system.ruby.l1_cntrl27.unblockFromL1Cache.avg_stall_time   481.824675                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.L1Dcache.demand_accesses       145994                       # Number of cache demand accesses
system.ruby.l1_cntrl28.L1Dcache.demand_hits       130973                       # Number of cache demand hits
system.ruby.l1_cntrl28.L1Dcache.demand_misses        15021                       # Number of cache demand misses
system.ruby.l1_cntrl28.L1Icache.demand_accesses       100114                       # Number of cache demand accesses
system.ruby.l1_cntrl28.L1Icache.demand_hits       100086                       # Number of cache demand hits
system.ruby.l1_cntrl28.L1Icache.demand_misses           28                       # Number of cache demand misses
system.ruby.l1_cntrl28.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl28.mandatoryQueue.avg_buf_msgs     0.052318                       # Average number of messages in buffer
system.ruby.l1_cntrl28.mandatoryQueue.avg_stall_time   481.694894                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl28.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl28.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl28.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl28.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl28.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl28.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl28.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl28.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl28.requestFromL1Cache.avg_buf_msgs     0.006398                       # Average number of messages in buffer
system.ruby.l1_cntrl28.requestFromL1Cache.avg_stall_time   963.389363                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.requestToL1Cache.avg_buf_msgs     0.004398                       # Average number of messages in buffer
system.ruby.l1_cntrl28.requestToL1Cache.avg_stall_time  3371.087696                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.responseFromL1Cache.avg_buf_msgs     0.011357                       # Average number of messages in buffer
system.ruby.l1_cntrl28.responseFromL1Cache.avg_stall_time   963.085583                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.responseToL1Cache.avg_buf_msgs     0.003534                       # Average number of messages in buffer
system.ruby.l1_cntrl28.responseToL1Cache.avg_stall_time  4169.292902                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl28.unblockFromL1Cache.avg_buf_msgs     0.002105                       # Average number of messages in buffer
system.ruby.l1_cntrl28.unblockFromL1Cache.avg_stall_time   481.687773                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.L1Dcache.demand_accesses       106358                       # Number of cache demand accesses
system.ruby.l1_cntrl29.L1Dcache.demand_hits        93826                       # Number of cache demand hits
system.ruby.l1_cntrl29.L1Dcache.demand_misses        12532                       # Number of cache demand misses
system.ruby.l1_cntrl29.L1Icache.demand_accesses        60395                       # Number of cache demand accesses
system.ruby.l1_cntrl29.L1Icache.demand_hits        60367                       # Number of cache demand hits
system.ruby.l1_cntrl29.L1Icache.demand_misses           28                       # Number of cache demand misses
system.ruby.l1_cntrl29.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl29.mandatoryQueue.avg_buf_msgs     0.035449                       # Average number of messages in buffer
system.ruby.l1_cntrl29.mandatoryQueue.avg_stall_time   481.622935                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl29.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl29.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl29.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl29.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl29.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl29.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl29.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl29.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl29.requestFromL1Cache.avg_buf_msgs     0.005340                       # Average number of messages in buffer
system.ruby.l1_cntrl29.requestFromL1Cache.avg_stall_time   963.245445                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.requestToL1Cache.avg_buf_msgs     0.003431                       # Average number of messages in buffer
system.ruby.l1_cntrl29.requestToL1Cache.avg_stall_time  3371.873399                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.responseFromL1Cache.avg_buf_msgs     0.009476                       # Average number of messages in buffer
system.ruby.l1_cntrl29.responseFromL1Cache.avg_stall_time   962.901062                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.responseToL1Cache.avg_buf_msgs     0.005089                       # Average number of messages in buffer
system.ruby.l1_cntrl29.responseToL1Cache.avg_stall_time  4187.018721                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl29.unblockFromL1Cache.avg_buf_msgs     0.002532                       # Average number of messages in buffer
system.ruby.l1_cntrl29.unblockFromL1Cache.avg_stall_time   481.615601                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses       111102                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits        98572                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        12530                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses        69145                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits        69117                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           28                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.038317                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   484.011080                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.005339                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   968.021734                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.003317                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3387.360839                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.009260                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   967.666510                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.004658                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  4183.407378                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.002637                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time   484.005872                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.L1Dcache.demand_accesses       106292                       # Number of cache demand accesses
system.ruby.l1_cntrl30.L1Dcache.demand_hits        93764                       # Number of cache demand hits
system.ruby.l1_cntrl30.L1Dcache.demand_misses        12528                       # Number of cache demand misses
system.ruby.l1_cntrl30.L1Icache.demand_accesses        59878                       # Number of cache demand accesses
system.ruby.l1_cntrl30.L1Icache.demand_hits        59851                       # Number of cache demand hits
system.ruby.l1_cntrl30.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl30.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl30.mandatoryQueue.avg_buf_msgs     0.035325                       # Average number of messages in buffer
system.ruby.l1_cntrl30.mandatoryQueue.avg_stall_time   481.531206                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl30.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl30.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl30.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl30.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl30.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl30.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl30.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl30.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl30.requestFromL1Cache.avg_buf_msgs     0.005338                       # Average number of messages in buffer
system.ruby.l1_cntrl30.requestFromL1Cache.avg_stall_time   963.061987                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.requestToL1Cache.avg_buf_msgs     0.003296                       # Average number of messages in buffer
system.ruby.l1_cntrl30.requestToL1Cache.avg_stall_time  3370.918375                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.responseFromL1Cache.avg_buf_msgs     0.009192                       # Average number of messages in buffer
system.ruby.l1_cntrl30.responseFromL1Cache.avg_stall_time   962.860884                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.responseToL1Cache.avg_buf_msgs     0.004299                       # Average number of messages in buffer
system.ruby.l1_cntrl30.responseToL1Cache.avg_stall_time  6562.768091                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl30.unblockFromL1Cache.avg_buf_msgs     0.002456                       # Average number of messages in buffer
system.ruby.l1_cntrl30.unblockFromL1Cache.avg_stall_time   481.525998                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.L1Dcache.demand_accesses       106290                       # Number of cache demand accesses
system.ruby.l1_cntrl31.L1Dcache.demand_hits        93741                       # Number of cache demand hits
system.ruby.l1_cntrl31.L1Dcache.demand_misses        12549                       # Number of cache demand misses
system.ruby.l1_cntrl31.L1Icache.demand_accesses        59810                       # Number of cache demand accesses
system.ruby.l1_cntrl31.L1Icache.demand_hits        59782                       # Number of cache demand hits
system.ruby.l1_cntrl31.L1Icache.demand_misses           28                       # Number of cache demand misses
system.ruby.l1_cntrl31.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl31.mandatoryQueue.avg_buf_msgs     0.035310                       # Average number of messages in buffer
system.ruby.l1_cntrl31.mandatoryQueue.avg_stall_time   481.460310                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl31.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl31.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl31.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl31.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl31.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl31.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl31.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl31.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl31.requestFromL1Cache.avg_buf_msgs     0.005347                       # Average number of messages in buffer
system.ruby.l1_cntrl31.requestFromL1Cache.avg_stall_time   962.920195                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.requestToL1Cache.avg_buf_msgs     0.003303                       # Average number of messages in buffer
system.ruby.l1_cntrl31.requestToL1Cache.avg_stall_time  3370.968332                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.responseFromL1Cache.avg_buf_msgs     0.009191                       # Average number of messages in buffer
system.ruby.l1_cntrl31.responseFromL1Cache.avg_stall_time   962.724619                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.responseToL1Cache.avg_buf_msgs     0.005223                       # Average number of messages in buffer
system.ruby.l1_cntrl31.responseToL1Cache.avg_stall_time  4211.670119                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl31.unblockFromL1Cache.avg_buf_msgs     0.002633                       # Average number of messages in buffer
system.ruby.l1_cntrl31.unblockFromL1Cache.avg_stall_time   481.454039                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses       110796                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits        98253                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        12543                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses        69050                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits        69022                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           28                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.038232                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   483.926366                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.005345                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   967.852307                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.002738                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3386.442485                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.006883                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   967.514727                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.005241                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  5505.772889                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.002606                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time   483.919563                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses       110633                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits        98086                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        12547                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses        68660                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits        68633                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.038114                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   483.843778                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.005346                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   967.687131                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.003324                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3387.048343                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.009209                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   967.300657                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.004655                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  4207.688479                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.002608                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time   483.836763                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses       111738                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits        99135                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        12603                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses        69603                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits        69576                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.038550                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   483.743758                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.005370                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   967.487091                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.003844                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  3385.674852                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.010115                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   967.117836                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.004125                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  4239.092983                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.002033                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time   483.738550                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       110297                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits        97748                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        12549                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses        68089                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits        68062                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.037922                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   483.633960                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.005347                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   967.267494                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.002760                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  3385.245118                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.006961                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   966.928001                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.005250                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  5474.788871                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.002601                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time   483.628751                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses       109983                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits        97450                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        12533                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses        67431                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits        67404                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.037715                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   483.545525                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.005340                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   967.090626                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.003303                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  3384.768934                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.009218                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   966.674178                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.004665                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  4068.617075                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.002643                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time   483.540317                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       111295                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits        98661                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        12634                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses        68627                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits        68600                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           27                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.038248                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   483.446994                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.005383                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   966.893562                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.003915                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  3383.436471                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.010402                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   966.577453                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.004101                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  4057.485334                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.002032                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time   483.441786                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000594                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.997662                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.077983                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   490.747906                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs    28.503311                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time 55547.365876                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls      5594707                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses       400585                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits       201060                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses       199525                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles       1406058                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.069048                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   715.785692                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.036177                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  8516.808209                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.078114                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3500.719802                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size           16                      
system.ruby.latency_hist_seqr::max_bucket          159                      
system.ruby.latency_hist_seqr::samples        5636842                      
system.ruby.latency_hist_seqr::mean          0.000028                      
system.ruby.latency_hist_seqr::stdev         0.066549                      
system.ruby.latency_hist_seqr            |     5636841    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.latency_hist_seqr::total          5636842                      
system.ruby.miss_latency_hist_seqr::bucket_size           16                      
system.ruby.miss_latency_hist_seqr::max_bucket          159                      
system.ruby.miss_latency_hist_seqr::samples       400584                      
system.ruby.miss_latency_hist_seqr::mean     0.000394                      
system.ruby.miss_latency_hist_seqr::stdev     0.249638                      
system.ruby.miss_latency_hist_seqr       |      400583    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       400584                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.002277                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  2110.529605                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_buf_msgs     0.002545                       # Average number of messages in buffer
system.ruby.network.int_link_buffers001.avg_stall_time  1998.172648                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.001676                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time  1499.899555                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers003.avg_buf_msgs     0.002175                       # Average number of messages in buffer
system.ruby.network.int_link_buffers003.avg_stall_time  2157.452057                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers004.avg_buf_msgs     0.003417                       # Average number of messages in buffer
system.ruby.network.int_link_buffers004.avg_stall_time  2126.813589                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers005.avg_buf_msgs     0.002120                       # Average number of messages in buffer
system.ruby.network.int_link_buffers005.avg_stall_time  1452.603384                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers006.avg_buf_msgs     0.002670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers006.avg_stall_time  1936.449075                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers007.avg_buf_msgs     0.004620                       # Average number of messages in buffer
system.ruby.network.int_link_buffers007.avg_stall_time  2058.536544                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers008.avg_buf_msgs     0.002641                       # Average number of messages in buffer
system.ruby.network.int_link_buffers008.avg_stall_time  1452.296947                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers009.avg_buf_msgs     0.002670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers009.avg_stall_time  1936.113621                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers010.avg_buf_msgs     0.004630                       # Average number of messages in buffer
system.ruby.network.int_link_buffers010.avg_stall_time  2059.167062                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers011.avg_buf_msgs     0.002637                       # Average number of messages in buffer
system.ruby.network.int_link_buffers011.avg_stall_time  1452.016977                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers012.avg_buf_msgs     0.002672                       # Average number of messages in buffer
system.ruby.network.int_link_buffers012.avg_stall_time  1946.905127                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers013.avg_buf_msgs     0.003441                       # Average number of messages in buffer
system.ruby.network.int_link_buffers013.avg_stall_time  1979.467567                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers014.avg_buf_msgs     0.002606                       # Average number of messages in buffer
system.ruby.network.int_link_buffers014.avg_stall_time  1451.758052                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers015.avg_buf_msgs     0.002673                       # Average number of messages in buffer
system.ruby.network.int_link_buffers015.avg_stall_time  1935.409550                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers016.avg_buf_msgs     0.004604                       # Average number of messages in buffer
system.ruby.network.int_link_buffers016.avg_stall_time  2050.190580                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers017.avg_buf_msgs     0.002608                       # Average number of messages in buffer
system.ruby.network.int_link_buffers017.avg_stall_time  1451.509650                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers018.avg_buf_msgs     0.002685                       # Average number of messages in buffer
system.ruby.network.int_link_buffers018.avg_stall_time  1946.105075                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers019.avg_buf_msgs     0.005058                       # Average number of messages in buffer
system.ruby.network.int_link_buffers019.avg_stall_time  2037.144855                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers020.avg_buf_msgs     0.002033                       # Average number of messages in buffer
system.ruby.network.int_link_buffers020.avg_stall_time  1451.215012                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers021.avg_buf_msgs     0.002673                       # Average number of messages in buffer
system.ruby.network.int_link_buffers021.avg_stall_time  1934.602376                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers022.avg_buf_msgs     0.003481                       # Average number of messages in buffer
system.ruby.network.int_link_buffers022.avg_stall_time  1980.070450                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers023.avg_buf_msgs     0.002601                       # Average number of messages in buffer
system.ruby.network.int_link_buffers023.avg_stall_time  1450.885616                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers024.avg_buf_msgs     0.002670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers024.avg_stall_time  1934.248746                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers025.avg_buf_msgs     0.004609                       # Average number of messages in buffer
system.ruby.network.int_link_buffers025.avg_stall_time  2070.539341                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers026.avg_buf_msgs     0.002643                       # Average number of messages in buffer
system.ruby.network.int_link_buffers026.avg_stall_time  1450.620314                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers027.avg_buf_msgs     0.002691                       # Average number of messages in buffer
system.ruby.network.int_link_buffers027.avg_stall_time  1933.821563                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers028.avg_buf_msgs     0.005201                       # Average number of messages in buffer
system.ruby.network.int_link_buffers028.avg_stall_time  2037.113393                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers029.avg_buf_msgs     0.002032                       # Average number of messages in buffer
system.ruby.network.int_link_buffers029.avg_stall_time  1450.324719                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers030.avg_buf_msgs     0.002670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers030.avg_stall_time  1933.328798                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers031.avg_buf_msgs     0.004622                       # Average number of messages in buffer
system.ruby.network.int_link_buffers031.avg_stall_time  2037.988380                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers032.avg_buf_msgs     0.002637                       # Average number of messages in buffer
system.ruby.network.int_link_buffers032.avg_stall_time  1449.913692                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers033.avg_buf_msgs     0.002670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers033.avg_stall_time  1944.103936                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers034.avg_buf_msgs     0.004601                       # Average number of messages in buffer
system.ruby.network.int_link_buffers034.avg_stall_time  2051.050261                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers035.avg_buf_msgs     0.002618                       # Average number of messages in buffer
system.ruby.network.int_link_buffers035.avg_stall_time  1449.644882                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers036.avg_buf_msgs     0.002669                       # Average number of messages in buffer
system.ruby.network.int_link_buffers036.avg_stall_time  1932.549367                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers037.avg_buf_msgs     0.004598                       # Average number of messages in buffer
system.ruby.network.int_link_buffers037.avg_stall_time  2053.376757                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers038.avg_buf_msgs     0.002623                       # Average number of messages in buffer
system.ruby.network.int_link_buffers038.avg_stall_time  1449.343866                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers039.avg_buf_msgs     0.002670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers039.avg_stall_time  1932.446158                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers040.avg_buf_msgs     0.004603                       # Average number of messages in buffer
system.ruby.network.int_link_buffers040.avg_stall_time  2052.137830                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers041.avg_buf_msgs     0.002635                       # Average number of messages in buffer
system.ruby.network.int_link_buffers041.avg_stall_time  1449.072824                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers042.avg_buf_msgs     0.002671                       # Average number of messages in buffer
system.ruby.network.int_link_buffers042.avg_stall_time  1931.861027                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers043.avg_buf_msgs     0.004625                       # Average number of messages in buffer
system.ruby.network.int_link_buffers043.avg_stall_time  2071.828863                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers044.avg_buf_msgs     0.002637                       # Average number of messages in buffer
system.ruby.network.int_link_buffers044.avg_stall_time  1448.820596                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers045.avg_buf_msgs     0.002671                       # Average number of messages in buffer
system.ruby.network.int_link_buffers045.avg_stall_time  1942.657529                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers046.avg_buf_msgs     0.004583                       # Average number of messages in buffer
system.ruby.network.int_link_buffers046.avg_stall_time  2048.061785                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers047.avg_buf_msgs     0.002621                       # Average number of messages in buffer
system.ruby.network.int_link_buffers047.avg_stall_time  1448.562628                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers048.avg_buf_msgs     0.002672                       # Average number of messages in buffer
system.ruby.network.int_link_buffers048.avg_stall_time  1931.197878                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers049.avg_buf_msgs     0.004589                       # Average number of messages in buffer
system.ruby.network.int_link_buffers049.avg_stall_time  2066.638464                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers050.avg_buf_msgs     0.002638                       # Average number of messages in buffer
system.ruby.network.int_link_buffers050.avg_stall_time  1448.324430                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers051.avg_buf_msgs     0.002670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers051.avg_stall_time  1941.927735                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers052.avg_buf_msgs     0.004683                       # Average number of messages in buffer
system.ruby.network.int_link_buffers052.avg_stall_time  2059.930549                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers053.avg_buf_msgs     0.002419                       # Average number of messages in buffer
system.ruby.network.int_link_buffers053.avg_stall_time  1448.079854                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers054.avg_buf_msgs     0.002681                       # Average number of messages in buffer
system.ruby.network.int_link_buffers054.avg_stall_time  1941.542005                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers055.avg_buf_msgs     0.002391                       # Average number of messages in buffer
system.ruby.network.int_link_buffers055.avg_stall_time  1944.224469                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers056.avg_buf_msgs     0.002048                       # Average number of messages in buffer
system.ruby.network.int_link_buffers056.avg_stall_time  1447.839424                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers057.avg_buf_msgs     0.002669                       # Average number of messages in buffer
system.ruby.network.int_link_buffers057.avg_stall_time  1930.565659                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers058.avg_buf_msgs     0.004621                       # Average number of messages in buffer
system.ruby.network.int_link_buffers058.avg_stall_time  2059.681085                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers059.avg_buf_msgs     0.002645                       # Average number of messages in buffer
system.ruby.network.int_link_buffers059.avg_stall_time  1447.641085                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers060.avg_buf_msgs     0.002670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers060.avg_stall_time  1940.959425                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers061.avg_buf_msgs     0.004607                       # Average number of messages in buffer
system.ruby.network.int_link_buffers061.avg_stall_time  2042.792731                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers062.avg_buf_msgs     0.002642                       # Average number of messages in buffer
system.ruby.network.int_link_buffers062.avg_stall_time  1447.371638                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers063.avg_buf_msgs     0.002684                       # Average number of messages in buffer
system.ruby.network.int_link_buffers063.avg_stall_time  1940.636406                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers064.avg_buf_msgs     0.002959                       # Average number of messages in buffer
system.ruby.network.int_link_buffers064.avg_stall_time  1942.992770                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers065.avg_buf_msgs     0.001487                       # Average number of messages in buffer
system.ruby.network.int_link_buffers065.avg_stall_time  1447.149065                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers066.avg_buf_msgs     0.002672                       # Average number of messages in buffer
system.ruby.network.int_link_buffers066.avg_stall_time  1940.268533                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers067.avg_buf_msgs     0.005125                       # Average number of messages in buffer
system.ruby.network.int_link_buffers067.avg_stall_time  2026.651389                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers068.avg_buf_msgs     0.002602                       # Average number of messages in buffer
system.ruby.network.int_link_buffers068.avg_stall_time  1446.874834                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers069.avg_buf_msgs     0.002674                       # Average number of messages in buffer
system.ruby.network.int_link_buffers069.avg_stall_time  1928.784648                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers070.avg_buf_msgs     0.004505                       # Average number of messages in buffer
system.ruby.network.int_link_buffers070.avg_stall_time  2028.247454                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers071.avg_buf_msgs     0.002612                       # Average number of messages in buffer
system.ruby.network.int_link_buffers071.avg_stall_time  1446.548308                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers072.avg_buf_msgs     0.002670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers072.avg_stall_time  1928.470452                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers073.avg_buf_msgs     0.004623                       # Average number of messages in buffer
system.ruby.network.int_link_buffers073.avg_stall_time  2052.457128                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers074.avg_buf_msgs     0.002640                       # Average number of messages in buffer
system.ruby.network.int_link_buffers074.avg_stall_time  1446.282049                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers075.avg_buf_msgs     0.002673                       # Average number of messages in buffer
system.ruby.network.int_link_buffers075.avg_stall_time  1939.074036                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers076.avg_buf_msgs     0.003406                       # Average number of messages in buffer
system.ruby.network.int_link_buffers076.avg_stall_time  1972.769538                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers077.avg_buf_msgs     0.002053                       # Average number of messages in buffer
system.ruby.network.int_link_buffers077.avg_stall_time  1445.969235                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers078.avg_buf_msgs     0.002670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers078.avg_stall_time  1927.712385                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers079.avg_buf_msgs     0.004632                       # Average number of messages in buffer
system.ruby.network.int_link_buffers079.avg_stall_time  2048.449534                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers080.avg_buf_msgs     0.002606                       # Average number of messages in buffer
system.ruby.network.int_link_buffers080.avg_stall_time  1445.711586                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers081.avg_buf_msgs     0.002670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers081.avg_stall_time  1927.396807                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers082.avg_buf_msgs     0.004639                       # Average number of messages in buffer
system.ruby.network.int_link_buffers082.avg_stall_time  2037.953942                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers083.avg_buf_msgs     0.002631                       # Average number of messages in buffer
system.ruby.network.int_link_buffers083.avg_stall_time  1445.473388                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers084.avg_buf_msgs     0.003199                       # Average number of messages in buffer
system.ruby.network.int_link_buffers084.avg_stall_time  1937.825755                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers085.avg_buf_msgs     0.005679                       # Average number of messages in buffer
system.ruby.network.int_link_buffers085.avg_stall_time  2026.368655                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers086.avg_buf_msgs     0.002105                       # Average number of messages in buffer
system.ruby.network.int_link_buffers086.avg_stall_time  1445.062680                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers087.avg_buf_msgs     0.002670                       # Average number of messages in buffer
system.ruby.network.int_link_buffers087.avg_stall_time  1926.576348                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers088.avg_buf_msgs     0.004738                       # Average number of messages in buffer
system.ruby.network.int_link_buffers088.avg_stall_time  2048.753526                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers089.avg_buf_msgs     0.002532                       # Average number of messages in buffer
system.ruby.network.int_link_buffers089.avg_stall_time  1444.846165                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers090.avg_buf_msgs     0.002669                       # Average number of messages in buffer
system.ruby.network.int_link_buffers090.avg_stall_time  1926.234304                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers091.avg_buf_msgs     0.004596                       # Average number of messages in buffer
system.ruby.network.int_link_buffers091.avg_stall_time  2046.577963                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers092.avg_buf_msgs     0.002456                       # Average number of messages in buffer
system.ruby.network.int_link_buffers092.avg_stall_time  1444.577355                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers093.avg_buf_msgs     0.002674                       # Average number of messages in buffer
system.ruby.network.int_link_buffers093.avg_stall_time  1926.826238                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers094.avg_buf_msgs     0.004595                       # Average number of messages in buffer
system.ruby.network.int_link_buffers094.avg_stall_time  2047.657135                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers095.avg_buf_msgs     0.002633                       # Average number of messages in buffer
system.ruby.network.int_link_buffers095.avg_stall_time  1444.361478                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers096.avg_buf_msgs     0.000297                       # Average number of messages in buffer
system.ruby.network.int_link_buffers096.avg_stall_time 61536.351262                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers097.avg_buf_msgs     0.043047                       # Average number of messages in buffer
system.ruby.network.int_link_buffers097.avg_stall_time  2646.737825                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers098.avg_buf_msgs     0.077983                       # Average number of messages in buffer
system.ruby.network.int_link_buffers098.avg_stall_time  1453.195212                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers100.avg_buf_msgs     0.000297                       # Average number of messages in buffer
system.ruby.network.int_link_buffers100.avg_stall_time  1499.953126                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers103.avg_buf_msgs     0.003190                       # Average number of messages in buffer
system.ruby.network.int_link_buffers103.avg_stall_time  3134.204210                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers104.avg_buf_msgs     0.002273                       # Average number of messages in buffer
system.ruby.network.int_link_buffers104.avg_stall_time  2421.455888                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers106.avg_buf_msgs     0.003809                       # Average number of messages in buffer
system.ruby.network.int_link_buffers106.avg_stall_time  3153.551418                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers107.avg_buf_msgs     0.002575                       # Average number of messages in buffer
system.ruby.network.int_link_buffers107.avg_stall_time  2420.535621                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers109.avg_buf_msgs     0.004656                       # Average number of messages in buffer
system.ruby.network.int_link_buffers109.avg_stall_time  3220.928717                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers110.avg_buf_msgs     0.003311                       # Average number of messages in buffer
system.ruby.network.int_link_buffers110.avg_stall_time  2419.890329                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers112.avg_buf_msgs     0.004658                       # Average number of messages in buffer
system.ruby.network.int_link_buffers112.avg_stall_time  3215.421145                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers113.avg_buf_msgs     0.003317                       # Average number of messages in buffer
system.ruby.network.int_link_buffers113.avg_stall_time  2419.694966                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers115.avg_buf_msgs     0.005241                       # Average number of messages in buffer
system.ruby.network.int_link_buffers115.avg_stall_time  4537.941203                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers116.avg_buf_msgs     0.002738                       # Average number of messages in buffer
system.ruby.network.int_link_buffers116.avg_stall_time  2418.928396                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers118.avg_buf_msgs     0.004655                       # Average number of messages in buffer
system.ruby.network.int_link_buffers118.avg_stall_time  3240.039613                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers119.avg_buf_msgs     0.003324                       # Average number of messages in buffer
system.ruby.network.int_link_buffers119.avg_stall_time  2419.748324                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers121.avg_buf_msgs     0.004125                       # Average number of messages in buffer
system.ruby.network.int_link_buffers121.avg_stall_time  3271.637780                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers122.avg_buf_msgs     0.003844                       # Average number of messages in buffer
system.ruby.network.int_link_buffers122.avg_stall_time  2418.557653                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers124.avg_buf_msgs     0.005250                       # Average number of messages in buffer
system.ruby.network.int_link_buffers124.avg_stall_time  4507.543910                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers125.avg_buf_msgs     0.002760                       # Average number of messages in buffer
system.ruby.network.int_link_buffers125.avg_stall_time  2418.317755                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers127.avg_buf_msgs     0.004665                       # Average number of messages in buffer
system.ruby.network.int_link_buffers127.avg_stall_time  3101.536228                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers128.avg_buf_msgs     0.003303                       # Average number of messages in buffer
system.ruby.network.int_link_buffers128.avg_stall_time  2418.095394                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers130.avg_buf_msgs     0.004101                       # Average number of messages in buffer
system.ruby.network.int_link_buffers130.avg_stall_time  3090.603251                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers131.avg_buf_msgs     0.003915                       # Average number of messages in buffer
system.ruby.network.int_link_buffers131.avg_stall_time  2416.859656                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers133.avg_buf_msgs     0.004685                       # Average number of messages in buffer
system.ruby.network.int_link_buffers133.avg_stall_time  3201.927504                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers134.avg_buf_msgs     0.003314                       # Average number of messages in buffer
system.ruby.network.int_link_buffers134.avg_stall_time  2415.982330                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers136.avg_buf_msgs     0.004669                       # Average number of messages in buffer
system.ruby.network.int_link_buffers136.avg_stall_time  3122.813020                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers137.avg_buf_msgs     0.003312                       # Average number of messages in buffer
system.ruby.network.int_link_buffers137.avg_stall_time  2415.204281                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers139.avg_buf_msgs     0.004667                       # Average number of messages in buffer
system.ruby.network.int_link_buffers139.avg_stall_time  3160.202357                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers140.avg_buf_msgs     0.003297                       # Average number of messages in buffer
system.ruby.network.int_link_buffers140.avg_stall_time  2415.720748                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers142.avg_buf_msgs     0.004658                       # Average number of messages in buffer
system.ruby.network.int_link_buffers142.avg_stall_time  3129.437932                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers143.avg_buf_msgs     0.003303                       # Average number of messages in buffer
system.ruby.network.int_link_buffers143.avg_stall_time  2414.325573                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers145.avg_buf_msgs     0.005064                       # Average number of messages in buffer
system.ruby.network.int_link_buffers145.avg_stall_time  3245.643153                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers146.avg_buf_msgs     0.003316                       # Average number of messages in buffer
system.ruby.network.int_link_buffers146.avg_stall_time  2415.284849                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers148.avg_buf_msgs     0.004664                       # Average number of messages in buffer
system.ruby.network.int_link_buffers148.avg_stall_time  3071.547936                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers149.avg_buf_msgs     0.003302                       # Average number of messages in buffer
system.ruby.network.int_link_buffers149.avg_stall_time  2414.921228                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers151.avg_buf_msgs     0.004683                       # Average number of messages in buffer
system.ruby.network.int_link_buffers151.avg_stall_time  3147.327011                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers152.avg_buf_msgs     0.003298                       # Average number of messages in buffer
system.ruby.network.int_link_buffers152.avg_stall_time  2414.724058                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers154.avg_buf_msgs     0.004151                       # Average number of messages in buffer
system.ruby.network.int_link_buffers154.avg_stall_time  3048.253642                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers155.avg_buf_msgs     0.003376                       # Average number of messages in buffer
system.ruby.network.int_link_buffers155.avg_stall_time  2412.930186                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers157.avg_buf_msgs     0.005236                       # Average number of messages in buffer
system.ruby.network.int_link_buffers157.avg_stall_time  3261.030156                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers158.avg_buf_msgs     0.002221                       # Average number of messages in buffer
system.ruby.network.int_link_buffers158.avg_stall_time  2412.583996                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers160.avg_buf_msgs     0.004664                       # Average number of messages in buffer
system.ruby.network.int_link_buffers160.avg_stall_time  3231.368698                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers161.avg_buf_msgs     0.003309                       # Average number of messages in buffer
system.ruby.network.int_link_buffers161.avg_stall_time  2412.791264                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers163.avg_buf_msgs     0.005018                       # Average number of messages in buffer
system.ruby.network.int_link_buffers163.avg_stall_time  3235.359606                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers164.avg_buf_msgs     0.003302                       # Average number of messages in buffer
system.ruby.network.int_link_buffers164.avg_stall_time  2413.442615                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers166.avg_buf_msgs     0.004076                       # Average number of messages in buffer
system.ruby.network.int_link_buffers166.avg_stall_time  5267.127751                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers167.avg_buf_msgs     0.002786                       # Average number of messages in buffer
system.ruby.network.int_link_buffers167.avg_stall_time  2411.702632                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers169.avg_buf_msgs     0.003030                       # Average number of messages in buffer
system.ruby.network.int_link_buffers169.avg_stall_time  3163.259284                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers170.avg_buf_msgs     0.003862                       # Average number of messages in buffer
system.ruby.network.int_link_buffers170.avg_stall_time  2412.205494                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers172.avg_buf_msgs     0.004761                       # Average number of messages in buffer
system.ruby.network.int_link_buffers172.avg_stall_time  3307.365247                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers173.avg_buf_msgs     0.003277                       # Average number of messages in buffer
system.ruby.network.int_link_buffers173.avg_stall_time  2410.141537                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers175.avg_buf_msgs     0.004650                       # Average number of messages in buffer
system.ruby.network.int_link_buffers175.avg_stall_time  3144.733201                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers176.avg_buf_msgs     0.003310                       # Average number of messages in buffer
system.ruby.network.int_link_buffers176.avg_stall_time  2410.949348                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers178.avg_buf_msgs     0.005245                       # Average number of messages in buffer
system.ruby.network.int_link_buffers178.avg_stall_time  4001.159967                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers179.avg_buf_msgs     0.002714                       # Average number of messages in buffer
system.ruby.network.int_link_buffers179.avg_stall_time  2409.602217                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers181.avg_buf_msgs     0.005733                       # Average number of messages in buffer
system.ruby.network.int_link_buffers181.avg_stall_time  5166.350100                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers182.avg_buf_msgs     0.003333                       # Average number of messages in buffer
system.ruby.network.int_link_buffers182.avg_stall_time  2409.969771                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers184.avg_buf_msgs     0.004647                       # Average number of messages in buffer
system.ruby.network.int_link_buffers184.avg_stall_time  3164.710060                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers185.avg_buf_msgs     0.003325                       # Average number of messages in buffer
system.ruby.network.int_link_buffers185.avg_stall_time  2408.155066                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers187.avg_buf_msgs     0.003534                       # Average number of messages in buffer
system.ruby.network.int_link_buffers187.avg_stall_time  3205.945843                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers188.avg_buf_msgs     0.004398                       # Average number of messages in buffer
system.ruby.network.int_link_buffers188.avg_stall_time  2408.002751                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers190.avg_buf_msgs     0.005089                       # Average number of messages in buffer
system.ruby.network.int_link_buffers190.avg_stall_time  3223.814942                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers191.avg_buf_msgs     0.003431                       # Average number of messages in buffer
system.ruby.network.int_link_buffers191.avg_stall_time  2408.972975                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers193.avg_buf_msgs     0.004299                       # Average number of messages in buffer
system.ruby.network.int_link_buffers193.avg_stall_time  5599.710356                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers194.avg_buf_msgs     0.003296                       # Average number of messages in buffer
system.ruby.network.int_link_buffers194.avg_stall_time  2408.058128                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers196.avg_buf_msgs     0.005223                       # Average number of messages in buffer
system.ruby.network.int_link_buffers196.avg_stall_time  3248.768206                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers197.avg_buf_msgs     0.003303                       # Average number of messages in buffer
system.ruby.network.int_link_buffers197.avg_stall_time  2408.244350                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers198.avg_buf_msgs     0.085166                       # Average number of messages in buffer
system.ruby.network.int_link_buffers198.avg_stall_time  3294.548125                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers199.avg_buf_msgs     0.036177                       # Average number of messages in buffer
system.ruby.network.int_link_buffers199.avg_stall_time  7516.841371                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers200.avg_buf_msgs     0.078114                       # Average number of messages in buffer
system.ruby.network.int_link_buffers200.avg_stall_time  2500.788679                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers201.avg_buf_msgs     0.000297                       # Average number of messages in buffer
system.ruby.network.int_link_buffers201.avg_stall_time 62536.347223                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control          9647544                      
system.ruby.network.msg_byte.Request_Control     10743168                      
system.ruby.network.msg_byte.Response_Control     17667816                      
system.ruby.network.msg_byte.Response_Data    200739808                      
system.ruby.network.msg_byte.Writeback_Control          288                      
system.ruby.network.msg_byte.Writeback_Data        11832                      
system.ruby.network.msg_count.Control         1205943                      
system.ruby.network.msg_count.Request_Control      1342896                      
system.ruby.network.msg_count.Response_Control      2208477                      
system.ruby.network.msg_count.Response_Data      1476028                      
system.ruby.network.msg_count.Writeback_Control           36                      
system.ruby.network.msg_count.Writeback_Data           87                      
system.ruby.network.routers00.msg_bytes.Control::0        85368                      
system.ruby.network.routers00.msg_bytes.Request_Control::2        85528                      
system.ruby.network.routers00.msg_bytes.Response_Control::1        86520                      
system.ruby.network.routers00.msg_bytes.Response_Control::2        63056                      
system.ruby.network.routers00.msg_bytes.Response_Data::1      2197896                      
system.ruby.network.routers00.msg_bytes.Writeback_Control::0           96                      
system.ruby.network.routers00.msg_bytes.Writeback_Data::0         3944                      
system.ruby.network.routers00.msg_count.Control::0        10671                      
system.ruby.network.routers00.msg_count.Request_Control::2        10691                      
system.ruby.network.routers00.msg_count.Response_Control::1        10815                      
system.ruby.network.routers00.msg_count.Response_Control::2         7882                      
system.ruby.network.routers00.msg_count.Response_Data::1        16161                      
system.ruby.network.routers00.msg_count.Writeback_Control::0           12                      
system.ruby.network.routers00.msg_count.Writeback_Data::0           29                      
system.ruby.network.routers00.percent_links_utilized     1.675682                      
system.ruby.network.routers00.port_buffers001.avg_buf_msgs     0.003190                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers001.avg_stall_time  3634.186885                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers002.avg_buf_msgs     0.002273                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers002.avg_stall_time  2905.657760                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers003.avg_buf_msgs     0.005358                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers003.avg_stall_time  1610.530455                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers004.avg_buf_msgs     0.004830                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers004.avg_stall_time  1513.971945                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers005.avg_buf_msgs     0.001676                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers005.avg_stall_time   999.933249                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.throttle0.link_utilization     2.081262                      
system.ruby.network.routers00.throttle0.msg_bytes.Request_Control::2        85528                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Control::1        34984                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Data::1      1445952                      
system.ruby.network.routers00.throttle0.msg_count.Request_Control::2        10691                      
system.ruby.network.routers00.throttle0.msg_count.Response_Control::1         4373                      
system.ruby.network.routers00.throttle0.msg_count.Response_Data::1        10632                      
system.ruby.network.routers00.throttle1.link_utilization     1.270102                      
system.ruby.network.routers00.throttle1.msg_bytes.Control::0        85368                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Control::1        51536                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Control::2        63056                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Data::1       751944                      
system.ruby.network.routers00.throttle1.msg_bytes.Writeback_Control::0           96                      
system.ruby.network.routers00.throttle1.msg_bytes.Writeback_Data::0         3944                      
system.ruby.network.routers00.throttle1.msg_count.Control::0        10671                      
system.ruby.network.routers00.throttle1.msg_count.Response_Control::1         6442                      
system.ruby.network.routers00.throttle1.msg_count.Response_Control::2         7882                      
system.ruby.network.routers00.throttle1.msg_count.Response_Data::1         5529                      
system.ruby.network.routers00.throttle1.msg_count.Writeback_Control::0           12                      
system.ruby.network.routers00.throttle1.msg_count.Writeback_Data::0           29                      
system.ruby.network.routers01.msg_bytes.Control::0        81840                      
system.ruby.network.routers01.msg_bytes.Request_Control::2        96904                      
system.ruby.network.routers01.msg_bytes.Response_Control::1       124952                      
system.ruby.network.routers01.msg_bytes.Response_Control::2        79776                      
system.ruby.network.routers01.msg_bytes.Response_Data::1      2499272                      
system.ruby.network.routers01.msg_count.Control::0        10230                      
system.ruby.network.routers01.msg_count.Request_Control::2        12113                      
system.ruby.network.routers01.msg_count.Response_Control::1        15619                      
system.ruby.network.routers01.msg_count.Response_Control::2         9972                      
system.ruby.network.routers01.msg_count.Response_Data::1        18377                      
system.ruby.network.routers01.percent_links_utilized     1.915060                      
system.ruby.network.routers01.port_buffers001.avg_buf_msgs     0.003809                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers001.avg_stall_time  3637.742980                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.port_buffers002.avg_buf_msgs     0.002575                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers002.avg_stall_time  2904.619936                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.port_buffers003.avg_buf_msgs     0.008672                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers003.avg_stall_time  1673.246253                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.port_buffers004.avg_buf_msgs     0.010205                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers004.avg_stall_time  1642.729594                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.port_buffers005.avg_buf_msgs     0.002120                       # Average number of messages in buffer
system.ruby.network.routers01.port_buffers005.avg_stall_time   968.402469                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers01.throttle0.link_utilization     1.712570                      
system.ruby.network.routers01.throttle0.msg_bytes.Request_Control::2        96904                      
system.ruby.network.routers01.throttle0.msg_bytes.Response_Control::1        77816                      
system.ruby.network.routers01.throttle0.msg_bytes.Response_Data::1      1114248                      
system.ruby.network.routers01.throttle0.msg_count.Request_Control::2        12113                      
system.ruby.network.routers01.throttle0.msg_count.Response_Control::1         9727                      
system.ruby.network.routers01.throttle0.msg_count.Response_Data::1         8193                      
system.ruby.network.routers01.throttle1.link_utilization     2.117549                      
system.ruby.network.routers01.throttle1.msg_bytes.Control::0        81840                      
system.ruby.network.routers01.throttle1.msg_bytes.Response_Control::1        47136                      
system.ruby.network.routers01.throttle1.msg_bytes.Response_Control::2        79776                      
system.ruby.network.routers01.throttle1.msg_bytes.Response_Data::1      1385024                      
system.ruby.network.routers01.throttle1.msg_count.Control::0        10230                      
system.ruby.network.routers01.throttle1.msg_count.Response_Control::1         5892                      
system.ruby.network.routers01.throttle1.msg_count.Response_Control::2         9972                      
system.ruby.network.routers01.throttle1.msg_count.Response_Data::1        10184                      
system.ruby.network.routers02.msg_bytes.Control::0       100488                      
system.ruby.network.routers02.msg_bytes.Request_Control::2       124592                      
system.ruby.network.routers02.msg_bytes.Response_Control::1       174072                      
system.ruby.network.routers02.msg_bytes.Response_Control::2        99384                      
system.ruby.network.routers02.msg_bytes.Response_Data::1      2974864                      
system.ruby.network.routers02.msg_count.Control::0        12561                      
system.ruby.network.routers02.msg_count.Request_Control::2        15574                      
system.ruby.network.routers02.msg_count.Response_Control::1        21759                      
system.ruby.network.routers02.msg_count.Response_Control::2        12423                      
system.ruby.network.routers02.msg_count.Response_Data::1        21874                      
system.ruby.network.routers02.percent_links_utilized     2.307443                      
system.ruby.network.routers02.port_buffers001.avg_buf_msgs     0.004656                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers001.avg_stall_time  3705.014732                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.port_buffers002.avg_buf_msgs     0.003311                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers002.avg_stall_time  2903.828068                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.port_buffers003.avg_buf_msgs     0.002672                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers003.avg_stall_time  1452.345416                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.port_buffers004.avg_buf_msgs     0.015094                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers004.avg_stall_time  1574.599124                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.port_buffers005.avg_buf_msgs     0.002641                       # Average number of messages in buffer
system.ruby.network.routers02.port_buffers005.avg_stall_time   968.198177                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers02.throttle0.link_utilization     2.007304                      
system.ruby.network.routers02.throttle0.msg_bytes.Request_Control::2       124592                      
system.ruby.network.routers02.throttle0.msg_bytes.Response_Control::1        99512                      
system.ruby.network.routers02.throttle0.msg_bytes.Response_Data::1      1286696                      
system.ruby.network.routers02.throttle0.msg_count.Request_Control::2        15574                      
system.ruby.network.routers02.throttle0.msg_count.Response_Control::1        12439                      
system.ruby.network.routers02.throttle0.msg_count.Response_Data::1         9461                      
system.ruby.network.routers02.throttle1.link_utilization     2.607582                      
system.ruby.network.routers02.throttle1.msg_bytes.Control::0       100488                      
system.ruby.network.routers02.throttle1.msg_bytes.Response_Control::1        74560                      
system.ruby.network.routers02.throttle1.msg_bytes.Response_Control::2        99384                      
system.ruby.network.routers02.throttle1.msg_bytes.Response_Data::1      1688168                      
system.ruby.network.routers02.throttle1.msg_count.Control::0        12561                      
system.ruby.network.routers02.throttle1.msg_count.Response_Control::1         9320                      
system.ruby.network.routers02.throttle1.msg_count.Response_Control::2        12423                      
system.ruby.network.routers02.throttle1.msg_count.Response_Data::1        12413                      
system.ruby.network.routers03.msg_bytes.Control::0       100464                      
system.ruby.network.routers03.msg_bytes.Request_Control::2       124840                      
system.ruby.network.routers03.msg_bytes.Response_Control::1       174280                      
system.ruby.network.routers03.msg_bytes.Response_Control::2        99232                      
system.ruby.network.routers03.msg_bytes.Response_Data::1      2979080                      
system.ruby.network.routers03.msg_count.Control::0        12558                      
system.ruby.network.routers03.msg_count.Request_Control::2        15605                      
system.ruby.network.routers03.msg_count.Response_Control::1        21785                      
system.ruby.network.routers03.msg_count.Response_Control::2        12404                      
system.ruby.network.routers03.msg_count.Response_Data::1        21905                      
system.ruby.network.routers03.percent_links_utilized     2.310430                      
system.ruby.network.routers03.port_buffers001.avg_buf_msgs     0.004658                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers001.avg_stall_time  3699.414368                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.port_buffers002.avg_buf_msgs     0.003317                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers002.avg_stall_time  2903.528009                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.port_buffers003.avg_buf_msgs     0.002673                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers003.avg_stall_time  1452.103285                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.port_buffers004.avg_buf_msgs     0.015132                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers004.avg_stall_time  1575.334338                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.port_buffers005.avg_buf_msgs     0.002637                       # Average number of messages in buffer
system.ruby.network.routers03.port_buffers005.avg_stall_time   968.011530                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers03.throttle0.link_utilization     2.010121                      
system.ruby.network.routers03.throttle0.msg_bytes.Request_Control::2       124840                      
system.ruby.network.routers03.throttle0.msg_bytes.Response_Control::1        99480                      
system.ruby.network.routers03.throttle0.msg_bytes.Response_Data::1      1288600                      
system.ruby.network.routers03.throttle0.msg_count.Request_Control::2        15605                      
system.ruby.network.routers03.throttle0.msg_count.Response_Control::1        12435                      
system.ruby.network.routers03.throttle0.msg_count.Response_Data::1         9475                      
system.ruby.network.routers03.throttle1.link_utilization     2.610739                      
system.ruby.network.routers03.throttle1.msg_bytes.Control::0       100464                      
system.ruby.network.routers03.throttle1.msg_bytes.Response_Control::1        74800                      
system.ruby.network.routers03.throttle1.msg_bytes.Response_Control::2        99232                      
system.ruby.network.routers03.throttle1.msg_bytes.Response_Data::1      1690480                      
system.ruby.network.routers03.throttle1.msg_count.Control::0        12558                      
system.ruby.network.routers03.throttle1.msg_count.Response_Control::1         9350                      
system.ruby.network.routers03.throttle1.msg_count.Response_Control::2        12404                      
system.ruby.network.routers03.throttle1.msg_count.Response_Data::1        12430                      
system.ruby.network.routers04.msg_bytes.Control::0       100568                      
system.ruby.network.routers04.msg_bytes.Request_Control::2       103048                      
system.ruby.network.routers04.msg_bytes.Response_Control::1       173296                      
system.ruby.network.routers04.msg_bytes.Response_Control::2        98088                      
system.ruby.network.routers04.msg_bytes.Response_Data::1      2608480                      
system.ruby.network.routers04.msg_count.Control::0        12571                      
system.ruby.network.routers04.msg_count.Request_Control::2        12881                      
system.ruby.network.routers04.msg_count.Response_Control::1        21662                      
system.ruby.network.routers04.msg_count.Response_Control::2        12261                      
system.ruby.network.routers04.msg_count.Response_Data::1        19180                      
system.ruby.network.routers04.percent_links_utilized     2.048412                      
system.ruby.network.routers04.port_buffers001.avg_buf_msgs     0.005241                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers001.avg_stall_time  5021.857152                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.port_buffers002.avg_buf_msgs     0.002738                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers002.avg_stall_time  2902.685547                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.port_buffers003.avg_buf_msgs     0.002677                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers003.avg_stall_time  1462.979505                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.port_buffers004.avg_buf_msgs     0.009065                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers004.avg_stall_time  1495.710736                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.port_buffers005.avg_buf_msgs     0.002606                       # Average number of messages in buffer
system.ruby.network.routers04.port_buffers005.avg_stall_time   967.838914                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers04.throttle0.link_utilization     2.034653                      
system.ruby.network.routers04.throttle0.msg_bytes.Request_Control::2       103048                      
system.ruby.network.routers04.throttle0.msg_bytes.Response_Control::1       120288                      
system.ruby.network.routers04.throttle0.msg_bytes.Response_Data::1      1308048                      
system.ruby.network.routers04.throttle0.msg_count.Request_Control::2        12881                      
system.ruby.network.routers04.throttle0.msg_count.Response_Control::1        15036                      
system.ruby.network.routers04.throttle0.msg_count.Response_Data::1         9618                      
system.ruby.network.routers04.throttle1.link_utilization     2.062172                      
system.ruby.network.routers04.throttle1.msg_bytes.Control::0       100568                      
system.ruby.network.routers04.throttle1.msg_bytes.Response_Control::1        53008                      
system.ruby.network.routers04.throttle1.msg_bytes.Response_Control::2        98088                      
system.ruby.network.routers04.throttle1.msg_bytes.Response_Data::1      1300432                      
system.ruby.network.routers04.throttle1.msg_count.Control::0        12571                      
system.ruby.network.routers04.throttle1.msg_count.Response_Control::1         6626                      
system.ruby.network.routers04.throttle1.msg_count.Response_Control::2        12261                      
system.ruby.network.routers04.throttle1.msg_count.Response_Data::1         9562                      
system.ruby.network.routers05.msg_bytes.Control::0       100592                      
system.ruby.network.routers05.msg_bytes.Request_Control::2       125104                      
system.ruby.network.routers05.msg_bytes.Response_Control::1       172960                      
system.ruby.network.routers05.msg_bytes.Response_Control::2        98136                      
system.ruby.network.routers05.msg_bytes.Response_Data::1      2983296                      
system.ruby.network.routers05.msg_count.Control::0        12574                      
system.ruby.network.routers05.msg_count.Request_Control::2        15638                      
system.ruby.network.routers05.msg_count.Response_Control::1        21620                      
system.ruby.network.routers05.msg_count.Response_Control::2        12267                      
system.ruby.network.routers05.msg_count.Response_Data::1        21936                      
system.ruby.network.routers05.percent_links_utilized     2.311886                      
system.ruby.network.routers05.port_buffers001.avg_buf_msgs     0.004655                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers001.avg_stall_time  3723.864152                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.port_buffers002.avg_buf_msgs     0.003324                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers002.avg_stall_time  2903.398440                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.port_buffers003.avg_buf_msgs     0.002675                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers003.avg_stall_time  1451.566516                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.port_buffers004.avg_buf_msgs     0.014844                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers004.avg_stall_time  1566.540783                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.port_buffers005.avg_buf_msgs     0.002608                       # Average number of messages in buffer
system.ruby.network.routers05.port_buffers005.avg_stall_time   967.673313                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers05.throttle0.link_utilization     2.041796                      
system.ruby.network.routers05.throttle0.msg_bytes.Request_Control::2       125104                      
system.ruby.network.routers05.throttle0.msg_bytes.Response_Control::1        97896                      
system.ruby.network.routers05.throttle0.msg_bytes.Response_Data::1      1313760                      
system.ruby.network.routers05.throttle0.msg_count.Request_Control::2        15638                      
system.ruby.network.routers05.throttle0.msg_count.Response_Control::1        12237                      
system.ruby.network.routers05.throttle0.msg_count.Response_Data::1         9660                      
system.ruby.network.routers05.throttle1.link_utilization     2.581977                      
system.ruby.network.routers05.throttle1.msg_bytes.Control::0       100592                      
system.ruby.network.routers05.throttle1.msg_bytes.Response_Control::1        75064                      
system.ruby.network.routers05.throttle1.msg_bytes.Response_Control::2        98136                      
system.ruby.network.routers05.throttle1.msg_bytes.Response_Data::1      1669536                      
system.ruby.network.routers05.throttle1.msg_count.Control::0        12574                      
system.ruby.network.routers05.throttle1.msg_count.Response_Control::1         9383                      
system.ruby.network.routers05.throttle1.msg_count.Response_Control::2        12267                      
system.ruby.network.routers05.throttle1.msg_count.Response_Data::1        12276                      
system.ruby.network.routers06.msg_bytes.Control::0       101040                      
system.ruby.network.routers06.msg_bytes.Request_Control::2       144648                      
system.ruby.network.routers06.msg_bytes.Response_Control::1       150536                      
system.ruby.network.routers06.msg_bytes.Response_Control::2        76512                      
system.ruby.network.routers06.msg_bytes.Response_Data::1      3315680                      
system.ruby.network.routers06.msg_count.Control::0        12630                      
system.ruby.network.routers06.msg_count.Request_Control::2        18081                      
system.ruby.network.routers06.msg_count.Response_Control::1        18817                      
system.ruby.network.routers06.msg_count.Response_Control::2         9564                      
system.ruby.network.routers06.msg_count.Response_Data::1        24380                      
system.ruby.network.routers06.percent_links_utilized     2.516714                      
system.ruby.network.routers06.port_buffers001.avg_buf_msgs     0.004125                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers001.avg_stall_time  3755.365488                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.port_buffers002.avg_buf_msgs     0.003844                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers002.avg_stall_time  2902.116359                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.port_buffers003.avg_buf_msgs     0.002689                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers003.avg_stall_time  1462.362061                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.port_buffers004.avg_buf_msgs     0.014770                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers004.avg_stall_time  1553.586469                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.port_buffers005.avg_buf_msgs     0.002033                       # Average number of messages in buffer
system.ruby.network.routers06.port_buffers005.avg_stall_time   967.476887                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers06.throttle0.link_utilization     2.509635                      
system.ruby.network.routers06.throttle0.msg_bytes.Request_Control::2       144648                      
system.ruby.network.routers06.throttle0.msg_bytes.Response_Control::1        55928                      
system.ruby.network.routers06.throttle0.msg_bytes.Response_Data::1      1688304                      
system.ruby.network.routers06.throttle0.msg_count.Request_Control::2        18081                      
system.ruby.network.routers06.throttle0.msg_count.Response_Control::1         6991                      
system.ruby.network.routers06.throttle0.msg_count.Response_Data::1        12414                      
system.ruby.network.routers06.throttle1.link_utilization     2.523793                      
system.ruby.network.routers06.throttle1.msg_bytes.Control::0       101040                      
system.ruby.network.routers06.throttle1.msg_bytes.Response_Control::1        94608                      
system.ruby.network.routers06.throttle1.msg_bytes.Response_Control::2        76512                      
system.ruby.network.routers06.throttle1.msg_bytes.Response_Data::1      1627376                      
system.ruby.network.routers06.throttle1.msg_count.Control::0        12630                      
system.ruby.network.routers06.throttle1.msg_count.Response_Control::1        11826                      
system.ruby.network.routers06.throttle1.msg_count.Response_Control::2         9564                      
system.ruby.network.routers06.throttle1.msg_count.Response_Data::1        11966                      
system.ruby.network.routers07.msg_bytes.Control::0       100608                      
system.ruby.network.routers07.msg_bytes.Request_Control::2       103856                      
system.ruby.network.routers07.msg_bytes.Response_Control::1       174320                      
system.ruby.network.routers07.msg_bytes.Response_Control::2        97880                      
system.ruby.network.routers07.msg_bytes.Response_Data::1      2622216                      
system.ruby.network.routers07.msg_count.Control::0        12576                      
system.ruby.network.routers07.msg_count.Request_Control::2        12982                      
system.ruby.network.routers07.msg_count.Response_Control::1        21790                      
system.ruby.network.routers07.msg_count.Response_Control::2        12235                      
system.ruby.network.routers07.msg_count.Response_Data::1        19281                      
system.ruby.network.routers07.percent_links_utilized     2.058643                      
system.ruby.network.routers07.port_buffers001.avg_buf_msgs     0.005250                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers001.avg_stall_time  4991.166497                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.port_buffers002.avg_buf_msgs     0.002760                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers002.avg_stall_time  2901.781542                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.port_buffers003.avg_buf_msgs     0.002677                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers003.avg_stall_time  1450.969161                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.port_buffers004.avg_buf_msgs     0.009248                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers004.avg_stall_time  1496.606981                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.port_buffers005.avg_buf_msgs     0.002601                       # Average number of messages in buffer
system.ruby.network.routers07.port_buffers005.avg_stall_time   967.257290                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers07.throttle0.link_utilization     2.039085                      
system.ruby.network.routers07.throttle0.msg_bytes.Request_Control::2       103856                      
system.ruby.network.routers07.throttle0.msg_bytes.Response_Control::1       120504                      
system.ruby.network.routers07.throttle0.msg_bytes.Response_Data::1      1310360                      
system.ruby.network.routers07.throttle0.msg_count.Request_Control::2        12982                      
system.ruby.network.routers07.throttle0.msg_count.Response_Control::1        15063                      
system.ruby.network.routers07.throttle0.msg_count.Response_Data::1         9635                      
system.ruby.network.routers07.throttle1.link_utilization     2.078200                      
system.ruby.network.routers07.throttle1.msg_bytes.Control::0       100608                      
system.ruby.network.routers07.throttle1.msg_bytes.Response_Control::1        53816                      
system.ruby.network.routers07.throttle1.msg_bytes.Response_Control::2        97880                      
system.ruby.network.routers07.throttle1.msg_bytes.Response_Data::1      1311856                      
system.ruby.network.routers07.throttle1.msg_count.Control::0        12576                      
system.ruby.network.routers07.throttle1.msg_count.Response_Control::1         6727                      
system.ruby.network.routers07.throttle1.msg_count.Response_Control::2        12235                      
system.ruby.network.routers07.throttle1.msg_count.Response_Data::1         9646                      
system.ruby.network.routers08.msg_bytes.Control::0       100480                      
system.ruby.network.routers08.msg_bytes.Request_Control::2       124288                      
system.ruby.network.routers08.msg_bytes.Response_Control::1       174320                      
system.ruby.network.routers08.msg_bytes.Response_Control::2        99448                      
system.ruby.network.routers08.msg_bytes.Response_Data::1      2969560                      
system.ruby.network.routers08.msg_count.Control::0        12560                      
system.ruby.network.routers08.msg_count.Request_Control::2        15536                      
system.ruby.network.routers08.msg_count.Response_Control::1        21790                      
system.ruby.network.routers08.msg_count.Response_Control::2        12431                      
system.ruby.network.routers08.msg_count.Response_Data::1        21835                      
system.ruby.network.routers08.percent_links_utilized     2.303920                      
system.ruby.network.routers08.port_buffers001.avg_buf_msgs     0.004665                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers001.avg_stall_time  3585.076758                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.port_buffers002.avg_buf_msgs     0.003303                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers002.avg_stall_time  2901.432270                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.port_buffers003.avg_buf_msgs     0.002674                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers003.avg_stall_time  1450.703965                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.port_buffers004.avg_buf_msgs     0.015061                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers004.avg_stall_time  1587.202784                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.port_buffers005.avg_buf_msgs     0.002643                       # Average number of messages in buffer
system.ruby.network.routers08.port_buffers005.avg_stall_time   967.080422                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers08.throttle0.link_utilization     2.002766                      
system.ruby.network.routers08.throttle0.msg_bytes.Request_Control::2       124288                      
system.ruby.network.routers08.throttle0.msg_bytes.Response_Control::1       100072                      
system.ruby.network.routers08.throttle0.msg_bytes.Response_Data::1      1283024                      
system.ruby.network.routers08.throttle0.msg_count.Request_Control::2        15536                      
system.ruby.network.routers08.throttle0.msg_count.Response_Control::1        12509                      
system.ruby.network.routers08.throttle0.msg_count.Response_Data::1         9434                      
system.ruby.network.routers08.throttle1.link_utilization     2.605074                      
system.ruby.network.routers08.throttle1.msg_bytes.Control::0       100480                      
system.ruby.network.routers08.throttle1.msg_bytes.Response_Control::1        74248                      
system.ruby.network.routers08.throttle1.msg_bytes.Response_Control::2        99448                      
system.ruby.network.routers08.throttle1.msg_bytes.Response_Data::1      1686536                      
system.ruby.network.routers08.throttle1.msg_count.Control::0        12560                      
system.ruby.network.routers08.throttle1.msg_count.Response_Control::1         9281                      
system.ruby.network.routers08.throttle1.msg_count.Response_Control::2        12431                      
system.ruby.network.routers08.throttle1.msg_count.Response_Data::1        12401                      
system.ruby.network.routers09.msg_bytes.Control::0       101288                      
system.ruby.network.routers09.msg_bytes.Request_Control::2       147328                      
system.ruby.network.routers09.msg_bytes.Response_Control::1       152336                      
system.ruby.network.routers09.msg_bytes.Response_Control::2        76456                      
system.ruby.network.routers09.msg_bytes.Response_Data::1      3361104                      
system.ruby.network.routers09.msg_count.Control::0        12661                      
system.ruby.network.routers09.msg_count.Request_Control::2        18416                      
system.ruby.network.routers09.msg_count.Response_Control::1        19042                      
system.ruby.network.routers09.msg_count.Response_Control::2         9557                      
system.ruby.network.routers09.msg_count.Response_Data::1        24714                      
system.ruby.network.routers09.percent_links_utilized     2.549994                      
system.ruby.network.routers09.port_buffers001.avg_buf_msgs     0.004101                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers001.avg_stall_time  3574.044399                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.port_buffers002.avg_buf_msgs     0.003915                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers002.avg_stall_time  2900.148170                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.port_buffers003.avg_buf_msgs     0.002693                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers003.avg_stall_time  1450.375313                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.port_buffers004.avg_buf_msgs     0.015488                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers004.avg_stall_time  1553.825198                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.port_buffers005.avg_buf_msgs     0.002032                       # Average number of messages in buffer
system.ruby.network.routers09.port_buffers005.avg_stall_time   966.883358                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers09.throttle0.link_utilization     2.511304                      
system.ruby.network.routers09.throttle0.msg_bytes.Request_Control::2       147328                      
system.ruby.network.routers09.throttle0.msg_bytes.Response_Control::1        55048                      
system.ruby.network.routers09.throttle0.msg_bytes.Response_Data::1      1687760                      
system.ruby.network.routers09.throttle0.msg_count.Request_Control::2        18416                      
system.ruby.network.routers09.throttle0.msg_count.Response_Control::1         6881                      
system.ruby.network.routers09.throttle0.msg_count.Response_Data::1        12410                      
system.ruby.network.routers09.throttle1.link_utilization     2.588684                      
system.ruby.network.routers09.throttle1.msg_bytes.Control::0       101288                      
system.ruby.network.routers09.throttle1.msg_bytes.Response_Control::1        97288                      
system.ruby.network.routers09.throttle1.msg_bytes.Response_Control::2        76456                      
system.ruby.network.routers09.throttle1.msg_bytes.Response_Data::1      1673344                      
system.ruby.network.routers09.throttle1.msg_count.Control::0        12661                      
system.ruby.network.routers09.throttle1.msg_count.Response_Control::1        12161                      
system.ruby.network.routers09.throttle1.msg_count.Response_Control::2         9557                      
system.ruby.network.routers09.throttle1.msg_count.Response_Data::1        12304                      
system.ruby.network.routers10.msg_bytes.Control::0       100488                      
system.ruby.network.routers10.msg_bytes.Request_Control::2       124720                      
system.ruby.network.routers10.msg_bytes.Response_Control::1       175152                      
system.ruby.network.routers10.msg_bytes.Response_Control::2        99248                      
system.ruby.network.routers10.msg_bytes.Response_Data::1      2976768                      
system.ruby.network.routers10.msg_count.Control::0        12561                      
system.ruby.network.routers10.msg_count.Request_Control::2        15590                      
system.ruby.network.routers10.msg_count.Response_Control::1        21894                      
system.ruby.network.routers10.msg_count.Response_Control::2        12406                      
system.ruby.network.routers10.msg_count.Response_Data::1        21888                      
system.ruby.network.routers10.percent_links_utilized     2.309420                      
system.ruby.network.routers10.port_buffers001.avg_buf_msgs     0.004685                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers001.avg_stall_time  3685.222927                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.port_buffers002.avg_buf_msgs     0.003314                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers002.avg_stall_time  2899.119699                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.port_buffers003.avg_buf_msgs     0.002674                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers003.avg_stall_time  1450.019558                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.port_buffers004.avg_buf_msgs     0.015084                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers004.avg_stall_time  1554.851331                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.port_buffers005.avg_buf_msgs     0.002637                       # Average number of messages in buffer
system.ruby.network.routers10.port_buffers005.avg_stall_time   966.609340                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers10.throttle0.link_utilization     2.012364                      
system.ruby.network.routers10.throttle0.msg_bytes.Request_Control::2       124720                      
system.ruby.network.routers10.throttle0.msg_bytes.Response_Control::1       100472                      
system.ruby.network.routers10.throttle0.msg_bytes.Response_Data::1      1289416                      
system.ruby.network.routers10.throttle0.msg_count.Request_Control::2        15590                      
system.ruby.network.routers10.throttle0.msg_count.Response_Control::1        12559                      
system.ruby.network.routers10.throttle0.msg_count.Response_Data::1         9481                      
system.ruby.network.routers10.throttle1.link_utilization     2.606477                      
system.ruby.network.routers10.throttle1.msg_bytes.Control::0       100488                      
system.ruby.network.routers10.throttle1.msg_bytes.Response_Control::1        74680                      
system.ruby.network.routers10.throttle1.msg_bytes.Response_Control::2        99248                      
system.ruby.network.routers10.throttle1.msg_bytes.Response_Data::1      1687352                      
system.ruby.network.routers10.throttle1.msg_count.Control::0        12561                      
system.ruby.network.routers10.throttle1.msg_count.Response_Control::1         9335                      
system.ruby.network.routers10.throttle1.msg_count.Response_Control::2        12406                      
system.ruby.network.routers10.throttle1.msg_count.Response_Data::1        12407                      
system.ruby.network.routers11.msg_bytes.Control::0       100488                      
system.ruby.network.routers11.msg_bytes.Request_Control::2       124648                      
system.ruby.network.routers11.msg_bytes.Response_Control::1       173824                      
system.ruby.network.routers11.msg_bytes.Response_Control::2        98504                      
system.ruby.network.routers11.msg_bytes.Response_Data::1      2975680                      
system.ruby.network.routers11.msg_count.Control::0        12561                      
system.ruby.network.routers11.msg_count.Request_Control::2        15581                      
system.ruby.network.routers11.msg_count.Response_Control::1        21728                      
system.ruby.network.routers11.msg_count.Response_Control::2        12313                      
system.ruby.network.routers11.msg_count.Response_Data::1        21880                      
system.ruby.network.routers11.percent_links_utilized     2.307273                      
system.ruby.network.routers11.port_buffers001.avg_buf_msgs     0.004669                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers001.avg_stall_time  3606.026599                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.port_buffers002.avg_buf_msgs     0.003312                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers002.avg_stall_time  2898.230894                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.port_buffers003.avg_buf_msgs     0.002674                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers003.avg_stall_time  1460.884298                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.port_buffers004.avg_buf_msgs     0.014910                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers004.avg_stall_time  1568.023966                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.port_buffers005.avg_buf_msgs     0.002618                       # Average number of messages in buffer
system.ruby.network.routers11.port_buffers005.avg_stall_time   966.430134                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers11.throttle0.link_utilization     2.025416                      
system.ruby.network.routers11.throttle0.msg_bytes.Request_Control::2       124648                      
system.ruby.network.routers11.throttle0.msg_bytes.Response_Control::1        99216                      
system.ruby.network.routers11.throttle0.msg_bytes.Response_Data::1      1300568                      
system.ruby.network.routers11.throttle0.msg_count.Request_Control::2        15581                      
system.ruby.network.routers11.throttle0.msg_count.Response_Control::1        12402                      
system.ruby.network.routers11.throttle0.msg_count.Response_Data::1         9563                      
system.ruby.network.routers11.throttle1.link_utilization     2.589130                      
system.ruby.network.routers11.throttle1.msg_bytes.Control::0       100488                      
system.ruby.network.routers11.throttle1.msg_bytes.Response_Control::1        74608                      
system.ruby.network.routers11.throttle1.msg_bytes.Response_Control::2        98504                      
system.ruby.network.routers11.throttle1.msg_bytes.Response_Data::1      1675112                      
system.ruby.network.routers11.throttle1.msg_count.Control::0        12561                      
system.ruby.network.routers11.throttle1.msg_count.Response_Control::1         9326                      
system.ruby.network.routers11.throttle1.msg_count.Response_Control::2        12313                      
system.ruby.network.routers11.throttle1.msg_count.Response_Data::1        12317                      
system.ruby.network.routers12.msg_bytes.Control::0       100456                      
system.ruby.network.routers12.msg_bytes.Request_Control::2       124072                      
system.ruby.network.routers12.msg_bytes.Response_Control::1       174232                      
system.ruby.network.routers12.msg_bytes.Response_Control::2        98712                      
system.ruby.network.routers12.msg_bytes.Response_Data::1      2965888                      
system.ruby.network.routers12.msg_count.Control::0        12557                      
system.ruby.network.routers12.msg_count.Request_Control::2        15509                      
system.ruby.network.routers12.msg_count.Response_Control::1        21779                      
system.ruby.network.routers12.msg_count.Response_Control::2        12339                      
system.ruby.network.routers12.msg_count.Response_Data::1        21808                      
system.ruby.network.routers12.percent_links_utilized     2.300774                      
system.ruby.network.routers12.port_buffers001.avg_buf_msgs     0.004667                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers001.avg_stall_time  3643.309220                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.port_buffers002.avg_buf_msgs     0.003297                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers002.avg_stall_time  2898.676146                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.port_buffers003.avg_buf_msgs     0.002673                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers003.avg_stall_time  1449.429643                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.port_buffers004.avg_buf_msgs     0.015010                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers004.avg_stall_time  1570.421677                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.port_buffers005.avg_buf_msgs     0.002623                       # Average number of messages in buffer
system.ruby.network.routers12.port_buffers005.avg_stall_time   966.229457                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers12.throttle0.link_utilization     2.002107                      
system.ruby.network.routers12.throttle0.msg_bytes.Request_Control::2       124072                      
system.ruby.network.routers12.throttle0.msg_bytes.Response_Control::1       100200                      
system.ruby.network.routers12.throttle0.msg_bytes.Response_Data::1      1282616                      
system.ruby.network.routers12.throttle0.msg_count.Request_Control::2        15509                      
system.ruby.network.routers12.throttle0.msg_count.Response_Control::1        12525                      
system.ruby.network.routers12.throttle0.msg_count.Response_Data::1         9431                      
system.ruby.network.routers12.throttle1.link_utilization     2.599440                      
system.ruby.network.routers12.throttle1.msg_bytes.Control::0       100456                      
system.ruby.network.routers12.throttle1.msg_bytes.Response_Control::1        74032                      
system.ruby.network.routers12.throttle1.msg_bytes.Response_Control::2        98712                      
system.ruby.network.routers12.throttle1.msg_bytes.Response_Data::1      1683272                      
system.ruby.network.routers12.throttle1.msg_count.Control::0        12557                      
system.ruby.network.routers12.throttle1.msg_count.Response_Control::1         9254                      
system.ruby.network.routers12.throttle1.msg_count.Response_Control::2        12339                      
system.ruby.network.routers12.throttle1.msg_count.Response_Data::1        12377                      
system.ruby.network.routers13.msg_bytes.Control::0       100464                      
system.ruby.network.routers13.msg_bytes.Request_Control::2       124288                      
system.ruby.network.routers13.msg_bytes.Response_Control::1       173832                      
system.ruby.network.routers13.msg_bytes.Response_Control::2        99176                      
system.ruby.network.routers13.msg_bytes.Response_Data::1      2969560                      
system.ruby.network.routers13.msg_count.Control::0        12558                      
system.ruby.network.routers13.msg_count.Request_Control::2        15536                      
system.ruby.network.routers13.msg_count.Response_Control::1        21729                      
system.ruby.network.routers13.msg_count.Response_Control::2        12397                      
system.ruby.network.routers13.msg_count.Response_Data::1        21835                      
system.ruby.network.routers13.percent_links_utilized     2.303404                      
system.ruby.network.routers13.port_buffers001.avg_buf_msgs     0.004658                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers001.avg_stall_time  3612.455404                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.port_buffers002.avg_buf_msgs     0.003303                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers002.avg_stall_time  2897.176381                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.port_buffers003.avg_buf_msgs     0.002680                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers003.avg_stall_time  1449.416463                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.port_buffers004.avg_buf_msgs     0.015008                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers004.avg_stall_time  1569.287341                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.port_buffers005.avg_buf_msgs     0.002635                       # Average number of messages in buffer
system.ruby.network.routers13.port_buffers005.avg_stall_time   966.048762                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers13.throttle0.link_utilization     2.007177                      
system.ruby.network.routers13.throttle0.msg_bytes.Request_Control::2       124288                      
system.ruby.network.routers13.throttle0.msg_bytes.Response_Control::1        99584                      
system.ruby.network.routers13.throttle0.msg_bytes.Response_Data::1      1286832                      
system.ruby.network.routers13.throttle0.msg_count.Request_Control::2        15536                      
system.ruby.network.routers13.throttle0.msg_count.Response_Control::1        12448                      
system.ruby.network.routers13.throttle0.msg_count.Response_Data::1         9462                      
system.ruby.network.routers13.throttle1.link_utilization     2.599632                      
system.ruby.network.routers13.throttle1.msg_bytes.Control::0       100464                      
system.ruby.network.routers13.throttle1.msg_bytes.Response_Control::1        74248                      
system.ruby.network.routers13.throttle1.msg_bytes.Response_Control::2        99176                      
system.ruby.network.routers13.throttle1.msg_bytes.Response_Data::1      1682728                      
system.ruby.network.routers13.throttle1.msg_count.Control::0        12558                      
system.ruby.network.routers13.throttle1.msg_count.Response_Control::1         9281                      
system.ruby.network.routers13.throttle1.msg_count.Response_Control::2        12397                      
system.ruby.network.routers13.throttle1.msg_count.Response_Data::1        12373                      
system.ruby.network.routers14.msg_bytes.Control::0       100504                      
system.ruby.network.routers14.msg_bytes.Request_Control::2       124792                      
system.ruby.network.routers14.msg_bytes.Response_Control::1       189424                      
system.ruby.network.routers14.msg_bytes.Response_Control::2        99224                      
system.ruby.network.routers14.msg_bytes.Response_Data::1      2977992                      
system.ruby.network.routers14.msg_count.Control::0        12563                      
system.ruby.network.routers14.msg_count.Request_Control::2        15599                      
system.ruby.network.routers14.msg_count.Response_Control::1        23678                      
system.ruby.network.routers14.msg_count.Response_Control::2        12403                      
system.ruby.network.routers14.msg_count.Response_Data::1        21897                      
system.ruby.network.routers14.percent_links_utilized     2.319757                      
system.ruby.network.routers14.port_buffers001.avg_buf_msgs     0.005064                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers001.avg_stall_time  3728.577187                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.port_buffers002.avg_buf_msgs     0.003316                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers002.avg_stall_time  2898.140546                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.port_buffers003.avg_buf_msgs     0.002675                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers003.avg_stall_time  1448.915514                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.port_buffers004.avg_buf_msgs     0.015092                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers004.avg_stall_time  1588.973485                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.port_buffers005.avg_buf_msgs     0.002637                       # Average number of messages in buffer
system.ruby.network.routers14.port_buffers005.avg_stall_time   965.880610                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers14.throttle0.link_utilization     2.032410                      
system.ruby.network.routers14.throttle0.msg_bytes.Request_Control::2       124792                      
system.ruby.network.routers14.throttle0.msg_bytes.Response_Control::1       114672                      
system.ruby.network.routers14.throttle0.msg_bytes.Response_Data::1      1290232                      
system.ruby.network.routers14.throttle0.msg_count.Request_Control::2        15599                      
system.ruby.network.routers14.throttle0.msg_count.Response_Control::1        14334                      
system.ruby.network.routers14.throttle0.msg_count.Response_Data::1         9487                      
system.ruby.network.routers14.throttle1.link_utilization     2.607104                      
system.ruby.network.routers14.throttle1.msg_bytes.Control::0       100504                      
system.ruby.network.routers14.throttle1.msg_bytes.Response_Control::1        74752                      
system.ruby.network.routers14.throttle1.msg_bytes.Response_Control::2        99224                      
system.ruby.network.routers14.throttle1.msg_bytes.Response_Data::1      1687760                      
system.ruby.network.routers14.throttle1.msg_count.Control::0        12563                      
system.ruby.network.routers14.throttle1.msg_count.Response_Control::1         9344                      
system.ruby.network.routers14.throttle1.msg_count.Response_Control::2        12403                      
system.ruby.network.routers14.throttle1.msg_count.Response_Data::1        12410                      
system.ruby.network.routers15.msg_bytes.Control::0       100520                      
system.ruby.network.routers15.msg_bytes.Request_Control::2       124264                      
system.ruby.network.routers15.msg_bytes.Response_Control::1       173360                      
system.ruby.network.routers15.msg_bytes.Response_Control::2        98648                      
system.ruby.network.routers15.msg_bytes.Response_Data::1      2969016                      
system.ruby.network.routers15.msg_count.Control::0        12565                      
system.ruby.network.routers15.msg_count.Request_Control::2        15533                      
system.ruby.network.routers15.msg_count.Response_Control::1        21670                      
system.ruby.network.routers15.msg_count.Response_Control::2        12331                      
system.ruby.network.routers15.msg_count.Response_Data::1        21831                      
system.ruby.network.routers15.percent_links_utilized     2.302400                      
system.ruby.network.routers15.port_buffers001.avg_buf_msgs     0.004664                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers001.avg_stall_time  3554.405228                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.port_buffers002.avg_buf_msgs     0.003302                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers002.avg_stall_time  2897.613769                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.port_buffers003.avg_buf_msgs     0.002675                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers003.avg_stall_time  1459.796729                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.port_buffers004.avg_buf_msgs     0.014831                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers004.avg_stall_time  1565.369563                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.port_buffers005.avg_buf_msgs     0.002621                       # Average number of messages in buffer
system.ruby.network.routers15.port_buffers005.avg_stall_time   965.708631                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers15.throttle0.link_utilization     2.022451                      
system.ruby.network.routers15.throttle0.msg_bytes.Request_Control::2       124264                      
system.ruby.network.routers15.throttle0.msg_bytes.Response_Control::1        99136                      
system.ruby.network.routers15.throttle0.msg_bytes.Response_Data::1      1298800                      
system.ruby.network.routers15.throttle0.msg_count.Request_Control::2        15533                      
system.ruby.network.routers15.throttle0.msg_count.Response_Control::1        12392                      
system.ruby.network.routers15.throttle0.msg_count.Response_Data::1         9550                      
system.ruby.network.routers15.throttle1.link_utilization     2.582349                      
system.ruby.network.routers15.throttle1.msg_bytes.Control::0       100520                      
system.ruby.network.routers15.throttle1.msg_bytes.Response_Control::1        74224                      
system.ruby.network.routers15.throttle1.msg_bytes.Response_Control::2        98648                      
system.ruby.network.routers15.throttle1.msg_bytes.Response_Data::1      1670216                      
system.ruby.network.routers15.throttle1.msg_count.Control::0        12565                      
system.ruby.network.routers15.throttle1.msg_count.Response_Control::1         9278                      
system.ruby.network.routers15.throttle1.msg_count.Response_Control::2        12331                      
system.ruby.network.routers15.throttle1.msg_count.Response_Data::1        12281                      
system.ruby.network.routers16.msg_bytes.Control::0       100536                      
system.ruby.network.routers16.msg_bytes.Request_Control::2       124128                      
system.ruby.network.routers16.msg_bytes.Response_Control::1       174400                      
system.ruby.network.routers16.msg_bytes.Response_Control::2        99256                      
system.ruby.network.routers16.msg_bytes.Response_Data::1      2966840                      
system.ruby.network.routers16.msg_count.Control::0        12567                      
system.ruby.network.routers16.msg_count.Request_Control::2        15516                      
system.ruby.network.routers16.msg_count.Response_Control::1        21800                      
system.ruby.network.routers16.msg_count.Response_Control::2        12407                      
system.ruby.network.routers16.msg_count.Response_Data::1        21815                      
system.ruby.network.routers16.percent_links_utilized     2.301969                      
system.ruby.network.routers16.port_buffers001.avg_buf_msgs     0.004683                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers001.avg_stall_time  3630.097038                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers002.avg_buf_msgs     0.003298                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers002.avg_stall_time  2897.333798                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers003.avg_buf_msgs     0.002675                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers003.avg_stall_time  1448.416478                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers004.avg_buf_msgs     0.014916                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers004.avg_stall_time  1584.029043                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers005.avg_buf_msgs     0.002638                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers005.avg_stall_time   965.549832                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.throttle0.link_utilization     2.012629                      
system.ruby.network.routers16.throttle0.msg_bytes.Request_Control::2       124128                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Control::1       100312                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Data::1      1290368                      
system.ruby.network.routers16.throttle0.msg_count.Request_Control::2        15516                      
system.ruby.network.routers16.throttle0.msg_count.Response_Control::1        12539                      
system.ruby.network.routers16.throttle0.msg_count.Response_Data::1         9488                      
system.ruby.network.routers16.throttle1.link_utilization     2.591309                      
system.ruby.network.routers16.throttle1.msg_bytes.Control::0       100536                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Control::1        74088                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Control::2        99256                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Data::1      1676472                      
system.ruby.network.routers16.throttle1.msg_count.Control::0        12567                      
system.ruby.network.routers16.throttle1.msg_count.Response_Control::1         9261                      
system.ruby.network.routers16.throttle1.msg_count.Response_Control::2        12407                      
system.ruby.network.routers16.throttle1.msg_count.Response_Data::1        12327                      
system.ruby.network.routers17.msg_bytes.Control::0       100480                      
system.ruby.network.routers17.msg_bytes.Request_Control::2       127048                      
system.ruby.network.routers17.msg_bytes.Response_Control::1       155016                      
system.ruby.network.routers17.msg_bytes.Response_Control::2        91016                      
system.ruby.network.routers17.msg_bytes.Response_Data::1      3016480                      
system.ruby.network.routers17.msg_count.Control::0        12560                      
system.ruby.network.routers17.msg_count.Request_Control::2        15881                      
system.ruby.network.routers17.msg_count.Response_Control::1        19377                      
system.ruby.network.routers17.msg_count.Response_Control::2        11377                      
system.ruby.network.routers17.msg_count.Response_Data::1        22180                      
system.ruby.network.routers17.percent_links_utilized     2.318498                      
system.ruby.network.routers17.port_buffers001.avg_buf_msgs     0.004151                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers001.avg_stall_time  3530.949159                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers002.avg_buf_msgs     0.003376                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers002.avg_stall_time  2895.455212                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers003.avg_buf_msgs     0.002674                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers003.avg_stall_time  1459.226266                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers004.avg_buf_msgs     0.015143                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers004.avg_stall_time  1577.405842                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers005.avg_buf_msgs     0.002419                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers005.avg_stall_time   965.386782                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.throttle0.link_utilization     2.038735                      
system.ruby.network.routers17.throttle0.msg_bytes.Request_Control::2       127048                      
system.ruby.network.routers17.throttle0.msg_bytes.Response_Control::1        78008                      
system.ruby.network.routers17.throttle0.msg_bytes.Response_Data::1      1329400                      
system.ruby.network.routers17.throttle0.msg_count.Request_Control::2        15881                      
system.ruby.network.routers17.throttle0.msg_count.Response_Control::1         9751                      
system.ruby.network.routers17.throttle0.msg_count.Response_Data::1         9775                      
system.ruby.network.routers17.throttle1.link_utilization     2.598261                      
system.ruby.network.routers17.throttle1.msg_bytes.Control::0       100480                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Control::1        77008                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Control::2        91016                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Data::1      1687080                      
system.ruby.network.routers17.throttle1.msg_count.Control::0        12560                      
system.ruby.network.routers17.throttle1.msg_count.Response_Control::1         9626                      
system.ruby.network.routers17.throttle1.msg_count.Response_Control::2        11377                      
system.ruby.network.routers17.throttle1.msg_count.Response_Data::1        12405                      
system.ruby.network.routers18.msg_bytes.Control::0       100904                      
system.ruby.network.routers18.msg_bytes.Request_Control::2        83592                      
system.ruby.network.routers18.msg_bytes.Response_Control::1       153048                      
system.ruby.network.routers18.msg_bytes.Response_Control::2        77072                      
system.ruby.network.routers18.msg_bytes.Response_Data::1      2277728                      
system.ruby.network.routers18.msg_count.Control::0        12613                      
system.ruby.network.routers18.msg_count.Request_Control::2        10449                      
system.ruby.network.routers18.msg_count.Response_Control::1        19131                      
system.ruby.network.routers18.msg_count.Response_Control::2         9634                      
system.ruby.network.routers18.msg_count.Response_Data::1        16748                      
system.ruby.network.routers18.percent_links_utilized     1.788574                      
system.ruby.network.routers18.port_buffers001.avg_buf_msgs     0.005236                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers001.avg_stall_time  3743.632881                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers002.avg_buf_msgs     0.002221                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers002.avg_stall_time  2895.040465                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers003.avg_buf_msgs     0.002687                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers003.avg_stall_time  1458.922274                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers004.avg_buf_msgs     0.003750                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers004.avg_stall_time  1461.768320                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers005.avg_buf_msgs     0.002048                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers005.avg_stall_time   965.226495                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.throttle0.link_utilization     2.021484                      
system.ruby.network.routers18.throttle0.msg_bytes.Request_Control::2        83592                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Control::1       119496                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Data::1      1318384                      
system.ruby.network.routers18.throttle0.msg_count.Request_Control::2        10449                      
system.ruby.network.routers18.throttle0.msg_count.Response_Control::1        14937                      
system.ruby.network.routers18.throttle0.msg_count.Response_Data::1         9694                      
system.ruby.network.routers18.throttle1.link_utilization     1.555663                      
system.ruby.network.routers18.throttle1.msg_bytes.Control::0       100904                      
system.ruby.network.routers18.throttle1.msg_bytes.Response_Control::1        33552                      
system.ruby.network.routers18.throttle1.msg_bytes.Response_Control::2        77072                      
system.ruby.network.routers18.throttle1.msg_bytes.Response_Data::1       959344                      
system.ruby.network.routers18.throttle1.msg_count.Control::0        12613                      
system.ruby.network.routers18.throttle1.msg_count.Response_Control::1         4194                      
system.ruby.network.routers18.throttle1.msg_count.Response_Control::2         9634                      
system.ruby.network.routers18.throttle1.msg_count.Response_Data::1         7054                      
system.ruby.network.routers19.msg_bytes.Control::0       100456                      
system.ruby.network.routers19.msg_bytes.Request_Control::2       124512                      
system.ruby.network.routers19.msg_bytes.Response_Control::1       174544                      
system.ruby.network.routers19.msg_bytes.Response_Control::2        99528                      
system.ruby.network.routers19.msg_bytes.Response_Data::1      2973368                      
system.ruby.network.routers19.msg_count.Control::0        12557                      
system.ruby.network.routers19.msg_count.Request_Control::2        15564                      
system.ruby.network.routers19.msg_count.Response_Control::1        21818                      
system.ruby.network.routers19.msg_count.Response_Control::2        12441                      
system.ruby.network.routers19.msg_count.Response_Data::1        21863                      
system.ruby.network.routers19.percent_links_utilized     2.306784                      
system.ruby.network.routers19.port_buffers001.avg_buf_msgs     0.004664                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers001.avg_stall_time  3713.913388                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.port_buffers002.avg_buf_msgs     0.003309                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers002.avg_stall_time  2895.173541                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.port_buffers003.avg_buf_msgs     0.002681                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers003.avg_stall_time  1448.013954                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.port_buffers004.avg_buf_msgs     0.015123                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers004.avg_stall_time  1577.299126                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.port_buffers005.avg_buf_msgs     0.002645                       # Average number of messages in buffer
system.ruby.network.routers19.port_buffers005.avg_stall_time   965.094269                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers19.throttle0.link_utilization     2.002883                      
system.ruby.network.routers19.throttle0.msg_bytes.Request_Control::2       124512                      
system.ruby.network.routers19.throttle0.msg_bytes.Response_Control::1       100072                      
system.ruby.network.routers19.throttle0.msg_bytes.Response_Data::1      1282888                      
system.ruby.network.routers19.throttle0.msg_count.Request_Control::2        15564                      
system.ruby.network.routers19.throttle0.msg_count.Response_Control::1        12509                      
system.ruby.network.routers19.throttle0.msg_count.Response_Data::1         9433                      
system.ruby.network.routers19.throttle1.link_utilization     2.610686                      
system.ruby.network.routers19.throttle1.msg_bytes.Control::0       100456                      
system.ruby.network.routers19.throttle1.msg_bytes.Response_Control::1        74472                      
system.ruby.network.routers19.throttle1.msg_bytes.Response_Control::2        99528                      
system.ruby.network.routers19.throttle1.msg_bytes.Response_Data::1      1690480                      
system.ruby.network.routers19.throttle1.msg_count.Control::0        12557                      
system.ruby.network.routers19.throttle1.msg_count.Response_Control::1         9309                      
system.ruby.network.routers19.throttle1.msg_count.Response_Control::2        12441                      
system.ruby.network.routers19.throttle1.msg_count.Response_Data::1        12430                      
system.ruby.network.routers20.msg_bytes.Control::0       100472                      
system.ruby.network.routers20.msg_bytes.Request_Control::2       124248                      
system.ruby.network.routers20.msg_bytes.Response_Control::1       187560                      
system.ruby.network.routers20.msg_bytes.Response_Control::2        99440                      
system.ruby.network.routers20.msg_bytes.Response_Data::1      2968744                      
system.ruby.network.routers20.msg_count.Control::0        12559                      
system.ruby.network.routers20.msg_count.Request_Control::2        15531                      
system.ruby.network.routers20.msg_count.Response_Control::1        23445                      
system.ruby.network.routers20.msg_count.Response_Control::2        12430                      
system.ruby.network.routers20.msg_count.Response_Data::1        21829                      
system.ruby.network.routers20.percent_links_utilized     2.312136                      
system.ruby.network.routers20.port_buffers001.avg_buf_msgs     0.005018                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers001.avg_stall_time  3717.813629                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.port_buffers002.avg_buf_msgs     0.003302                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers002.avg_stall_time  2895.746449                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.port_buffers003.avg_buf_msgs     0.002676                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers003.avg_stall_time  1458.496579                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.port_buffers004.avg_buf_msgs     0.015049                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers004.avg_stall_time  1560.489215                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.port_buffers005.avg_buf_msgs     0.002642                       # Average number of messages in buffer
system.ruby.network.routers20.port_buffers005.avg_stall_time   964.914638                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers20.throttle0.link_utilization     2.020357                      
system.ruby.network.routers20.throttle0.msg_bytes.Request_Control::2       124248                      
system.ruby.network.routers20.throttle0.msg_bytes.Response_Control::1       113352                      
system.ruby.network.routers20.throttle0.msg_bytes.Response_Data::1      1283024                      
system.ruby.network.routers20.throttle0.msg_count.Request_Control::2        15531                      
system.ruby.network.routers20.throttle0.msg_count.Response_Control::1        14169                      
system.ruby.network.routers20.throttle0.msg_count.Response_Data::1         9434                      
system.ruby.network.routers20.throttle1.link_utilization     2.603915                      
system.ruby.network.routers20.throttle1.msg_bytes.Control::0       100472                      
system.ruby.network.routers20.throttle1.msg_bytes.Response_Control::1        74208                      
system.ruby.network.routers20.throttle1.msg_bytes.Response_Control::2        99440                      
system.ruby.network.routers20.throttle1.msg_bytes.Response_Data::1      1685720                      
system.ruby.network.routers20.throttle1.msg_count.Control::0        12559                      
system.ruby.network.routers20.throttle1.msg_count.Response_Control::1         9276                      
system.ruby.network.routers20.throttle1.msg_count.Response_Control::2        12430                      
system.ruby.network.routers20.throttle1.msg_count.Response_Data::1        12395                      
system.ruby.network.routers21.msg_bytes.Control::0       101000                      
system.ruby.network.routers21.msg_bytes.Request_Control::2       104856                      
system.ruby.network.routers21.msg_bytes.Response_Control::1       109472                      
system.ruby.network.routers21.msg_bytes.Response_Control::2        55944                      
system.ruby.network.routers21.msg_bytes.Response_Data::1      2639080                      
system.ruby.network.routers21.msg_count.Control::0        12625                      
system.ruby.network.routers21.msg_count.Request_Control::2        13107                      
system.ruby.network.routers21.msg_count.Response_Control::1        13684                      
system.ruby.network.routers21.msg_count.Response_Control::2         6993                      
system.ruby.network.routers21.msg_count.Response_Data::1        19405                      
system.ruby.network.routers21.percent_links_utilized     1.999832                      
system.ruby.network.routers21.port_buffers001.avg_buf_msgs     0.004076                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers001.avg_stall_time  5749.498549                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.port_buffers002.avg_buf_msgs     0.002786                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers002.avg_stall_time  2893.919627                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.port_buffers003.avg_buf_msgs     0.002689                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers003.avg_stall_time  1458.247645                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.port_buffers004.avg_buf_msgs     0.004336                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers004.avg_stall_time  1460.776094                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.port_buffers005.avg_buf_msgs     0.001487                       # Average number of messages in buffer
system.ruby.network.routers21.port_buffers005.avg_stall_time   964.766256                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers21.throttle0.link_utilization     2.441705                      
system.ruby.network.routers21.throttle0.msg_bytes.Request_Control::2       104856                      
system.ruby.network.routers21.throttle0.msg_bytes.Response_Control::1        54656                      
system.ruby.network.routers21.throttle0.msg_bytes.Response_Data::1      1678240                      
system.ruby.network.routers21.throttle0.msg_count.Request_Control::2        13107                      
system.ruby.network.routers21.throttle0.msg_count.Response_Control::1         6832                      
system.ruby.network.routers21.throttle0.msg_count.Response_Data::1        12340                      
system.ruby.network.routers21.throttle1.link_utilization     1.557959                      
system.ruby.network.routers21.throttle1.msg_bytes.Control::0       101000                      
system.ruby.network.routers21.throttle1.msg_bytes.Response_Control::1        54816                      
system.ruby.network.routers21.throttle1.msg_bytes.Response_Control::2        55944                      
system.ruby.network.routers21.throttle1.msg_bytes.Response_Data::1       960840                      
system.ruby.network.routers21.throttle1.msg_count.Control::0        12625                      
system.ruby.network.routers21.throttle1.msg_count.Response_Control::1         6852                      
system.ruby.network.routers21.throttle1.msg_count.Response_Control::2         6993                      
system.ruby.network.routers21.throttle1.msg_count.Response_Data::1         7065                      
system.ruby.network.routers22.msg_bytes.Control::0       100568                      
system.ruby.network.routers22.msg_bytes.Request_Control::2       145344                      
system.ruby.network.routers22.msg_bytes.Response_Control::1       111184                      
system.ruby.network.routers22.msg_bytes.Response_Control::2        97928                      
system.ruby.network.routers22.msg_bytes.Response_Data::1      3327512                      
system.ruby.network.routers22.msg_count.Control::0        12571                      
system.ruby.network.routers22.msg_count.Request_Control::2        18168                      
system.ruby.network.routers22.msg_count.Response_Control::1        13898                      
system.ruby.network.routers22.msg_count.Response_Control::2        12241                      
system.ruby.network.routers22.msg_count.Response_Data::1        24467                      
system.ruby.network.routers22.percent_links_utilized     2.512808                      
system.ruby.network.routers22.port_buffers001.avg_buf_msgs     0.003030                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers001.avg_stall_time  3645.543243                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.port_buffers002.avg_buf_msgs     0.003862                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers002.avg_stall_time  2894.318962                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.port_buffers003.avg_buf_msgs     0.002677                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers003.avg_stall_time  1457.969588                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.port_buffers004.avg_buf_msgs     0.015231                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers004.avg_stall_time  1544.538240                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.port_buffers005.avg_buf_msgs     0.002602                       # Average number of messages in buffer
system.ruby.network.routers22.port_buffers005.avg_stall_time   964.583435                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers22.throttle0.link_utilization     2.431331                      
system.ruby.network.routers22.throttle0.msg_bytes.Request_Control::2       145344                      
system.ruby.network.routers22.throttle0.msg_bytes.Response_Control::1        15880                      
system.ruby.network.routers22.throttle0.msg_bytes.Response_Data::1      1668720                      
system.ruby.network.routers22.throttle0.msg_count.Request_Control::2        18168                      
system.ruby.network.routers22.throttle0.msg_count.Response_Control::1         1985                      
system.ruby.network.routers22.throttle0.msg_count.Response_Data::1        12270                      
system.ruby.network.routers22.throttle1.link_utilization     2.594285                      
system.ruby.network.routers22.throttle1.msg_bytes.Control::0       100568                      
system.ruby.network.routers22.throttle1.msg_bytes.Response_Control::1        95304                      
system.ruby.network.routers22.throttle1.msg_bytes.Response_Control::2        97928                      
system.ruby.network.routers22.throttle1.msg_bytes.Response_Data::1      1658792                      
system.ruby.network.routers22.throttle1.msg_count.Control::0        12571                      
system.ruby.network.routers22.throttle1.msg_count.Response_Control::1        11913                      
system.ruby.network.routers22.throttle1.msg_count.Response_Control::2        12241                      
system.ruby.network.routers22.throttle1.msg_count.Response_Data::1        12197                      
system.ruby.network.routers23.msg_bytes.Control::0       100640                      
system.ruby.network.routers23.msg_bytes.Request_Control::2       123328                      
system.ruby.network.routers23.msg_bytes.Response_Control::1       174976                      
system.ruby.network.routers23.msg_bytes.Response_Control::2        98280                      
system.ruby.network.routers23.msg_bytes.Response_Data::1      2953240                      
system.ruby.network.routers23.msg_count.Control::0        12580                      
system.ruby.network.routers23.msg_count.Request_Control::2        15416                      
system.ruby.network.routers23.msg_count.Response_Control::1        21872                      
system.ruby.network.routers23.msg_count.Response_Control::2        12285                      
system.ruby.network.routers23.msg_count.Response_Data::1        21715                      
system.ruby.network.routers23.percent_links_utilized     2.292207                      
system.ruby.network.routers23.port_buffers001.avg_buf_msgs     0.004761                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers001.avg_stall_time  3789.536749                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.port_buffers002.avg_buf_msgs     0.003277                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers002.avg_stall_time  2892.153603                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.port_buffers003.avg_buf_msgs     0.002676                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers003.avg_stall_time  1446.597202                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.port_buffers004.avg_buf_msgs     0.014326                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers004.avg_stall_time  1546.235707                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.port_buffers005.avg_buf_msgs     0.002612                       # Average number of messages in buffer
system.ruby.network.routers23.port_buffers005.avg_stall_time   964.365751                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers23.throttle0.link_utilization     2.048992                      
system.ruby.network.routers23.throttle0.msg_bytes.Request_Control::2       123328                      
system.ruby.network.routers23.throttle0.msg_bytes.Response_Control::1       101688                      
system.ruby.network.routers23.throttle0.msg_bytes.Response_Data::1      1317160                      
system.ruby.network.routers23.throttle0.msg_count.Request_Control::2        15416                      
system.ruby.network.routers23.throttle0.msg_count.Response_Control::1        12711                      
system.ruby.network.routers23.throttle0.msg_count.Response_Data::1         9685                      
system.ruby.network.routers23.throttle1.link_utilization     2.535421                      
system.ruby.network.routers23.throttle1.msg_bytes.Control::0       100640                      
system.ruby.network.routers23.throttle1.msg_bytes.Response_Control::1        73288                      
system.ruby.network.routers23.throttle1.msg_bytes.Response_Control::2        98280                      
system.ruby.network.routers23.throttle1.msg_bytes.Response_Data::1      1636080                      
system.ruby.network.routers23.throttle1.msg_count.Control::0        12580                      
system.ruby.network.routers23.throttle1.msg_count.Response_Control::1         9161                      
system.ruby.network.routers23.throttle1.msg_count.Response_Control::2        12285                      
system.ruby.network.routers23.throttle1.msg_count.Response_Data::1        12030                      
system.ruby.network.routers24.msg_bytes.Control::0       100472                      
system.ruby.network.routers24.msg_bytes.Request_Control::2       124576                      
system.ruby.network.routers24.msg_bytes.Response_Control::1       173992                      
system.ruby.network.routers24.msg_bytes.Response_Control::2        99336                      
system.ruby.network.routers24.msg_bytes.Response_Data::1      2974456                      
system.ruby.network.routers24.msg_count.Control::0        12559                      
system.ruby.network.routers24.msg_count.Request_Control::2        15572                      
system.ruby.network.routers24.msg_count.Response_Control::1        21749                      
system.ruby.network.routers24.msg_count.Response_Control::2        12417                      
system.ruby.network.routers24.msg_count.Response_Data::1        21871                      
system.ruby.network.routers24.percent_links_utilized     2.307066                      
system.ruby.network.routers24.port_buffers001.avg_buf_msgs     0.004650                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers001.avg_stall_time  3626.818608                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.port_buffers002.avg_buf_msgs     0.003310                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers002.avg_stall_time  2892.871067                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.port_buffers003.avg_buf_msgs     0.002674                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers003.avg_stall_time  1446.371759                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.port_buffers004.avg_buf_msgs     0.015125                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers004.avg_stall_time  1570.535728                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.port_buffers005.avg_buf_msgs     0.002640                       # Average number of messages in buffer
system.ruby.network.routers24.port_buffers005.avg_stall_time   964.188246                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers24.throttle0.link_utilization     2.003595                      
system.ruby.network.routers24.throttle0.msg_bytes.Request_Control::2       124576                      
system.ruby.network.routers24.throttle0.msg_bytes.Response_Control::1        99456                      
system.ruby.network.routers24.throttle0.msg_bytes.Response_Data::1      1283976                      
system.ruby.network.routers24.throttle0.msg_count.Request_Control::2        15572                      
system.ruby.network.routers24.throttle0.msg_count.Response_Control::1        12432                      
system.ruby.network.routers24.throttle0.msg_count.Response_Data::1         9441                      
system.ruby.network.routers24.throttle1.link_utilization     2.610537                      
system.ruby.network.routers24.throttle1.msg_bytes.Control::0       100472                      
system.ruby.network.routers24.throttle1.msg_bytes.Response_Control::1        74536                      
system.ruby.network.routers24.throttle1.msg_bytes.Response_Control::2        99336                      
system.ruby.network.routers24.throttle1.msg_bytes.Response_Data::1      1690480                      
system.ruby.network.routers24.throttle1.msg_count.Control::0        12559                      
system.ruby.network.routers24.throttle1.msg_count.Response_Control::1         9317                      
system.ruby.network.routers24.throttle1.msg_count.Response_Control::2        12417                      
system.ruby.network.routers24.throttle1.msg_count.Response_Data::1        12430                      
system.ruby.network.routers25.msg_bytes.Control::0       100600                      
system.ruby.network.routers25.msg_bytes.Request_Control::2       102152                      
system.ruby.network.routers25.msg_bytes.Response_Control::1       173016                      
system.ruby.network.routers25.msg_bytes.Response_Control::2        77248                      
system.ruby.network.routers25.msg_bytes.Response_Data::1      2593248                      
system.ruby.network.routers25.msg_count.Control::0        12575                      
system.ruby.network.routers25.msg_count.Request_Control::2        12769                      
system.ruby.network.routers25.msg_count.Response_Control::1        21627                      
system.ruby.network.routers25.msg_count.Response_Control::2         9656                      
system.ruby.network.routers25.msg_count.Response_Data::1        19068                      
system.ruby.network.routers25.percent_links_utilized     2.023689                      
system.ruby.network.routers25.port_buffers001.avg_buf_msgs     0.005245                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers001.avg_stall_time  4483.145567                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.port_buffers002.avg_buf_msgs     0.002714                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers002.avg_stall_time  2891.505654                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.port_buffers003.avg_buf_msgs     0.002678                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers003.avg_stall_time  1457.079614                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.port_buffers004.avg_buf_msgs     0.008934                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers004.avg_stall_time  1490.866420                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.port_buffers005.avg_buf_msgs     0.002053                       # Average number of messages in buffer
system.ruby.network.routers25.port_buffers005.avg_stall_time   963.979703                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers25.throttle0.link_utilization     2.024332                      
system.ruby.network.routers25.throttle0.msg_bytes.Request_Control::2       102152                      
system.ruby.network.routers25.throttle0.msg_bytes.Response_Control::1       120896                      
system.ruby.network.routers25.throttle0.msg_bytes.Response_Data::1      1300568                      
system.ruby.network.routers25.throttle0.msg_count.Request_Control::2        12769                      
system.ruby.network.routers25.throttle0.msg_count.Response_Control::1        15112                      
system.ruby.network.routers25.throttle0.msg_count.Response_Data::1         9563                      
system.ruby.network.routers25.throttle1.link_utilization     2.023046                      
system.ruby.network.routers25.throttle1.msg_bytes.Control::0       100600                      
system.ruby.network.routers25.throttle1.msg_bytes.Response_Control::1        52120                      
system.ruby.network.routers25.throttle1.msg_bytes.Response_Control::2        77248                      
system.ruby.network.routers25.throttle1.msg_bytes.Response_Data::1      1292680                      
system.ruby.network.routers25.throttle1.msg_count.Control::0        12575                      
system.ruby.network.routers25.throttle1.msg_count.Response_Control::1         6515                      
system.ruby.network.routers25.throttle1.msg_count.Response_Control::2         9656                      
system.ruby.network.routers25.throttle1.msg_count.Response_Data::1         9505                      
system.ruby.network.routers26.msg_bytes.Control::0       100496                      
system.ruby.network.routers26.msg_bytes.Request_Control::2       125448                      
system.ruby.network.routers26.msg_bytes.Response_Control::1       214208                      
system.ruby.network.routers26.msg_bytes.Response_Control::2        98056                      
system.ruby.network.routers26.msg_bytes.Response_Data::1      2989144                      
system.ruby.network.routers26.msg_count.Control::0        12562                      
system.ruby.network.routers26.msg_count.Request_Control::2        15681                      
system.ruby.network.routers26.msg_count.Response_Control::1        26776                      
system.ruby.network.routers26.msg_count.Response_Control::2        12257                      
system.ruby.network.routers26.msg_count.Response_Data::1        21979                      
system.ruby.network.routers26.percent_links_utilized     2.343285                      
system.ruby.network.routers26.port_buffers001.avg_buf_msgs     0.005733                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers001.avg_stall_time  5648.255237                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.port_buffers002.avg_buf_msgs     0.003333                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers002.avg_stall_time  2891.669342                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.port_buffers003.avg_buf_msgs     0.002675                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers003.avg_stall_time  1445.803846                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.port_buffers004.avg_buf_msgs     0.015016                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers004.avg_stall_time  1566.750282                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.port_buffers005.avg_buf_msgs     0.002606                       # Average number of messages in buffer
system.ruby.network.routers26.port_buffers005.avg_stall_time   963.807937                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers26.throttle0.link_utilization     2.089010                      
system.ruby.network.routers26.throttle0.msg_bytes.Request_Control::2       125448                      
system.ruby.network.routers26.throttle0.msg_bytes.Response_Control::1       138800                      
system.ruby.network.routers26.throttle0.msg_bytes.Response_Data::1      1308048                      
system.ruby.network.routers26.throttle0.msg_count.Request_Control::2        15681                      
system.ruby.network.routers26.throttle0.msg_count.Response_Control::1        17350                      
system.ruby.network.routers26.throttle0.msg_count.Response_Data::1         9618                      
system.ruby.network.routers26.throttle1.link_utilization     2.597559                      
system.ruby.network.routers26.throttle1.msg_bytes.Control::0       100496                      
system.ruby.network.routers26.throttle1.msg_bytes.Response_Control::1        75408                      
system.ruby.network.routers26.throttle1.msg_bytes.Response_Control::2        98056                      
system.ruby.network.routers26.throttle1.msg_bytes.Response_Data::1      1681096                      
system.ruby.network.routers26.throttle1.msg_count.Control::0        12562                      
system.ruby.network.routers26.throttle1.msg_count.Response_Control::1         9426                      
system.ruby.network.routers26.throttle1.msg_count.Response_Control::2        12257                      
system.ruby.network.routers26.throttle1.msg_count.Response_Data::1        12361                      
system.ruby.network.routers27.msg_bytes.Control::0       100472                      
system.ruby.network.routers27.msg_bytes.Request_Control::2       125144                      
system.ruby.network.routers27.msg_bytes.Response_Control::1       173912                      
system.ruby.network.routers27.msg_bytes.Response_Control::2        99016                      
system.ruby.network.routers27.msg_bytes.Response_Data::1      2984248                      
system.ruby.network.routers27.msg_count.Control::0        12559                      
system.ruby.network.routers27.msg_count.Request_Control::2        15643                      
system.ruby.network.routers27.msg_count.Response_Control::1        21739                      
system.ruby.network.routers27.msg_count.Response_Control::2        12377                      
system.ruby.network.routers27.msg_count.Response_Data::1        21943                      
system.ruby.network.routers27.percent_links_utilized     2.313683                      
system.ruby.network.routers27.port_buffers001.avg_buf_msgs     0.004647                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers001.avg_stall_time  3646.521343                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.port_buffers002.avg_buf_msgs     0.003325                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers002.avg_stall_time  2889.763864                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.port_buffers003.avg_buf_msgs     0.002674                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers003.avg_stall_time  1445.565223                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.port_buffers004.avg_buf_msgs     0.015151                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers004.avg_stall_time  1556.345463                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.port_buffers005.avg_buf_msgs     0.002631                       # Average number of messages in buffer
system.ruby.network.routers27.port_buffers005.avg_stall_time   963.649138                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers27.throttle0.link_utilization     2.015584                      
system.ruby.network.routers27.throttle0.msg_bytes.Request_Control::2       125144                      
system.ruby.network.routers27.throttle0.msg_bytes.Response_Control::1        98800                      
system.ruby.network.routers27.throttle0.msg_bytes.Response_Data::1      1293088                      
system.ruby.network.routers27.throttle0.msg_count.Request_Control::2        15643                      
system.ruby.network.routers27.throttle0.msg_count.Response_Control::1        12350                      
system.ruby.network.routers27.throttle0.msg_count.Response_Data::1         9508                      
system.ruby.network.routers27.throttle1.link_utilization     2.611781                      
system.ruby.network.routers27.throttle1.msg_bytes.Control::0       100472                      
system.ruby.network.routers27.throttle1.msg_bytes.Response_Control::1        75112                      
system.ruby.network.routers27.throttle1.msg_bytes.Response_Control::2        99016                      
system.ruby.network.routers27.throttle1.msg_bytes.Response_Data::1      1691160                      
system.ruby.network.routers27.throttle1.msg_count.Control::0        12559                      
system.ruby.network.routers27.throttle1.msg_count.Response_Control::1         9389                      
system.ruby.network.routers27.throttle1.msg_count.Response_Control::2        12377                      
system.ruby.network.routers27.throttle1.msg_count.Response_Data::1        12435                      
system.ruby.network.routers28.msg_bytes.Control::0       120392                      
system.ruby.network.routers28.msg_bytes.Request_Control::2       165512                      
system.ruby.network.routers28.msg_bytes.Response_Control::1       130776                      
system.ruby.network.routers28.msg_bytes.Response_Control::2        79232                      
system.ruby.network.routers28.msg_bytes.Response_Data::1      3670504                      
system.ruby.network.routers28.msg_count.Control::0        15049                      
system.ruby.network.routers28.msg_count.Request_Control::2        20689                      
system.ruby.network.routers28.msg_count.Response_Control::1        16347                      
system.ruby.network.routers28.msg_count.Response_Control::2         9904                      
system.ruby.network.routers28.msg_count.Response_Data::1        26989                      
system.ruby.network.routers28.percent_links_utilized     2.767827                      
system.ruby.network.routers28.port_buffers001.avg_buf_msgs     0.003534                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers001.avg_stall_time  3687.619479                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.port_buffers002.avg_buf_msgs     0.004398                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers002.avg_stall_time  2889.545330                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.port_buffers003.avg_buf_msgs     0.003205                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers003.avg_stall_time  1456.131605                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.port_buffers004.avg_buf_msgs     0.015923                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers004.avg_stall_time  1544.826395                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.port_buffers005.avg_buf_msgs     0.002105                       # Average number of messages in buffer
system.ruby.network.routers28.port_buffers005.avg_stall_time   963.375332                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers28.throttle0.link_utilization     2.898256                      
system.ruby.network.routers28.throttle0.msg_bytes.Request_Control::2       165512                      
system.ruby.network.routers28.throttle0.msg_bytes.Response_Control::1        15304                      
system.ruby.network.routers28.throttle0.msg_bytes.Response_Data::1      2000560                      
system.ruby.network.routers28.throttle0.msg_count.Request_Control::2        20689                      
system.ruby.network.routers28.throttle0.msg_count.Response_Control::1         1913                      
system.ruby.network.routers28.throttle0.msg_count.Response_Data::1        14710                      
system.ruby.network.routers28.throttle1.link_utilization     2.637397                      
system.ruby.network.routers28.throttle1.msg_bytes.Control::0       120392                      
system.ruby.network.routers28.throttle1.msg_bytes.Response_Control::1       115472                      
system.ruby.network.routers28.throttle1.msg_bytes.Response_Control::2        79232                      
system.ruby.network.routers28.throttle1.msg_bytes.Response_Data::1      1669944                      
system.ruby.network.routers28.throttle1.msg_count.Control::0        15049                      
system.ruby.network.routers28.throttle1.msg_count.Response_Control::1        14434                      
system.ruby.network.routers28.throttle1.msg_count.Response_Control::2         9904                      
system.ruby.network.routers28.throttle1.msg_count.Response_Data::1        12279                      
system.ruby.network.routers29.msg_bytes.Control::0       100480                      
system.ruby.network.routers29.msg_bytes.Request_Control::2       129104                      
system.ruby.network.routers29.msg_bytes.Response_Control::1       190336                      
system.ruby.network.routers29.msg_bytes.Response_Control::2        95304                      
system.ruby.network.routers29.msg_bytes.Response_Data::1      3051568                      
system.ruby.network.routers29.msg_count.Control::0        12560                      
system.ruby.network.routers29.msg_count.Request_Control::2        16138                      
system.ruby.network.routers29.msg_count.Response_Control::1        23792                      
system.ruby.network.routers29.msg_count.Response_Control::2        11913                      
system.ruby.network.routers29.msg_count.Response_Data::1        22438                      
system.ruby.network.routers29.percent_links_utilized     2.369485                      
system.ruby.network.routers29.port_buffers001.avg_buf_msgs     0.005089                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers001.avg_stall_time  3705.416938                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.port_buffers002.avg_buf_msgs     0.003431                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers002.avg_stall_time  2890.423293                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.port_buffers003.avg_buf_msgs     0.002674                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers003.avg_stall_time  1444.954157                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.port_buffers004.avg_buf_msgs     0.015199                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers004.avg_stall_time  1567.303526                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.port_buffers005.avg_buf_msgs     0.002532                       # Average number of messages in buffer
system.ruby.network.routers29.port_buffers005.avg_stall_time   963.230989                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers29.throttle0.link_utilization     2.132271                      
system.ruby.network.routers29.throttle0.msg_bytes.Request_Control::2       129104                      
system.ruby.network.routers29.throttle0.msg_bytes.Response_Control::1       111264                      
system.ruby.network.routers29.throttle0.msg_bytes.Response_Data::1      1364488                      
system.ruby.network.routers29.throttle0.msg_count.Request_Control::2        16138                      
system.ruby.network.routers29.throttle0.msg_count.Response_Control::1        13908                      
system.ruby.network.routers29.throttle0.msg_count.Response_Data::1        10033                      
system.ruby.network.routers29.throttle1.link_utilization     2.606700                      
system.ruby.network.routers29.throttle1.msg_bytes.Control::0       100480                      
system.ruby.network.routers29.throttle1.msg_bytes.Response_Control::1        79072                      
system.ruby.network.routers29.throttle1.msg_bytes.Response_Control::2        95304                      
system.ruby.network.routers29.throttle1.msg_bytes.Response_Data::1      1687080                      
system.ruby.network.routers29.throttle1.msg_count.Control::0        12560                      
system.ruby.network.routers29.throttle1.msg_count.Response_Control::1         9884                      
system.ruby.network.routers29.throttle1.msg_count.Response_Control::2        11913                      
system.ruby.network.routers29.throttle1.msg_count.Response_Data::1        12405                      
system.ruby.network.routers30.msg_bytes.Control::0       100440                      
system.ruby.network.routers30.msg_bytes.Request_Control::2       124024                      
system.ruby.network.routers30.msg_bytes.Response_Control::1       160312                      
system.ruby.network.routers30.msg_bytes.Response_Control::2        92416                      
system.ruby.network.routers30.msg_bytes.Response_Data::1      2965072                      
system.ruby.network.routers30.msg_count.Control::0        12555                      
system.ruby.network.routers30.msg_count.Request_Control::2        15503                      
system.ruby.network.routers30.msg_count.Response_Control::1        20039                      
system.ruby.network.routers30.msg_count.Response_Control::2        11552                      
system.ruby.network.routers30.msg_count.Response_Data::1        21802                      
system.ruby.network.routers30.percent_links_utilized     2.286759                      
system.ruby.network.routers30.port_buffers001.avg_buf_msgs     0.004299                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers001.avg_stall_time  6081.239330                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.port_buffers002.avg_buf_msgs     0.003296                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers002.avg_stall_time  2889.488358                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.port_buffers003.avg_buf_msgs     0.002677                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers003.avg_stall_time  1444.703842                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.port_buffers004.avg_buf_msgs     0.014997                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers004.avg_stall_time  1565.148053                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.port_buffers005.avg_buf_msgs     0.002456                       # Average number of messages in buffer
system.ruby.network.routers30.port_buffers005.avg_stall_time   963.051783                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers30.throttle0.link_utilization     1.983612                      
system.ruby.network.routers30.throttle0.msg_bytes.Request_Control::2       124024                      
system.ruby.network.routers30.throttle0.msg_bytes.Response_Control::1        86328                      
system.ruby.network.routers30.throttle0.msg_bytes.Response_Data::1      1282616                      
system.ruby.network.routers30.throttle0.msg_count.Request_Control::2        15503                      
system.ruby.network.routers30.throttle0.msg_count.Response_Control::1        10791                      
system.ruby.network.routers30.throttle0.msg_count.Response_Data::1         9431                      
system.ruby.network.routers30.throttle1.link_utilization     2.589906                      
system.ruby.network.routers30.throttle1.msg_bytes.Control::0       100440                      
system.ruby.network.routers30.throttle1.msg_bytes.Response_Control::1        73984                      
system.ruby.network.routers30.throttle1.msg_bytes.Response_Control::2        92416                      
system.ruby.network.routers30.throttle1.msg_bytes.Response_Data::1      1682456                      
system.ruby.network.routers30.throttle1.msg_count.Control::0        12555                      
system.ruby.network.routers30.throttle1.msg_count.Response_Control::1         9248                      
system.ruby.network.routers30.throttle1.msg_count.Response_Control::2        11552                      
system.ruby.network.routers30.throttle1.msg_count.Response_Data::1        12371                      
system.ruby.network.routers31.msg_bytes.Control::0       100616                      
system.ruby.network.routers31.msg_bytes.Request_Control::2       124304                      
system.ruby.network.routers31.msg_bytes.Response_Control::1       194792                      
system.ruby.network.routers31.msg_bytes.Response_Control::2        99080                      
system.ruby.network.routers31.msg_bytes.Response_Data::1      2970104                      
system.ruby.network.routers31.msg_count.Control::0        12577                      
system.ruby.network.routers31.msg_count.Request_Control::2        15538                      
system.ruby.network.routers31.msg_count.Response_Control::1        24349                      
system.ruby.network.routers31.msg_count.Response_Control::2        12385                      
system.ruby.network.routers31.msg_count.Response_Data::1        21839                      
system.ruby.network.routers31.percent_links_utilized     2.317738                      
system.ruby.network.routers31.port_buffers001.avg_buf_msgs     0.005223                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers001.avg_stall_time  3730.219269                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.port_buffers002.avg_buf_msgs     0.003303                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers002.avg_stall_time  2889.606447                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.port_buffers003.avg_buf_msgs     0.002688                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers003.avg_stall_time  1445.366672                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.port_buffers004.avg_buf_msgs     0.014937                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers004.avg_stall_time  1566.295357                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.port_buffers005.avg_buf_msgs     0.002633                       # Average number of messages in buffer
system.ruby.network.routers31.port_buffers005.avg_stall_time   962.907865                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers31.throttle0.link_utilization     2.042965                      
system.ruby.network.routers31.throttle0.msg_bytes.Request_Control::2       124304                      
system.ruby.network.routers31.throttle0.msg_bytes.Response_Control::1       120520                      
system.ruby.network.routers31.throttle0.msg_bytes.Response_Data::1      1292816                      
system.ruby.network.routers31.throttle0.msg_count.Request_Control::2        15538                      
system.ruby.network.routers31.throttle0.msg_count.Response_Control::1        15065                      
system.ruby.network.routers31.throttle0.msg_count.Response_Data::1         9506                      
system.ruby.network.routers31.throttle1.link_utilization     2.592510                      
system.ruby.network.routers31.throttle1.msg_bytes.Control::0       100616                      
system.ruby.network.routers31.throttle1.msg_bytes.Response_Control::1        74272                      
system.ruby.network.routers31.throttle1.msg_bytes.Response_Control::2        99080                      
system.ruby.network.routers31.throttle1.msg_bytes.Response_Data::1      1677288                      
system.ruby.network.routers31.throttle1.msg_count.Control::0        12577                      
system.ruby.network.routers31.throttle1.msg_count.Response_Control::1         9284                      
system.ruby.network.routers31.throttle1.msg_count.Response_Control::2        12385                      
system.ruby.network.routers31.throttle1.msg_count.Response_Data::1        12333                      
system.ruby.network.routers32.msg_bytes.Control::0      3215848                      
system.ruby.network.routers32.msg_bytes.Request_Control::2      2934688                      
system.ruby.network.routers32.msg_bytes.Response_Control::1       630320                      
system.ruby.network.routers32.msg_bytes.Response_Control::2      2939632                      
system.ruby.network.routers32.msg_bytes.Response_Data::1     39968360                      
system.ruby.network.routers32.msg_bytes.Writeback_Control::0           96                      
system.ruby.network.routers32.msg_bytes.Writeback_Data::0         3944                      
system.ruby.network.routers32.msg_count.Control::0       401981                      
system.ruby.network.routers32.msg_count.Request_Control::2       366836                      
system.ruby.network.routers32.msg_count.Response_Control::1        78790                      
system.ruby.network.routers32.msg_count.Response_Control::2       367454                      
system.ruby.network.routers32.msg_count.Response_Data::1       293885                      
system.ruby.network.routers32.msg_count.Writeback_Control::0           12                      
system.ruby.network.routers32.msg_count.Writeback_Data::0           29                      
system.ruby.network.routers32.percent_links_utilized    33.011897                      
system.ruby.network.routers32.port_buffers000.avg_buf_msgs     0.085166                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers000.avg_stall_time  3794.546637                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers001.avg_buf_msgs     0.036177                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers001.avg_stall_time  8016.824896                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers002.avg_buf_msgs     0.078114                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers002.avg_stall_time  3000.754347                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers003.avg_buf_msgs     0.000733                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers003.avg_stall_time 61036.352963                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers004.avg_buf_msgs     0.143825                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers004.avg_stall_time  2146.754512                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.port_buffers005.avg_buf_msgs     0.078097                       # Average number of messages in buffer
system.ruby.network.routers32.port_buffers005.avg_stall_time   968.992702                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers32.throttle0.link_utilization    38.919351                      
system.ruby.network.routers32.throttle0.msg_bytes.Control::0      3204680                      
system.ruby.network.routers32.throttle0.msg_bytes.Response_Control::2      2939632                      
system.ruby.network.routers32.throttle0.msg_bytes.Response_Data::1     23144344                      
system.ruby.network.routers32.throttle0.msg_bytes.Writeback_Control::0           96                      
system.ruby.network.routers32.throttle0.msg_bytes.Writeback_Data::0         3944                      
system.ruby.network.routers32.throttle0.msg_count.Control::0       400585                      
system.ruby.network.routers32.throttle0.msg_count.Response_Control::2       367454                      
system.ruby.network.routers32.throttle0.msg_count.Response_Data::1       170179                      
system.ruby.network.routers32.throttle0.msg_count.Writeback_Control::0           12                      
system.ruby.network.routers32.throttle0.msg_count.Writeback_Data::0           29                      
system.ruby.network.routers32.throttle1.link_utilization    27.104444                      
system.ruby.network.routers32.throttle1.msg_bytes.Control::0        11168                      
system.ruby.network.routers32.throttle1.msg_bytes.Request_Control::2      2934688                      
system.ruby.network.routers32.throttle1.msg_bytes.Response_Control::1       630320                      
system.ruby.network.routers32.throttle1.msg_bytes.Response_Data::1     16824016                      
system.ruby.network.routers32.throttle1.msg_count.Control::0         1396                      
system.ruby.network.routers32.throttle1.msg_count.Request_Control::2       366836                      
system.ruby.network.routers32.throttle1.msg_count.Response_Control::1        78790                      
system.ruby.network.routers32.throttle1.msg_count.Response_Data::1       123706                      
system.ruby.network.routers33.msg_bytes.Control::0        11168                      
system.ruby.network.routers33.msg_bytes.Response_Data::1       189856                      
system.ruby.network.routers33.msg_count.Control::0         1396                      
system.ruby.network.routers33.msg_count.Response_Data::1         1396                      
system.ruby.network.routers33.percent_links_utilized     0.133544                      
system.ruby.network.routers33.port_buffers000.avg_buf_msgs     0.000297                       # Average number of messages in buffer
system.ruby.network.routers33.port_buffers000.avg_stall_time 63036.344885                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers33.port_buffers003.avg_buf_msgs     0.000297                       # Average number of messages in buffer
system.ruby.network.routers33.port_buffers003.avg_stall_time   999.968963                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers33.throttle0.link_utilization     0.014838                      
system.ruby.network.routers33.throttle0.msg_bytes.Control::0        11168                      
system.ruby.network.routers33.throttle0.msg_count.Control::0         1396                      
system.ruby.network.routers33.throttle1.link_utilization     0.252250                      
system.ruby.network.routers33.throttle1.msg_bytes.Response_Data::1       189856                      
system.ruby.network.routers33.throttle1.msg_count.Response_Data::1         1396                      
system.ruby.network.routers34.msg_bytes.Control::0      3215848                      
system.ruby.network.routers34.msg_bytes.Request_Control::2      3904240                      
system.ruby.network.routers34.msg_bytes.Response_Control::1      2949640                      
system.ruby.network.routers34.msg_bytes.Response_Control::2      2939632                      
system.ruby.network.routers34.msg_bytes.Response_Data::1     66913904                      
system.ruby.network.routers34.msg_bytes.Writeback_Control::0           96                      
system.ruby.network.routers34.msg_bytes.Writeback_Data::0         3944                      
system.ruby.network.routers34.msg_count.Control::0       401981                      
system.ruby.network.routers34.msg_count.Request_Control::2       488030                      
system.ruby.network.routers34.msg_count.Response_Control::1       368705                      
system.ruby.network.routers34.msg_count.Response_Control::2       367454                      
system.ruby.network.routers34.msg_count.Response_Data::1       492014                      
system.ruby.network.routers34.msg_count.Writeback_Control::0           12                      
system.ruby.network.routers34.msg_count.Writeback_Data::0           29                      
system.ruby.network.routers34.percent_links_utilized     3.123363                      
system.ruby.network.routers34.port_buffers001.avg_buf_msgs     0.004783                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers001.avg_stall_time  2634.221323                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers002.avg_buf_msgs     0.002273                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers002.avg_stall_time  1937.253804                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers004.avg_buf_msgs     0.005578                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers004.avg_stall_time  2669.359644                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers005.avg_buf_msgs     0.002575                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers005.avg_stall_time  1936.451095                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers007.avg_buf_msgs     0.006564                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers007.avg_stall_time  2736.842490                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers008.avg_buf_msgs     0.003311                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers008.avg_stall_time  1935.952377                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers010.avg_buf_msgs     0.006584                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers010.avg_stall_time  2731.427710                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers011.avg_buf_msgs     0.003317                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers011.avg_stall_time  1935.861711                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers013.avg_buf_msgs     0.007183                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers013.avg_stall_time  4054.025041                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers014.avg_buf_msgs     0.002738                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers014.avg_stall_time  1935.171033                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers016.avg_buf_msgs     0.006604                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers016.avg_stall_time  2756.214861                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers017.avg_buf_msgs     0.003324                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers017.avg_stall_time  1936.097996                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers019.avg_buf_msgs     0.006127                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers019.avg_stall_time  2787.909859                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers020.avg_buf_msgs     0.003845                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers020.avg_stall_time  1934.998735                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers022.avg_buf_msgs     0.007244                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers022.avg_stall_time  4023.921111                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers023.avg_buf_msgs     0.002760                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers023.avg_stall_time  1934.853754                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers025.avg_buf_msgs     0.006577                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers025.avg_stall_time  2617.995486                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers026.avg_buf_msgs     0.003303                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers026.avg_stall_time  1934.758305                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers028.avg_buf_msgs     0.006057                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers028.avg_stall_time  2607.161890                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers029.avg_buf_msgs     0.003920                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers029.avg_stall_time  1933.570929                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers031.avg_buf_msgs     0.006593                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers031.avg_stall_time  2718.631869                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers032.avg_buf_msgs     0.003314                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers032.avg_stall_time  1932.844749                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers034.avg_buf_msgs     0.006601                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers034.avg_stall_time  2639.599228                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers035.avg_buf_msgs     0.003312                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers035.avg_stall_time  1932.177455                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers037.avg_buf_msgs     0.006587                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers037.avg_stall_time  2677.095282                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers038.avg_buf_msgs     0.003297                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers038.avg_stall_time  1932.765137                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers040.avg_buf_msgs     0.006576                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers040.avg_stall_time  2646.420248                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers041.avg_buf_msgs     0.003303                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers041.avg_stall_time  1931.474553                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers043.avg_buf_msgs     0.006224                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers043.avg_stall_time  2762.708907                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers044.avg_buf_msgs     0.003316                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers044.avg_stall_time  1932.428939                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers046.avg_buf_msgs     0.006594                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers046.avg_stall_time  2588.690432                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers047.avg_buf_msgs     0.003302                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers047.avg_stall_time  1932.228475                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers049.avg_buf_msgs     0.006605                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers049.avg_stall_time  2664.556772                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers050.avg_buf_msgs     0.003298                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers050.avg_stall_time  1932.114105                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers052.avg_buf_msgs     0.005444                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers052.avg_stall_time  2565.557912                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers053.avg_buf_msgs     0.003376                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers053.avg_stall_time  1930.404947                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers055.avg_buf_msgs     0.007214                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers055.avg_stall_time  2778.427219                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers056.avg_buf_msgs     0.002221                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers056.avg_stall_time  1930.127315                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers058.avg_buf_msgs     0.006583                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers058.avg_stall_time  2748.823795                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers059.avg_buf_msgs     0.003309                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers059.avg_stall_time  1930.408774                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers061.avg_buf_msgs     0.006183                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers061.avg_stall_time  2752.905369                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers062.avg_buf_msgs     0.003302                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers062.avg_stall_time  1931.138567                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers064.avg_buf_msgs     0.005974                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers064.avg_stall_time  4784.756741                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers065.avg_buf_msgs     0.002790                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers065.avg_stall_time  1929.485424                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers067.avg_buf_msgs     0.003327                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers067.avg_stall_time  2680.975113                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers068.avg_buf_msgs     0.003862                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers068.avg_stall_time  1930.091814                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers070.avg_buf_msgs     0.006741                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers070.avg_stall_time  2825.193531                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers071.avg_buf_msgs     0.003277                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers071.avg_stall_time  1928.129258                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers073.avg_buf_msgs     0.006558                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers073.avg_stall_time  2662.647582                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers074.avg_buf_msgs     0.003310                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers074.avg_stall_time  1929.027417                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers076.avg_buf_msgs     0.007658                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers076.avg_stall_time  3519.174155                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers077.avg_buf_msgs     0.002714                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers077.avg_stall_time  1927.698567                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers079.avg_buf_msgs     0.007089                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers079.avg_stall_time  4684.444750                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers080.avg_buf_msgs     0.003333                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers080.avg_stall_time  1928.269988                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers082.avg_buf_msgs     0.006540                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers082.avg_stall_time  2682.898565                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers083.avg_buf_msgs     0.003326                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers083.avg_stall_time  1926.546055                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers085.avg_buf_msgs     0.003831                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers085.avg_stall_time  2724.271994                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers086.avg_buf_msgs     0.004400                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers086.avg_stall_time  1926.459959                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers088.avg_buf_msgs     0.007217                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers088.avg_stall_time  2742.212734                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers089.avg_buf_msgs     0.003431                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers089.avg_stall_time  1927.522443                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers091.avg_buf_msgs     0.005664                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers091.avg_stall_time  5118.181170                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers092.avg_buf_msgs     0.003296                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers092.avg_stall_time  1926.627686                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers094.avg_buf_msgs     0.006118                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers094.avg_stall_time  2767.316931                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers095.avg_buf_msgs     0.003303                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers095.avg_stall_time  1926.882040                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers096.avg_buf_msgs     0.275900                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers096.avg_stall_time  2794.549401                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers097.avg_buf_msgs     0.073219                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers097.avg_stall_time  7016.857634                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers098.avg_buf_msgs     0.078220                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers098.avg_stall_time  2000.822798                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.port_buffers099.avg_buf_msgs     0.000297                       # Average number of messages in buffer
system.ruby.network.routers34.port_buffers099.avg_stall_time 62036.349349                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers34.throttle0.link_utilization     2.081262                      
system.ruby.network.routers34.throttle0.msg_bytes.Request_Control::2        85528                      
system.ruby.network.routers34.throttle0.msg_bytes.Response_Control::1        34984                      
system.ruby.network.routers34.throttle0.msg_bytes.Response_Data::1      1445952                      
system.ruby.network.routers34.throttle0.msg_count.Request_Control::2        10691                      
system.ruby.network.routers34.throttle0.msg_count.Response_Control::1         4373                      
system.ruby.network.routers34.throttle0.msg_count.Response_Data::1        10632                      
system.ruby.network.routers34.throttle1.link_utilization     1.712570                      
system.ruby.network.routers34.throttle1.msg_bytes.Request_Control::2        96904                      
system.ruby.network.routers34.throttle1.msg_bytes.Response_Control::1        77816                      
system.ruby.network.routers34.throttle1.msg_bytes.Response_Data::1      1114248                      
system.ruby.network.routers34.throttle1.msg_count.Request_Control::2        12113                      
system.ruby.network.routers34.throttle1.msg_count.Response_Control::1         9727                      
system.ruby.network.routers34.throttle1.msg_count.Response_Data::1         8193                      
system.ruby.network.routers34.throttle10.link_utilization     2.012364                      
system.ruby.network.routers34.throttle10.msg_bytes.Request_Control::2       124720                      
system.ruby.network.routers34.throttle10.msg_bytes.Response_Control::1       100472                      
system.ruby.network.routers34.throttle10.msg_bytes.Response_Data::1      1289416                      
system.ruby.network.routers34.throttle10.msg_count.Request_Control::2        15590                      
system.ruby.network.routers34.throttle10.msg_count.Response_Control::1        12559                      
system.ruby.network.routers34.throttle10.msg_count.Response_Data::1         9481                      
system.ruby.network.routers34.throttle11.link_utilization     2.025416                      
system.ruby.network.routers34.throttle11.msg_bytes.Request_Control::2       124648                      
system.ruby.network.routers34.throttle11.msg_bytes.Response_Control::1        99216                      
system.ruby.network.routers34.throttle11.msg_bytes.Response_Data::1      1300568                      
system.ruby.network.routers34.throttle11.msg_count.Request_Control::2        15581                      
system.ruby.network.routers34.throttle11.msg_count.Response_Control::1        12402                      
system.ruby.network.routers34.throttle11.msg_count.Response_Data::1         9563                      
system.ruby.network.routers34.throttle12.link_utilization     2.002107                      
system.ruby.network.routers34.throttle12.msg_bytes.Request_Control::2       124072                      
system.ruby.network.routers34.throttle12.msg_bytes.Response_Control::1       100200                      
system.ruby.network.routers34.throttle12.msg_bytes.Response_Data::1      1282616                      
system.ruby.network.routers34.throttle12.msg_count.Request_Control::2        15509                      
system.ruby.network.routers34.throttle12.msg_count.Response_Control::1        12525                      
system.ruby.network.routers34.throttle12.msg_count.Response_Data::1         9431                      
system.ruby.network.routers34.throttle13.link_utilization     2.007177                      
system.ruby.network.routers34.throttle13.msg_bytes.Request_Control::2       124288                      
system.ruby.network.routers34.throttle13.msg_bytes.Response_Control::1        99584                      
system.ruby.network.routers34.throttle13.msg_bytes.Response_Data::1      1286832                      
system.ruby.network.routers34.throttle13.msg_count.Request_Control::2        15536                      
system.ruby.network.routers34.throttle13.msg_count.Response_Control::1        12448                      
system.ruby.network.routers34.throttle13.msg_count.Response_Data::1         9462                      
system.ruby.network.routers34.throttle14.link_utilization     2.032410                      
system.ruby.network.routers34.throttle14.msg_bytes.Request_Control::2       124792                      
system.ruby.network.routers34.throttle14.msg_bytes.Response_Control::1       114672                      
system.ruby.network.routers34.throttle14.msg_bytes.Response_Data::1      1290232                      
system.ruby.network.routers34.throttle14.msg_count.Request_Control::2        15599                      
system.ruby.network.routers34.throttle14.msg_count.Response_Control::1        14334                      
system.ruby.network.routers34.throttle14.msg_count.Response_Data::1         9487                      
system.ruby.network.routers34.throttle15.link_utilization     2.022451                      
system.ruby.network.routers34.throttle15.msg_bytes.Request_Control::2       124264                      
system.ruby.network.routers34.throttle15.msg_bytes.Response_Control::1        99136                      
system.ruby.network.routers34.throttle15.msg_bytes.Response_Data::1      1298800                      
system.ruby.network.routers34.throttle15.msg_count.Request_Control::2        15533                      
system.ruby.network.routers34.throttle15.msg_count.Response_Control::1        12392                      
system.ruby.network.routers34.throttle15.msg_count.Response_Data::1         9550                      
system.ruby.network.routers34.throttle16.link_utilization     2.012629                      
system.ruby.network.routers34.throttle16.msg_bytes.Request_Control::2       124128                      
system.ruby.network.routers34.throttle16.msg_bytes.Response_Control::1       100312                      
system.ruby.network.routers34.throttle16.msg_bytes.Response_Data::1      1290368                      
system.ruby.network.routers34.throttle16.msg_count.Request_Control::2        15516                      
system.ruby.network.routers34.throttle16.msg_count.Response_Control::1        12539                      
system.ruby.network.routers34.throttle16.msg_count.Response_Data::1         9488                      
system.ruby.network.routers34.throttle17.link_utilization     2.038735                      
system.ruby.network.routers34.throttle17.msg_bytes.Request_Control::2       127048                      
system.ruby.network.routers34.throttle17.msg_bytes.Response_Control::1        78008                      
system.ruby.network.routers34.throttle17.msg_bytes.Response_Data::1      1329400                      
system.ruby.network.routers34.throttle17.msg_count.Request_Control::2        15881                      
system.ruby.network.routers34.throttle17.msg_count.Response_Control::1         9751                      
system.ruby.network.routers34.throttle17.msg_count.Response_Data::1         9775                      
system.ruby.network.routers34.throttle18.link_utilization     2.021484                      
system.ruby.network.routers34.throttle18.msg_bytes.Request_Control::2        83592                      
system.ruby.network.routers34.throttle18.msg_bytes.Response_Control::1       119496                      
system.ruby.network.routers34.throttle18.msg_bytes.Response_Data::1      1318384                      
system.ruby.network.routers34.throttle18.msg_count.Request_Control::2        10449                      
system.ruby.network.routers34.throttle18.msg_count.Response_Control::1        14937                      
system.ruby.network.routers34.throttle18.msg_count.Response_Data::1         9694                      
system.ruby.network.routers34.throttle19.link_utilization     2.002883                      
system.ruby.network.routers34.throttle19.msg_bytes.Request_Control::2       124512                      
system.ruby.network.routers34.throttle19.msg_bytes.Response_Control::1       100072                      
system.ruby.network.routers34.throttle19.msg_bytes.Response_Data::1      1282888                      
system.ruby.network.routers34.throttle19.msg_count.Request_Control::2        15564                      
system.ruby.network.routers34.throttle19.msg_count.Response_Control::1        12509                      
system.ruby.network.routers34.throttle19.msg_count.Response_Data::1         9433                      
system.ruby.network.routers34.throttle2.link_utilization     2.007304                      
system.ruby.network.routers34.throttle2.msg_bytes.Request_Control::2       124592                      
system.ruby.network.routers34.throttle2.msg_bytes.Response_Control::1        99512                      
system.ruby.network.routers34.throttle2.msg_bytes.Response_Data::1      1286696                      
system.ruby.network.routers34.throttle2.msg_count.Request_Control::2        15574                      
system.ruby.network.routers34.throttle2.msg_count.Response_Control::1        12439                      
system.ruby.network.routers34.throttle2.msg_count.Response_Data::1         9461                      
system.ruby.network.routers34.throttle20.link_utilization     2.020357                      
system.ruby.network.routers34.throttle20.msg_bytes.Request_Control::2       124248                      
system.ruby.network.routers34.throttle20.msg_bytes.Response_Control::1       113352                      
system.ruby.network.routers34.throttle20.msg_bytes.Response_Data::1      1283024                      
system.ruby.network.routers34.throttle20.msg_count.Request_Control::2        15531                      
system.ruby.network.routers34.throttle20.msg_count.Response_Control::1        14169                      
system.ruby.network.routers34.throttle20.msg_count.Response_Data::1         9434                      
system.ruby.network.routers34.throttle21.link_utilization     2.441705                      
system.ruby.network.routers34.throttle21.msg_bytes.Request_Control::2       104856                      
system.ruby.network.routers34.throttle21.msg_bytes.Response_Control::1        54656                      
system.ruby.network.routers34.throttle21.msg_bytes.Response_Data::1      1678240                      
system.ruby.network.routers34.throttle21.msg_count.Request_Control::2        13107                      
system.ruby.network.routers34.throttle21.msg_count.Response_Control::1         6832                      
system.ruby.network.routers34.throttle21.msg_count.Response_Data::1        12340                      
system.ruby.network.routers34.throttle22.link_utilization     2.431331                      
system.ruby.network.routers34.throttle22.msg_bytes.Request_Control::2       145344                      
system.ruby.network.routers34.throttle22.msg_bytes.Response_Control::1        15880                      
system.ruby.network.routers34.throttle22.msg_bytes.Response_Data::1      1668720                      
system.ruby.network.routers34.throttle22.msg_count.Request_Control::2        18168                      
system.ruby.network.routers34.throttle22.msg_count.Response_Control::1         1985                      
system.ruby.network.routers34.throttle22.msg_count.Response_Data::1        12270                      
system.ruby.network.routers34.throttle23.link_utilization     2.048992                      
system.ruby.network.routers34.throttle23.msg_bytes.Request_Control::2       123328                      
system.ruby.network.routers34.throttle23.msg_bytes.Response_Control::1       101688                      
system.ruby.network.routers34.throttle23.msg_bytes.Response_Data::1      1317160                      
system.ruby.network.routers34.throttle23.msg_count.Request_Control::2        15416                      
system.ruby.network.routers34.throttle23.msg_count.Response_Control::1        12711                      
system.ruby.network.routers34.throttle23.msg_count.Response_Data::1         9685                      
system.ruby.network.routers34.throttle24.link_utilization     2.003595                      
system.ruby.network.routers34.throttle24.msg_bytes.Request_Control::2       124576                      
system.ruby.network.routers34.throttle24.msg_bytes.Response_Control::1        99456                      
system.ruby.network.routers34.throttle24.msg_bytes.Response_Data::1      1283976                      
system.ruby.network.routers34.throttle24.msg_count.Request_Control::2        15572                      
system.ruby.network.routers34.throttle24.msg_count.Response_Control::1        12432                      
system.ruby.network.routers34.throttle24.msg_count.Response_Data::1         9441                      
system.ruby.network.routers34.throttle25.link_utilization     2.024332                      
system.ruby.network.routers34.throttle25.msg_bytes.Request_Control::2       102152                      
system.ruby.network.routers34.throttle25.msg_bytes.Response_Control::1       120896                      
system.ruby.network.routers34.throttle25.msg_bytes.Response_Data::1      1300568                      
system.ruby.network.routers34.throttle25.msg_count.Request_Control::2        12769                      
system.ruby.network.routers34.throttle25.msg_count.Response_Control::1        15112                      
system.ruby.network.routers34.throttle25.msg_count.Response_Data::1         9563                      
system.ruby.network.routers34.throttle26.link_utilization     2.089010                      
system.ruby.network.routers34.throttle26.msg_bytes.Request_Control::2       125448                      
system.ruby.network.routers34.throttle26.msg_bytes.Response_Control::1       138800                      
system.ruby.network.routers34.throttle26.msg_bytes.Response_Data::1      1308048                      
system.ruby.network.routers34.throttle26.msg_count.Request_Control::2        15681                      
system.ruby.network.routers34.throttle26.msg_count.Response_Control::1        17350                      
system.ruby.network.routers34.throttle26.msg_count.Response_Data::1         9618                      
system.ruby.network.routers34.throttle27.link_utilization     2.015584                      
system.ruby.network.routers34.throttle27.msg_bytes.Request_Control::2       125144                      
system.ruby.network.routers34.throttle27.msg_bytes.Response_Control::1        98800                      
system.ruby.network.routers34.throttle27.msg_bytes.Response_Data::1      1293088                      
system.ruby.network.routers34.throttle27.msg_count.Request_Control::2        15643                      
system.ruby.network.routers34.throttle27.msg_count.Response_Control::1        12350                      
system.ruby.network.routers34.throttle27.msg_count.Response_Data::1         9508                      
system.ruby.network.routers34.throttle28.link_utilization     2.898256                      
system.ruby.network.routers34.throttle28.msg_bytes.Request_Control::2       165512                      
system.ruby.network.routers34.throttle28.msg_bytes.Response_Control::1        15304                      
system.ruby.network.routers34.throttle28.msg_bytes.Response_Data::1      2000560                      
system.ruby.network.routers34.throttle28.msg_count.Request_Control::2        20689                      
system.ruby.network.routers34.throttle28.msg_count.Response_Control::1         1913                      
system.ruby.network.routers34.throttle28.msg_count.Response_Data::1        14710                      
system.ruby.network.routers34.throttle29.link_utilization     2.132271                      
system.ruby.network.routers34.throttle29.msg_bytes.Request_Control::2       129104                      
system.ruby.network.routers34.throttle29.msg_bytes.Response_Control::1       111264                      
system.ruby.network.routers34.throttle29.msg_bytes.Response_Data::1      1364488                      
system.ruby.network.routers34.throttle29.msg_count.Request_Control::2        16138                      
system.ruby.network.routers34.throttle29.msg_count.Response_Control::1        13908                      
system.ruby.network.routers34.throttle29.msg_count.Response_Data::1        10033                      
system.ruby.network.routers34.throttle3.link_utilization     2.010121                      
system.ruby.network.routers34.throttle3.msg_bytes.Request_Control::2       124840                      
system.ruby.network.routers34.throttle3.msg_bytes.Response_Control::1        99480                      
system.ruby.network.routers34.throttle3.msg_bytes.Response_Data::1      1288600                      
system.ruby.network.routers34.throttle3.msg_count.Request_Control::2        15605                      
system.ruby.network.routers34.throttle3.msg_count.Response_Control::1        12435                      
system.ruby.network.routers34.throttle3.msg_count.Response_Data::1         9475                      
system.ruby.network.routers34.throttle30.link_utilization     1.983612                      
system.ruby.network.routers34.throttle30.msg_bytes.Request_Control::2       124024                      
system.ruby.network.routers34.throttle30.msg_bytes.Response_Control::1        86328                      
system.ruby.network.routers34.throttle30.msg_bytes.Response_Data::1      1282616                      
system.ruby.network.routers34.throttle30.msg_count.Request_Control::2        15503                      
system.ruby.network.routers34.throttle30.msg_count.Response_Control::1        10791                      
system.ruby.network.routers34.throttle30.msg_count.Response_Data::1         9431                      
system.ruby.network.routers34.throttle31.link_utilization     2.042965                      
system.ruby.network.routers34.throttle31.msg_bytes.Request_Control::2       124304                      
system.ruby.network.routers34.throttle31.msg_bytes.Response_Control::1       120520                      
system.ruby.network.routers34.throttle31.msg_bytes.Response_Data::1      1292816                      
system.ruby.network.routers34.throttle31.msg_count.Request_Control::2        15538                      
system.ruby.network.routers34.throttle31.msg_count.Response_Control::1        15065                      
system.ruby.network.routers34.throttle31.msg_count.Response_Data::1         9506                      
system.ruby.network.routers34.throttle32.link_utilization    38.919351                      
system.ruby.network.routers34.throttle32.msg_bytes.Control::0      3204680                      
system.ruby.network.routers34.throttle32.msg_bytes.Response_Control::2      2939632                      
system.ruby.network.routers34.throttle32.msg_bytes.Response_Data::1     23144344                      
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Control::0           96                      
system.ruby.network.routers34.throttle32.msg_bytes.Writeback_Data::0         3944                      
system.ruby.network.routers34.throttle32.msg_count.Control::0       400585                      
system.ruby.network.routers34.throttle32.msg_count.Response_Control::2       367454                      
system.ruby.network.routers34.throttle32.msg_count.Response_Data::1       170179                      
system.ruby.network.routers34.throttle32.msg_count.Writeback_Control::0           12                      
system.ruby.network.routers34.throttle32.msg_count.Writeback_Data::0           29                      
system.ruby.network.routers34.throttle33.link_utilization     0.014838                      
system.ruby.network.routers34.throttle33.msg_bytes.Control::0        11168                      
system.ruby.network.routers34.throttle33.msg_count.Control::0         1396                      
system.ruby.network.routers34.throttle4.link_utilization     2.034653                      
system.ruby.network.routers34.throttle4.msg_bytes.Request_Control::2       103048                      
system.ruby.network.routers34.throttle4.msg_bytes.Response_Control::1       120288                      
system.ruby.network.routers34.throttle4.msg_bytes.Response_Data::1      1308048                      
system.ruby.network.routers34.throttle4.msg_count.Request_Control::2        12881                      
system.ruby.network.routers34.throttle4.msg_count.Response_Control::1        15036                      
system.ruby.network.routers34.throttle4.msg_count.Response_Data::1         9618                      
system.ruby.network.routers34.throttle5.link_utilization     2.041796                      
system.ruby.network.routers34.throttle5.msg_bytes.Request_Control::2       125104                      
system.ruby.network.routers34.throttle5.msg_bytes.Response_Control::1        97896                      
system.ruby.network.routers34.throttle5.msg_bytes.Response_Data::1      1313760                      
system.ruby.network.routers34.throttle5.msg_count.Request_Control::2        15638                      
system.ruby.network.routers34.throttle5.msg_count.Response_Control::1        12237                      
system.ruby.network.routers34.throttle5.msg_count.Response_Data::1         9660                      
system.ruby.network.routers34.throttle6.link_utilization     2.509635                      
system.ruby.network.routers34.throttle6.msg_bytes.Request_Control::2       144648                      
system.ruby.network.routers34.throttle6.msg_bytes.Response_Control::1        55928                      
system.ruby.network.routers34.throttle6.msg_bytes.Response_Data::1      1688304                      
system.ruby.network.routers34.throttle6.msg_count.Request_Control::2        18081                      
system.ruby.network.routers34.throttle6.msg_count.Response_Control::1         6991                      
system.ruby.network.routers34.throttle6.msg_count.Response_Data::1        12414                      
system.ruby.network.routers34.throttle7.link_utilization     2.039085                      
system.ruby.network.routers34.throttle7.msg_bytes.Request_Control::2       103856                      
system.ruby.network.routers34.throttle7.msg_bytes.Response_Control::1       120504                      
system.ruby.network.routers34.throttle7.msg_bytes.Response_Data::1      1310360                      
system.ruby.network.routers34.throttle7.msg_count.Request_Control::2        12982                      
system.ruby.network.routers34.throttle7.msg_count.Response_Control::1        15063                      
system.ruby.network.routers34.throttle7.msg_count.Response_Data::1         9635                      
system.ruby.network.routers34.throttle8.link_utilization     2.002766                      
system.ruby.network.routers34.throttle8.msg_bytes.Request_Control::2       124288                      
system.ruby.network.routers34.throttle8.msg_bytes.Response_Control::1       100072                      
system.ruby.network.routers34.throttle8.msg_bytes.Response_Data::1      1283024                      
system.ruby.network.routers34.throttle8.msg_count.Request_Control::2        15536                      
system.ruby.network.routers34.throttle8.msg_count.Response_Control::1        12509                      
system.ruby.network.routers34.throttle8.msg_count.Response_Data::1         9434                      
system.ruby.network.routers34.throttle9.link_utilization     2.511304                      
system.ruby.network.routers34.throttle9.msg_bytes.Request_Control::2       147328                      
system.ruby.network.routers34.throttle9.msg_bytes.Response_Control::1        55048                      
system.ruby.network.routers34.throttle9.msg_bytes.Response_Data::1      1687760                      
system.ruby.network.routers34.throttle9.msg_count.Request_Control::2        18416                      
system.ruby.network.routers34.throttle9.msg_count.Response_Control::1         6881                      
system.ruby.network.routers34.throttle9.msg_count.Response_Data::1        12410                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples      5538870                      
system.ruby.outstanding_req_hist_seqr::mean     2.240685                      
system.ruby.outstanding_req_hist_seqr::gmean     1.970758                      
system.ruby.outstanding_req_hist_seqr::stdev     1.189404                      
system.ruby.outstanding_req_hist_seqr    |     1778276     32.11%     32.11% |     3289746     59.39%     91.50% |      443392      8.01%     99.50% |        4207      0.08%     99.58% |        5026      0.09%     99.67% |        8738      0.16%     99.83% |        2444      0.04%     99.87% |         343      0.01%     99.88% |        6698      0.12%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total      5538870                      
system.cpu14.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu16.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu17.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu18.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu19.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu19.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu19.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu19.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.l1_cntrl30.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl30.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl31.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl31.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl18.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl18.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl19.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl19.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl16.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl16.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl17.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl17.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers18.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers19.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers16.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers17.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers21.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers20.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers23.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers22.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers25.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers24.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers27.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers26.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers29.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers28.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers6.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers7.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers4.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers5.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers32.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers33.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers30.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers31.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers34.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers8.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers9.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl27.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl27.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl26.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl26.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl25.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl25.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl24.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl24.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl23.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl23.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl22.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl22.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl21.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl21.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl20.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl20.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl28.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl28.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl29.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl29.sequencer.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu30.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu30.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu30.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu30.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu31.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu31.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu31.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu31.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::ON     2352035000                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::ON     2352035000                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::ON     2352035000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::ON     2352035000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::ON     2352035000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::ON     2352035000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON     2352035000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::ON     2352035000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON     2352035000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON     2352035000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu29.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu29.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu29.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu29.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu28.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu28.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu28.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu28.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu25.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu25.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu25.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu25.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu24.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu24.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu24.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu24.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu27.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu27.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu27.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu27.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu26.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu26.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu26.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu26.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu21.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu21.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu21.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu21.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu20.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu20.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu20.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu20.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu23.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu23.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu23.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu23.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu22.pwrStateResidencyTicks::ON    2352035000                       # Cumulative time (in ticks) in various power states
system.cpu22.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu22.interrupts.clk_domain.clock         8000                       # Clock period in ticks
system.cpu22.itb.walker.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2352035000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0       178688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             178688                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.ruby.dir_cntrl0         1396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1396                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.ruby.dir_cntrl0     75971659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75971659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0     75971659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             75971659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples      2792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000771000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4715                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1396                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     46650232                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                99000232                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16708.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35458.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2276                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2792                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    347.500000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   262.315859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.941884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            1      0.20%      0.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          215     41.99%     42.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          100     19.53%     61.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           70     13.67%     75.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           42      8.20%     83.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      2.93%     86.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      2.54%     89.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.98%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           51      9.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          512                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 178688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  178688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        75.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2351914000                       # Total gap between requests
system.mem_ctrls.avgGap                    1684752.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0       178688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 75971658.585012555122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0         2792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0     99000232                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     35458.54                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1485120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               785565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             7654080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     185621280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         71822850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        842699040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1110067935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        471.960636                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2190149750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     78520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     83365250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2199120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1157475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12280800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     185621280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         78335670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        837214560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1116808905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        474.826652                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2175843500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     78520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     97671500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
