# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:48 on Feb 11,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 14:15:48 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:48 on Feb 11,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:15:48 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:48 on Feb 11,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:15:48 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:48 on Feb 11,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 14:15:48 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:48 on Feb 11,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 14:15:48 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:49 on Feb 11,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:15:49 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:49 on Feb 11,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:15:49 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:49 on Feb 11,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:15:49 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:49 on Feb 11,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 14:15:49 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:49 on Feb 11,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:15:49 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:49 on Feb 11,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 14:15:49 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:49 on Feb 11,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:15:49 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:49 on Feb 11,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 14:15:49 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:49 on Feb 11,2022
# vlog -reportprogress 300 ./singCycle_CPU.sv 
# -- Compiling module singCycle_CPU
# -- Compiling module singCycle_CPU_testbench
# 
# Top level modules:
# 	singCycle_CPU_testbench
# End time: 14:15:49 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:49 on Feb 11,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 14:15:49 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:49 on Feb 11,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:15:50 on Feb 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:50 on Feb 11,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 14:15:50 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:50 on Feb 11,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:15:50 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:50 on Feb 11,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:15:50 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:50 on Feb 11,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 14:15:50 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:50 on Feb 11,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:15:50 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:50 on Feb 11,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 14:15:50 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:50 on Feb 11,2022
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:15:50 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work singCycle_CPU_testbench 
# Start time: 14:15:51 on Feb 11,2022
# Loading sv_std.std
# Loading work.singCycle_CPU_testbench
# Loading work.singCycle_CPU
# Loading work.dataPath
# Loading work.wide_mux2_1
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.register
# Loading work.mux_64x32_1
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.shifter
# Loading work.datamem
# Loading work.control
# Loading work.program_counter
# Loading work.add_width
# Loading work.instructmem
# Loading work.D_FF
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 6721 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./singCycle_CPU.sv(60)
#    Time: 145 ns  Iteration: 1  Instance: /singCycle_CPU_testbench
# Break in Module singCycle_CPU_testbench at ./singCycle_CPU.sv line 60
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:57 on Feb 11,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 14:16:57 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on Feb 11,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:16:58 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on Feb 11,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:16:58 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on Feb 11,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 14:16:58 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on Feb 11,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 14:16:58 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on Feb 11,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:16:58 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on Feb 11,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:16:58 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on Feb 11,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:16:58 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on Feb 11,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 14:16:58 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on Feb 11,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:16:58 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on Feb 11,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 14:16:58 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on Feb 11,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:16:58 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:58 on Feb 11,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 14:16:59 on Feb 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Feb 11,2022
# vlog -reportprogress 300 ./singCycle_CPU.sv 
# -- Compiling module singCycle_CPU
# -- Compiling module singCycle_CPU_testbench
# 
# Top level modules:
# 	singCycle_CPU_testbench
# End time: 14:16:59 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Feb 11,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 14:16:59 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Feb 11,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:16:59 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Feb 11,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 14:16:59 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Feb 11,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:16:59 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Feb 11,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:16:59 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Feb 11,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 14:16:59 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Feb 11,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:16:59 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Feb 11,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 14:16:59 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:59 on Feb 11,2022
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:16:59 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:17:06 on Feb 11,2022, Elapsed time: 0:01:15
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work singCycle_CPU_testbench 
# Start time: 14:17:06 on Feb 11,2022
# Loading sv_std.std
# Loading work.singCycle_CPU_testbench
# Loading work.singCycle_CPU
# Loading work.dataPath
# Loading work.wide_mux2_1
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.register
# Loading work.mux_64x32_1
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.shifter
# Loading work.datamem
# Loading work.control
# Loading work.program_counter
# Loading work.add_width
# Loading work.instructmem
# Loading work.D_FF
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 6721 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_CRC16.arm
# ** Note: $stop    : ./singCycle_CPU.sv(60)
#    Time: 12025 ns  Iteration: 1  Instance: /singCycle_CPU_testbench
# Break in Module singCycle_CPU_testbench at ./singCycle_CPU.sv line 60
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:27 on Feb 11,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 14:28:27 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:27 on Feb 11,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:28:27 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:27 on Feb 11,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:28:27 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:27 on Feb 11,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 14:28:27 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:27 on Feb 11,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 14:28:28 on Feb 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:28 on Feb 11,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:28:28 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:28 on Feb 11,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:28:28 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:28 on Feb 11,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:28:28 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:28 on Feb 11,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 14:28:28 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:28 on Feb 11,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:28:28 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:28 on Feb 11,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 14:28:28 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:28 on Feb 11,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:28:28 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:28 on Feb 11,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 14:28:28 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:28 on Feb 11,2022
# vlog -reportprogress 300 ./singCycle_CPU.sv 
# -- Compiling module singCycle_CPU
# -- Compiling module singCycle_CPU_testbench
# 
# Top level modules:
# 	singCycle_CPU_testbench
# End time: 14:28:28 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:28 on Feb 11,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 14:28:29 on Feb 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:29 on Feb 11,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:28:29 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:29 on Feb 11,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 14:28:29 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:29 on Feb 11,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:28:29 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:29 on Feb 11,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:28:29 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:29 on Feb 11,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 14:28:29 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:29 on Feb 11,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:28:29 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:29 on Feb 11,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 14:28:29 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:28:29 on Feb 11,2022
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:28:29 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:28:30 on Feb 11,2022, Elapsed time: 0:11:24
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work singCycle_CPU_testbench 
# Start time: 14:28:31 on Feb 11,2022
# Loading sv_std.std
# Loading work.singCycle_CPU_testbench
# Loading work.singCycle_CPU
# Loading work.dataPath
# Loading work.wide_mux2_1
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.register
# Loading work.mux_64x32_1
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.shifter
# Loading work.datamem
# Loading work.control
# Loading work.program_counter
# Loading work.add_width
# Loading work.instructmem
# Loading work.D_FF
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 6721 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./singCycle_CPU.sv(60)
#    Time: 12025 ns  Iteration: 1  Instance: /singCycle_CPU_testbench
# Break in Module singCycle_CPU_testbench at ./singCycle_CPU.sv line 60
add wave -position 23  sim:/singCycle_CPU_testbench/dut/intruction_execution/Ab_in
run -all
run -all
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:04 on Feb 11,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 14:33:04 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:04 on Feb 11,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:33:04 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:04 on Feb 11,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:33:04 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:04 on Feb 11,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 14:33:04 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:04 on Feb 11,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 14:33:04 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:04 on Feb 11,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:33:05 on Feb 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:05 on Feb 11,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:33:05 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:05 on Feb 11,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:33:05 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:05 on Feb 11,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 14:33:05 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:05 on Feb 11,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:33:05 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:05 on Feb 11,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 14:33:05 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:05 on Feb 11,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:33:05 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:05 on Feb 11,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 14:33:05 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:05 on Feb 11,2022
# vlog -reportprogress 300 ./singCycle_CPU.sv 
# -- Compiling module singCycle_CPU
# -- Compiling module singCycle_CPU_testbench
# 
# Top level modules:
# 	singCycle_CPU_testbench
# End time: 14:33:05 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:05 on Feb 11,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 14:33:05 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:05 on Feb 11,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:33:05 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:06 on Feb 11,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 14:33:06 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:06 on Feb 11,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:33:06 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:06 on Feb 11,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:33:06 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:06 on Feb 11,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 14:33:06 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:06 on Feb 11,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:33:06 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:06 on Feb 11,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 14:33:06 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:06 on Feb 11,2022
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:33:06 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:33:08 on Feb 11,2022, Elapsed time: 0:04:37
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work singCycle_CPU_testbench 
# Start time: 14:33:08 on Feb 11,2022
# Loading sv_std.std
# Loading work.singCycle_CPU_testbench
# Loading work.singCycle_CPU
# Loading work.dataPath
# Loading work.wide_mux2_1
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.register
# Loading work.mux_64x32_1
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.shifter
# Loading work.datamem
# Loading work.control
# Loading work.program_counter
# Loading work.add_width
# Loading work.instructmem
# Loading work.D_FF
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 6721 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./singCycle_CPU.sv(60)
#    Time: 145 ns  Iteration: 1  Instance: /singCycle_CPU_testbench
# Break in Module singCycle_CPU_testbench at ./singCycle_CPU.sv line 60
add wave -position 19  sim:/singCycle_CPU_testbench/dut/intruction_execution/Ab_in
run -all
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:01 on Feb 11,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 14:35:01 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:01 on Feb 11,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:35:01 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:01 on Feb 11,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:35:01 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:01 on Feb 11,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 14:35:01 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:01 on Feb 11,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 14:35:01 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:01 on Feb 11,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:35:01 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:02 on Feb 11,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:35:02 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:02 on Feb 11,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:35:02 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:02 on Feb 11,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 14:35:02 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:02 on Feb 11,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:35:02 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:02 on Feb 11,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 14:35:02 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:02 on Feb 11,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:35:02 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:02 on Feb 11,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 14:35:02 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:02 on Feb 11,2022
# vlog -reportprogress 300 ./singCycle_CPU.sv 
# -- Compiling module singCycle_CPU
# -- Compiling module singCycle_CPU_testbench
# 
# Top level modules:
# 	singCycle_CPU_testbench
# End time: 14:35:02 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:02 on Feb 11,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 14:35:02 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:02 on Feb 11,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:35:02 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:02 on Feb 11,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 14:35:02 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:03 on Feb 11,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:35:03 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:03 on Feb 11,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:35:03 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:03 on Feb 11,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 14:35:03 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:03 on Feb 11,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:35:03 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:03 on Feb 11,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 14:35:03 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:03 on Feb 11,2022
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:35:03 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:35:04 on Feb 11,2022, Elapsed time: 0:01:56
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work singCycle_CPU_testbench 
# Start time: 14:35:04 on Feb 11,2022
# Loading sv_std.std
# Loading work.singCycle_CPU_testbench
# Loading work.singCycle_CPU
# Loading work.dataPath
# Loading work.wide_mux2_1
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.register
# Loading work.mux_64x32_1
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.shifter
# Loading work.datamem
# Loading work.control
# Loading work.program_counter
# Loading work.add_width
# Loading work.instructmem
# Loading work.D_FF
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 6721 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./singCycle_CPU.sv(60)
#    Time: 145 ns  Iteration: 1  Instance: /singCycle_CPU_testbench
# Break in Module singCycle_CPU_testbench at ./singCycle_CPU.sv line 60
add wave -position 21  sim:/singCycle_CPU_testbench/dut/intruction_execution/Ab_in
run -all
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/danie/Documents/2021-22 School Year/EE 469/Lab3/singCycle_CPU_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:13 on Feb 11,2022
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module wide_mux2_1
# 
# Top level modules:
# 	wide_mux2_1
# End time: 14:36:13 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Feb 11,2022
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:36:14 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Feb 11,2022
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:36:14 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Feb 11,2022
# vlog -reportprogress 300 ./mux_32_1.sv 
# -- Compiling module mux_32_1
# -- Compiling module Mux2_1
# -- Compiling module mux_32_1_testbench
# 
# Top level modules:
# 	mux_32_1_testbench
# End time: 14:36:14 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Feb 11,2022
# vlog -reportprogress 300 ./mux_64x32_1.sv 
# -- Compiling module mux_64x32_1
# -- Compiling module mux_64x32_1_testbench
# 
# Top level modules:
# 	mux_64x32_1_testbench
# End time: 14:36:14 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Feb 11,2022
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:36:14 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Feb 11,2022
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:36:14 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Feb 11,2022
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:36:14 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Feb 11,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module D_FF
# 
# Top level modules:
# 	register
# End time: 14:36:14 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Feb 11,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:36:14 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Feb 11,2022
# vlog -reportprogress 300 ./ALU_1b.sv 
# -- Compiling module ALU_1b
# -- Compiling module ALU_1b_testbench
# 
# Top level modules:
# 	ALU_1b_testbench
# End time: 14:36:14 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:14 on Feb 11,2022
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:36:14 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Feb 11,2022
# vlog -reportprogress 300 ./control.sv 
# -- Compiling module control
# -- Compiling module control_testbench
# 
# Top level modules:
# 	control_testbench
# End time: 14:36:15 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Feb 11,2022
# vlog -reportprogress 300 ./singCycle_CPU.sv 
# -- Compiling module singCycle_CPU
# -- Compiling module singCycle_CPU_testbench
# 
# Top level modules:
# 	singCycle_CPU_testbench
# End time: 14:36:15 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Feb 11,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 14:36:15 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Feb 11,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:36:15 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Feb 11,2022
# vlog -reportprogress 300 ./add_width.sv 
# -- Compiling module add_width
# 
# Top level modules:
# 	add_width
# End time: 14:36:15 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Feb 11,2022
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:36:15 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Feb 11,2022
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:36:15 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Feb 11,2022
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module program_counter_testbench
# 
# Top level modules:
# 	program_counter_testbench
# End time: 14:36:15 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Feb 11,2022
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:36:15 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Feb 11,2022
# vlog -reportprogress 300 ./dataPath.sv 
# -- Compiling module dataPath
# -- Compiling module dataPath_testbench
# 
# Top level modules:
# 	dataPath_testbench
# End time: 14:36:15 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:15 on Feb 11,2022
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:36:15 on Feb 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:36:17 on Feb 11,2022, Elapsed time: 0:01:13
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work singCycle_CPU_testbench 
# Start time: 14:36:17 on Feb 11,2022
# Loading sv_std.std
# Loading work.singCycle_CPU_testbench
# Loading work.singCycle_CPU
# Loading work.dataPath
# Loading work.wide_mux2_1
# Loading work.regfile
# Loading work.decoder2_4
# Loading work.decoder3_8
# Loading work.register
# Loading work.mux_64x32_1
# Loading work.alu
# Loading work.ALU_1b
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.shifter
# Loading work.datamem
# Loading work.control
# Loading work.program_counter
# Loading work.add_width
# Loading work.instructmem
# Loading work.D_FF
# Loading work.mux_32_1
# Loading work.Mux2_1
# ** Warning: Design size of 6721 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./singCycle_CPU.sv(60)
#    Time: 145 ns  Iteration: 1  Instance: /singCycle_CPU_testbench
# Break in Module singCycle_CPU_testbench at ./singCycle_CPU.sv line 60
# End time: 14:57:55 on Feb 11,2022, Elapsed time: 0:21:38
# Errors: 0, Warnings: 1
