
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.108689                       # Number of seconds simulated
sim_ticks                                1108688861000                       # Number of ticks simulated
final_tick                               1108688861000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 642274                       # Simulator instruction rate (inst/s)
host_op_rate                                  1039953                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1407028055                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665028                       # Number of bytes of host memory used
host_seconds                                   787.97                       # Real time elapsed on the host
sim_insts                                   506089131                       # Number of instructions simulated
sim_ops                                     819446819                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           23616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        17899776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17923392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        23616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16449792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16449792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           279684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              280053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        257028                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257028                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           16144995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              16166296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         21301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            21301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        14837158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14837158                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        14837158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          16144995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             31003454                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   239246065                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374722                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5929                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           984                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   677335674                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            38                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1108688861000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2217377722                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   506089131                       # Number of instructions committed
system.cpu.committedOps                     819446819                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             814630687                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452844                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565943                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    814630687                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1830856994                       # number of times the integer registers were read
system.cpu.num_int_register_writes          707741859                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297558157                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           281904786                       # number of times the CC registers were written
system.cpu.num_mem_refs                     303620782                       # number of memory refs
system.cpu.num_load_insts                   239246061                       # Number of load instructions
system.cpu.num_store_insts                   64374721                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2217377722                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772215                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 506014918     61.75%     61.92% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.92% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.95% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.95% # Class of executed instruction
system.cpu.op_class::MemRead                239245993     29.20%     92.14% # Class of executed instruction
system.cpu.op_class::MemWrite                64374294      7.86%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  819446819                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.831164                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           303620787                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682076                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            445.142165                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.831164                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999670                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         607923650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        607923650                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    238630343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       238630343                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64088262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64088262                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     302718605                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        302718605                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    302718605                       # number of overall hits
system.cpu.dcache.overall_hits::total       302718605                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       615722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        615722                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       286460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       286460                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       902182                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         902182                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       902182                       # number of overall misses
system.cpu.dcache.overall_misses::total        902182                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 106422034500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 106422034500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  22147008000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22147008000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 128569042500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 128569042500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 128569042500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 128569042500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    239246065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    239246065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    303620787                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    303620787                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    303620787                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    303620787                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002574                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002574                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004450                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004450                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002971                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002971                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 172841.045959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 172841.045959                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77312.741744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77312.741744                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 142508.986546                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 142508.986546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 142508.986546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 142508.986546                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657226                       # number of writebacks
system.cpu.dcache.writebacks::total            657226                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       615722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       615722                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       286460                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286460                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       902182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       902182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       902182                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       902182                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 105806312500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 105806312500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  21860548000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21860548000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 127666860500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 127666860500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 127666860500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 127666860500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004450                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002971                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002971                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002971                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002971                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 171841.045959                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 171841.045959                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76312.741744                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76312.741744                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 141508.986546                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 141508.986546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 141508.986546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 141508.986546                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681564                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.475250                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677335674                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               370                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1830636.956757                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.475250                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549756                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          265                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354671718                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354671718                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    677335304                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677335304                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677335304                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677335304                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677335304                       # number of overall hits
system.cpu.icache.overall_hits::total       677335304                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          370                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           370                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          370                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            370                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          370                       # number of overall misses
system.cpu.icache.overall_misses::total           370                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     65914500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65914500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     65914500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65914500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     65914500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65914500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677335674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677335674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677335674                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677335674                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677335674                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677335674                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 178147.297297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 178147.297297                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 178147.297297                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 178147.297297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 178147.297297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 178147.297297                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           59                       # number of writebacks
system.cpu.icache.writebacks::total                59                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          370                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          370                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          370                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          370                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          370                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          370                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     65544500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65544500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     65544500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65544500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     65544500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65544500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 177147.297297                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 177147.297297                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 177147.297297                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 177147.297297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 177147.297297                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 177147.297297                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.611597                       # Cycle average of tags in use
system.l2.tags.total_refs                     1584175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518854                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.053219                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.007679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.938692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.665227                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000458                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998834                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1502                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13192254                       # Number of tag accesses
system.l2.tags.data_accesses                 13192254                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657226                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657226                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           59                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               59                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            220106                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               220106                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               2925                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2925                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         160776                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160776                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                163701                       # number of demand (read+write) hits
system.l2.demand_hits::total                   163702                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data               163701                       # number of overall hits
system.l2.overall_hits::total                  163702                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63429                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63429                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           369                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              369                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454946                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 369                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518375                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518744                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                369                       # number of overall misses
system.l2.overall_misses::cpu.data             518375                       # number of overall misses
system.l2.overall_misses::total                518744                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  19089032500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19089032500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     64977000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64977000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 103194580500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 103194580500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64977000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  122283613000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     122348590000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64977000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 122283613000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    122348590000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           59                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           59                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        220106                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           220106                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            370                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       615722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               370                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682076                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682446                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              370                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682076                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682446                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.955918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.955918                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997297                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997297                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738882                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738882                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997297                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.760125                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997297                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.760125                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 300951.181636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 300951.181636                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 176089.430894                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 176089.430894                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 226828.196094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 226828.196094                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 176089.430894                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 235897.975404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 235855.431581                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 176089.430894                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 235897.975404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 235855.431581                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               508462                       # number of writebacks
system.l2.writebacks::total                    508462                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63429                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          369                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          369                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454946                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518744                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518744                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18454742500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18454742500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     61287000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61287000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  98645120500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  98645120500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     61287000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 117099863000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 117161150000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     61287000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 117099863000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 117161150000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.955918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.955918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997297                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738882                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.760125                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.760125                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 290951.181636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 290951.181636                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 166089.430894                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 166089.430894                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 216828.196094                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216828.196094                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 166089.430894                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 225897.975404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 225855.431581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 166089.430894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 225897.975404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 225855.431581                       # average overall mshr miss latency
system.l2.replacements                         516806                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16150.418612                       # Cycle average of tags in use
system.l3.tags.total_refs                     1035174                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    280130                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.695334                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       10.307693                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          7.052313                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      16133.058605                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000629                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000430                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.984684                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.985743                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16307                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2350480                       # Number of tag accesses
system.l3.tags.data_accesses                  2350480                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       508462                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           508462                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                684                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   684                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         238007                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            238007                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                238691                       # number of demand (read+write) hits
system.l3.demand_hits::total                   238691                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               238691                       # number of overall hits
system.l3.overall_hits::total                  238691                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62745                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62745                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          369                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       216939                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          217308                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 369                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              279684                       # number of demand (read+write) misses
system.l3.demand_misses::total                 280053                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                369                       # number of overall misses
system.l3.overall_misses::cpu.data             279684                       # number of overall misses
system.l3.overall_misses::total                280053                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  17749841500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   17749841500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     57228000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  91141641000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  91198869000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      57228000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  108891482500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     108948710500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     57228000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 108891482500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    108948710500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       508462                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       508462                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63429                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63429                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          369                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454946                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455315                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               369                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518375                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518744                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              369                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518375                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518744                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989216                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989216                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.476846                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.477270                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.539540                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.539867                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.539540                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.539867                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 282888.540920                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 282888.540920                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 155089.430894                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 420125.662052                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 419675.617096                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 155089.430894                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 389337.547017                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 389028.899887                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 155089.430894                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 389337.547017                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 389028.899887                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               257028                       # number of writebacks
system.l3.writebacks::total                    257028                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62745                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62745                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          369                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       216939                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       217308                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            369                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         279684                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            280053                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           369                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        279684                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           280053                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  17122391500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  17122391500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     53538000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  88972251000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  89025789000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     53538000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 106094642500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 106148180500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     53538000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 106094642500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 106148180500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989216                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989216                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.476846                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.477270                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.539540                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.539867                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.539540                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.539867                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 272888.540920                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 272888.540920                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 145089.430894                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 410125.662052                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 409675.617096                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 145089.430894                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 379337.547017                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 379028.899887                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 145089.430894                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 379337.547017                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 379028.899887                       # average overall mshr miss latency
system.l3.replacements                         263746                       # number of replacements
system.membus.snoop_filter.tot_requests        543470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       263417                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             217308                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       257028                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6359                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62745                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62745                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        217308                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       823493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       823493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 823493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     34373184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     34373184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34373184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            280053                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  280053    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              280053                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1571586000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1400269000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1584175                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       901729                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            676                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          676                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1165688                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           59                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           33042                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          220106                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         220106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           370                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2485928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2486727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85715328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85742784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          517166                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32541568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1419718                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000476                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1419042     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    676      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1419718                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1449372500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            555000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1133167000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      1035175                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests       516431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            360                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          360                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1108688861000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp            455315                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       765490                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           14687                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            63429                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           63429                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       455315                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      1553919                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     65741184                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          263746                       # Total snoops (count)
system.tol3bus.snoopTraffic                  16449792                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           782490                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000460                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.021444                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 782130     99.95%     99.95% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    360      0.05%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             782490                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1026049500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         778116000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
