

================================================================
== Vivado HLS Report for 'iscsi_interface'
================================================================
* Date:           Fri Jan 31 15:13:50 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        iscsi_hls
* Solution:       iscsi_processor
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    168|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    375|    -|
|Register         |        -|      -|     235|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     235|    543|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |tcp_in_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |tcp_out_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |tcp_in_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |tcp_in_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |tcp_in_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |tcp_in_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |tcp_in_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |tcp_in_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |tcp_in_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |tcp_out_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tcp_out_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tcp_out_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tcp_out_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tcp_out_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tcp_out_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tcp_out_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 168|          56|          42|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |tcp_in_TDATA_blk_n           |   9|          2|    1|          2|
    |tcp_in_V_data_V_0_data_out   |   9|          2|   32|         64|
    |tcp_in_V_data_V_0_state      |  15|          3|    2|          6|
    |tcp_in_V_dest_V_0_data_out   |   9|          2|    1|          2|
    |tcp_in_V_dest_V_0_state      |  15|          3|    2|          6|
    |tcp_in_V_id_V_0_data_out     |   9|          2|    1|          2|
    |tcp_in_V_id_V_0_state        |  15|          3|    2|          6|
    |tcp_in_V_keep_V_0_data_out   |   9|          2|    4|          8|
    |tcp_in_V_keep_V_0_state      |  15|          3|    2|          6|
    |tcp_in_V_last_V_0_data_out   |   9|          2|    1|          2|
    |tcp_in_V_last_V_0_state      |  15|          3|    2|          6|
    |tcp_in_V_strb_V_0_data_out   |   9|          2|    4|          8|
    |tcp_in_V_strb_V_0_state      |  15|          3|    2|          6|
    |tcp_in_V_user_V_0_data_out   |   9|          2|    1|          2|
    |tcp_in_V_user_V_0_state      |  15|          3|    2|          6|
    |tcp_out_TDATA_blk_n          |   9|          2|    1|          2|
    |tcp_out_V_data_V_1_data_out  |   9|          2|   32|         64|
    |tcp_out_V_data_V_1_state     |  15|          3|    2|          6|
    |tcp_out_V_dest_V_1_data_out  |   9|          2|    1|          2|
    |tcp_out_V_dest_V_1_state     |  15|          3|    2|          6|
    |tcp_out_V_id_V_1_data_out    |   9|          2|    1|          2|
    |tcp_out_V_id_V_1_state       |  15|          3|    2|          6|
    |tcp_out_V_keep_V_1_data_out  |   9|          2|    4|          8|
    |tcp_out_V_keep_V_1_state     |  15|          3|    2|          6|
    |tcp_out_V_last_V_1_data_out  |   9|          2|    1|          2|
    |tcp_out_V_last_V_1_state     |  15|          3|    2|          6|
    |tcp_out_V_strb_V_1_data_out  |   9|          2|    4|          8|
    |tcp_out_V_strb_V_1_state     |  15|          3|    2|          6|
    |tcp_out_V_user_V_1_data_out  |   9|          2|    1|          2|
    |tcp_out_V_user_V_1_state     |  15|          3|    2|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 375|         78|  119|        268|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |tcp_in_V_data_V_0_payload_A   |  32|   0|   32|          0|
    |tcp_in_V_data_V_0_payload_B   |  32|   0|   32|          0|
    |tcp_in_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |tcp_in_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |tcp_in_V_data_V_0_state       |   2|   0|    2|          0|
    |tcp_in_V_dest_V_0_payload_A   |   1|   0|    1|          0|
    |tcp_in_V_dest_V_0_payload_B   |   1|   0|    1|          0|
    |tcp_in_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |tcp_in_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |tcp_in_V_dest_V_0_state       |   2|   0|    2|          0|
    |tcp_in_V_id_V_0_payload_A     |   1|   0|    1|          0|
    |tcp_in_V_id_V_0_payload_B     |   1|   0|    1|          0|
    |tcp_in_V_id_V_0_sel_rd        |   1|   0|    1|          0|
    |tcp_in_V_id_V_0_sel_wr        |   1|   0|    1|          0|
    |tcp_in_V_id_V_0_state         |   2|   0|    2|          0|
    |tcp_in_V_keep_V_0_payload_A   |   4|   0|    4|          0|
    |tcp_in_V_keep_V_0_payload_B   |   4|   0|    4|          0|
    |tcp_in_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |tcp_in_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |tcp_in_V_keep_V_0_state       |   2|   0|    2|          0|
    |tcp_in_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |tcp_in_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |tcp_in_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |tcp_in_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |tcp_in_V_last_V_0_state       |   2|   0|    2|          0|
    |tcp_in_V_strb_V_0_payload_A   |   4|   0|    4|          0|
    |tcp_in_V_strb_V_0_payload_B   |   4|   0|    4|          0|
    |tcp_in_V_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |tcp_in_V_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |tcp_in_V_strb_V_0_state       |   2|   0|    2|          0|
    |tcp_in_V_user_V_0_payload_A   |   1|   0|    1|          0|
    |tcp_in_V_user_V_0_payload_B   |   1|   0|    1|          0|
    |tcp_in_V_user_V_0_sel_rd      |   1|   0|    1|          0|
    |tcp_in_V_user_V_0_sel_wr      |   1|   0|    1|          0|
    |tcp_in_V_user_V_0_state       |   2|   0|    2|          0|
    |tcp_out_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |tcp_out_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |tcp_out_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |tcp_out_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |tcp_out_V_data_V_1_state      |   2|   0|    2|          0|
    |tcp_out_V_dest_V_1_payload_A  |   1|   0|    1|          0|
    |tcp_out_V_dest_V_1_payload_B  |   1|   0|    1|          0|
    |tcp_out_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |tcp_out_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |tcp_out_V_dest_V_1_state      |   2|   0|    2|          0|
    |tcp_out_V_id_V_1_payload_A    |   1|   0|    1|          0|
    |tcp_out_V_id_V_1_payload_B    |   1|   0|    1|          0|
    |tcp_out_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |tcp_out_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |tcp_out_V_id_V_1_state        |   2|   0|    2|          0|
    |tcp_out_V_keep_V_1_payload_A  |   4|   0|    4|          0|
    |tcp_out_V_keep_V_1_payload_B  |   4|   0|    4|          0|
    |tcp_out_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |tcp_out_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |tcp_out_V_keep_V_1_state      |   2|   0|    2|          0|
    |tcp_out_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |tcp_out_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |tcp_out_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |tcp_out_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |tcp_out_V_last_V_1_state      |   2|   0|    2|          0|
    |tcp_out_V_strb_V_1_payload_A  |   4|   0|    4|          0|
    |tcp_out_V_strb_V_1_payload_B  |   4|   0|    4|          0|
    |tcp_out_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |tcp_out_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |tcp_out_V_strb_V_1_state      |   2|   0|    2|          0|
    |tcp_out_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |tcp_out_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |tcp_out_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |tcp_out_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |tcp_out_V_user_V_1_state      |   2|   0|    2|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 235|   0|  235|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  iscsi_interface | return value |
|ap_rst_n        |  in |    1| ap_ctrl_hs |  iscsi_interface | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  iscsi_interface | return value |
|ap_done         | out |    1| ap_ctrl_hs |  iscsi_interface | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  iscsi_interface | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  iscsi_interface | return value |
|tcp_in_TDATA    |  in |   32|    axis    |  tcp_in_V_data_V |    pointer   |
|tcp_in_TVALID   |  in |    1|    axis    |  tcp_in_V_dest_V |    pointer   |
|tcp_in_TREADY   | out |    1|    axis    |  tcp_in_V_dest_V |    pointer   |
|tcp_in_TDEST    |  in |    1|    axis    |  tcp_in_V_dest_V |    pointer   |
|tcp_in_TKEEP    |  in |    4|    axis    |  tcp_in_V_keep_V |    pointer   |
|tcp_in_TSTRB    |  in |    4|    axis    |  tcp_in_V_strb_V |    pointer   |
|tcp_in_TUSER    |  in |    1|    axis    |  tcp_in_V_user_V |    pointer   |
|tcp_in_TLAST    |  in |    1|    axis    |  tcp_in_V_last_V |    pointer   |
|tcp_in_TID      |  in |    1|    axis    |   tcp_in_V_id_V  |    pointer   |
|tcp_out_TDATA   | out |   32|    axis    | tcp_out_V_data_V |    pointer   |
|tcp_out_TREADY  |  in |    1|    axis    | tcp_out_V_data_V |    pointer   |
|tcp_out_TVALID  | out |    1|    axis    | tcp_out_V_dest_V |    pointer   |
|tcp_out_TDEST   | out |    1|    axis    | tcp_out_V_dest_V |    pointer   |
|tcp_out_TKEEP   | out |    4|    axis    | tcp_out_V_keep_V |    pointer   |
|tcp_out_TSTRB   | out |    4|    axis    | tcp_out_V_strb_V |    pointer   |
|tcp_out_TUSER   | out |    1|    axis    | tcp_out_V_user_V |    pointer   |
|tcp_out_TLAST   | out |    1|    axis    | tcp_out_V_last_V |    pointer   |
|tcp_out_TID     | out |    1|    axis    |  tcp_out_V_id_V  |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tcp_in_V_data_V), !map !31"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %tcp_in_V_keep_V), !map !37"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %tcp_in_V_strb_V), !map !41"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %tcp_in_V_user_V), !map !45"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %tcp_in_V_last_V), !map !49"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %tcp_in_V_id_V), !map !53"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %tcp_in_V_dest_V), !map !57"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tcp_out_V_data_V), !map !61"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %tcp_out_V_keep_V), !map !65"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %tcp_out_V_strb_V), !map !69"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %tcp_out_V_user_V), !map !73"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %tcp_out_V_last_V), !map !77"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %tcp_out_V_id_V), !map !81"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %tcp_out_V_dest_V), !map !85"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @iscsi_interface_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tcp_in_V_data_V, i4* %tcp_in_V_keep_V, i4* %tcp_in_V_strb_V, i1* %tcp_in_V_user_V, i1* %tcp_in_V_last_V, i1* %tcp_in_V_id_V, i1* %tcp_in_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:19]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tcp_out_V_data_V, i4* %tcp_out_V_keep_V, i4* %tcp_out_V_strb_V, i1* %tcp_out_V_user_V, i1* %tcp_out_V_last_V, i1* %tcp_out_V_id_V, i1* %tcp_out_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:20]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:21]   --->   Operation 21 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br label %1" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:24]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %tcp_in_V_data_V, i4* %tcp_in_V_keep_V, i4* %tcp_in_V_strb_V, i1* %tcp_in_V_user_V, i1* %tcp_in_V_last_V, i1* %tcp_in_V_id_V, i1* %tcp_in_V_dest_V)" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:26]   --->   Operation 23 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:26]   --->   Operation 24 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 1" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:26]   --->   Operation 25 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 2" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:26]   --->   Operation 26 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:26]   --->   Operation 27 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:26]   --->   Operation 28 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 5" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:26]   --->   Operation 29 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 6" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:26]   --->   Operation 30 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %tcp_out_V_data_V, i4* %tcp_out_V_keep_V, i4* %tcp_out_V_strb_V, i1* %tcp_out_V_user_V, i1* %tcp_out_V_last_V, i1* %tcp_out_V_id_V, i1* %tcp_out_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:26]   --->   Operation 31 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %tcp_out_V_data_V, i4* %tcp_out_V_keep_V, i4* %tcp_out_V_strb_V, i1* %tcp_out_V_user_V, i1* %tcp_out_V_last_V, i1* %tcp_out_V_id_V, i1* %tcp_out_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:26]   --->   Operation 32 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %1" [iscsi_hls/iscsi_processor/src/iscsi_top_level.cpp:27]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tcp_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tcp_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
specbitsmap_ln0    (specbitsmap  ) [ 0000]
spectopmodule_ln0  (spectopmodule) [ 0000]
specinterface_ln19 (specinterface) [ 0000]
specinterface_ln20 (specinterface) [ 0000]
specpipeline_ln21  (specpipeline ) [ 0000]
br_ln24            (br           ) [ 0000]
empty              (read         ) [ 0000]
tmp_data_V         (extractvalue ) [ 0001]
tmp_keep_V         (extractvalue ) [ 0001]
tmp_strb_V         (extractvalue ) [ 0001]
tmp_user_V         (extractvalue ) [ 0001]
tmp_last_V         (extractvalue ) [ 0001]
tmp_id_V           (extractvalue ) [ 0001]
tmp_dest_V         (extractvalue ) [ 0001]
write_ln26         (write        ) [ 0000]
br_ln27            (br           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tcp_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tcp_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tcp_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tcp_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tcp_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tcp_in_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tcp_in_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tcp_out_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tcp_out_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tcp_out_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tcp_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tcp_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tcp_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tcp_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tcp_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iscsi_interface_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="empty_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="44" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="4" slack="0"/>
<pin id="58" dir="0" index="3" bw="4" slack="0"/>
<pin id="59" dir="0" index="4" bw="1" slack="0"/>
<pin id="60" dir="0" index="5" bw="1" slack="0"/>
<pin id="61" dir="0" index="6" bw="1" slack="0"/>
<pin id="62" dir="0" index="7" bw="1" slack="0"/>
<pin id="63" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="4" slack="0"/>
<pin id="76" dir="0" index="3" bw="4" slack="0"/>
<pin id="77" dir="0" index="4" bw="1" slack="0"/>
<pin id="78" dir="0" index="5" bw="1" slack="0"/>
<pin id="79" dir="0" index="6" bw="1" slack="0"/>
<pin id="80" dir="0" index="7" bw="1" slack="0"/>
<pin id="81" dir="0" index="8" bw="32" slack="0"/>
<pin id="82" dir="0" index="9" bw="4" slack="0"/>
<pin id="83" dir="0" index="10" bw="4" slack="0"/>
<pin id="84" dir="0" index="11" bw="1" slack="0"/>
<pin id="85" dir="0" index="12" bw="1" slack="0"/>
<pin id="86" dir="0" index="13" bw="1" slack="0"/>
<pin id="87" dir="0" index="14" bw="1" slack="0"/>
<pin id="88" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln26/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="tmp_data_V_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="44" slack="0"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_keep_V_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="44" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_strb_V_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="44" slack="0"/>
<pin id="109" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_user_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="44" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_last_V_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="44" slack="0"/>
<pin id="119" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_id_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="44" slack="0"/>
<pin id="124" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_dest_V_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="44" slack="0"/>
<pin id="129" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="tmp_data_V_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="137" class="1005" name="tmp_keep_V_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp_strb_V_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="1"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="147" class="1005" name="tmp_user_V_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="152" class="1005" name="tmp_last_V_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="157" class="1005" name="tmp_id_V_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="162" class="1005" name="tmp_dest_V_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="50" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="54" pin=5"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="54" pin=6"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="54" pin=7"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="100"><net_src comp="54" pin="8"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="72" pin=8"/></net>

<net id="105"><net_src comp="54" pin="8"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="72" pin=9"/></net>

<net id="110"><net_src comp="54" pin="8"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="72" pin=10"/></net>

<net id="115"><net_src comp="54" pin="8"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="72" pin=11"/></net>

<net id="120"><net_src comp="54" pin="8"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="72" pin=12"/></net>

<net id="125"><net_src comp="54" pin="8"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="72" pin=13"/></net>

<net id="130"><net_src comp="54" pin="8"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="72" pin=14"/></net>

<net id="135"><net_src comp="97" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="72" pin=8"/></net>

<net id="140"><net_src comp="102" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="72" pin=9"/></net>

<net id="145"><net_src comp="107" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="72" pin=10"/></net>

<net id="150"><net_src comp="112" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="72" pin=11"/></net>

<net id="155"><net_src comp="117" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="72" pin=12"/></net>

<net id="160"><net_src comp="122" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="72" pin=13"/></net>

<net id="165"><net_src comp="127" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="72" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tcp_out_V_data_V | {3 }
	Port: tcp_out_V_keep_V | {3 }
	Port: tcp_out_V_strb_V | {3 }
	Port: tcp_out_V_user_V | {3 }
	Port: tcp_out_V_last_V | {3 }
	Port: tcp_out_V_id_V | {3 }
	Port: tcp_out_V_dest_V | {3 }
 - Input state : 
	Port: iscsi_interface : tcp_in_V_data_V | {2 }
	Port: iscsi_interface : tcp_in_V_keep_V | {2 }
	Port: iscsi_interface : tcp_in_V_strb_V | {2 }
	Port: iscsi_interface : tcp_in_V_user_V | {2 }
	Port: iscsi_interface : tcp_in_V_last_V | {2 }
	Port: iscsi_interface : tcp_in_V_id_V | {2 }
	Port: iscsi_interface : tcp_in_V_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		write_ln26 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|
| Operation|  Functional Unit  |
|----------|-------------------|
|   read   |  empty_read_fu_54 |
|----------|-------------------|
|   write  |  grp_write_fu_72  |
|----------|-------------------|
|          |  tmp_data_V_fu_97 |
|          | tmp_keep_V_fu_102 |
|          | tmp_strb_V_fu_107 |
|extractvalue| tmp_user_V_fu_112 |
|          | tmp_last_V_fu_117 |
|          |  tmp_id_V_fu_122  |
|          | tmp_dest_V_fu_127 |
|----------|-------------------|
|   Total  |                   |
|----------|-------------------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|tmp_data_V_reg_132|   32   |
|tmp_dest_V_reg_162|    1   |
| tmp_id_V_reg_157 |    1   |
|tmp_keep_V_reg_137|    4   |
|tmp_last_V_reg_152|    1   |
|tmp_strb_V_reg_142|    4   |
|tmp_user_V_reg_147|    1   |
+------------------+--------+
|       Total      |   44   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_72 |  p8  |   2  |  32  |   64   ||    9    |
| grp_write_fu_72 |  p9  |   2  |   4  |    8   ||    9    |
| grp_write_fu_72 |  p10 |   2  |   4  |    8   ||    9    |
| grp_write_fu_72 |  p11 |   2  |   1  |    2   ||    9    |
| grp_write_fu_72 |  p12 |   2  |   1  |    2   ||    9    |
| grp_write_fu_72 |  p13 |   2  |   1  |    2   ||    9    |
| grp_write_fu_72 |  p14 |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   88   ||  12.383 ||    63   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   63   |
|  Register |    -   |   44   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   44   |   63   |
+-----------+--------+--------+--------+
