
---------- Begin Simulation Statistics ----------
final_tick                               166955099000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 398257                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662176                       # Number of bytes of host memory used
host_op_rate                                   399039                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   251.09                       # Real time elapsed on the host
host_tick_rate                              664909634                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.166955                       # Number of seconds simulated
sim_ticks                                166955099000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.669551                       # CPI: cycles per instruction
system.cpu.discardedOps                        191286                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34060313                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.598963                       # IPC: instructions per cycle
system.cpu.numCycles                        166955099                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132894786                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565970                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          710                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           20                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       777719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14218                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1556971                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14238                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485437                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734877                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103953                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101925                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.903610                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65395                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              419                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51244380                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51244380                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51244847                       # number of overall hits
system.cpu.dcache.overall_hits::total        51244847                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       826023                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         826023                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       833975                       # number of overall misses
system.cpu.dcache.overall_misses::total        833975                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  45988887949                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  45988887949                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  45988887949                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  45988887949                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52070403                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52070403                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52078822                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52078822                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015864                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015864                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016014                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016014                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55675.069519                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55675.069519                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55144.204501                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55144.204501                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        97674                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3488                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.002867                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       677816                       # number of writebacks
system.cpu.dcache.writebacks::total            677816                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55474                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55474                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55474                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55474                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       770549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       770549                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       778495                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       778495                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42689891999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42689891999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  43501176998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43501176998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014798                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014948                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014948                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55401.917333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55401.917333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55878.556700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55878.556700                       # average overall mshr miss latency
system.cpu.dcache.replacements                 777471                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40670019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40670019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       451144                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        451144                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20327786000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20327786000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41121163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41121163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45058.309542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45058.309542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1912                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1912                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       449232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       449232                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19326663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19326663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010925                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010925                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43021.563468                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43021.563468                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10574361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10574361                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       374879                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       374879                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25661101949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25661101949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949240                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034238                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034238                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68451.692277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68451.692277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53562                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53562                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       321317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       321317                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23363228999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23363228999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029346                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72710.840071                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72710.840071                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          467                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           467                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7952                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7952                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.944530                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.944530                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7946                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    811284999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    811284999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943818                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943818                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102099.798515                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102099.798515                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.891383                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023418                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            778495                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.825629                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.891383                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          679                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52857393                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52857393                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42684980                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474292                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025792                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700533                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700533                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700533                       # number of overall hits
system.cpu.icache.overall_hits::total         9700533                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          759                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            759                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          759                       # number of overall misses
system.cpu.icache.overall_misses::total           759                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70986000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70986000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70986000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70986000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9701292                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9701292                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9701292                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9701292                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000078                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000078                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000078                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000078                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93525.691700                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93525.691700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93525.691700                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93525.691700                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          246                       # number of writebacks
system.cpu.icache.writebacks::total               246                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          759                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          759                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          759                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     69468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69468000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     69468000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69468000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91525.691700                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91525.691700                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91525.691700                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91525.691700                       # average overall mshr miss latency
system.cpu.icache.replacements                    246                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700533                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700533                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          759                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           759                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70986000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70986000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9701292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9701292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000078                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93525.691700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93525.691700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          759                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     69468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69468000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91525.691700                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91525.691700                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           422.539136                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9701292                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12781.675889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   422.539136                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.412636                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.412636                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.500977                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9702051                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9702051                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 166955099000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   96                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               491800                       # number of demand (read+write) hits
system.l2.demand_hits::total                   491896                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  96                       # number of overall hits
system.l2.overall_hits::.cpu.data              491800                       # number of overall hits
system.l2.overall_hits::total                  491896                       # number of overall hits
system.l2.demand_misses::.cpu.inst                663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286695                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287358                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               663                       # number of overall misses
system.l2.overall_misses::.cpu.data            286695                       # number of overall misses
system.l2.overall_misses::total                287358                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65136000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30621625000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30686761000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65136000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30621625000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30686761000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              759                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           778495                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               779254                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             759                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          778495                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              779254                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.873518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.368268                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.368760                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.873518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.368268                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.368760                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98244.343891                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106809.065383                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106789.304630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98244.343891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106809.065383                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106789.304630                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199661                       # number of writebacks
system.l2.writebacks::total                    199661                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287354                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287354                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24887515000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24939391000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24887515000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24939391000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.368263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.368755                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.368263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.368755                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78244.343891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86809.544074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86789.781941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78244.343891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86809.544074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86789.781941                       # average overall mshr miss latency
system.l2.replacements                         288197                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       677816                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           677816                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       677816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       677816                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          235                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              235                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          235                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          235                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4657                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4657                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            144651                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                144651                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176835                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176835                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19267385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19267385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        321486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            321486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.550055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.550055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108956.852433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108956.852433                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176835                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176835                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15730685000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15730685000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.550055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88956.852433                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88956.852433                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65136000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65136000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            759                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.873518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.873518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98244.343891                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98244.343891                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51876000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51876000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.873518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.873518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78244.343891                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78244.343891                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        347149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            347149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11354240000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11354240000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       457009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        457009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.240389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.240389                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103351.902421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103351.902421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9156830000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9156830000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.240380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.240380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83353.025779                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83353.025779                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8084.061668                       # Cycle average of tags in use
system.l2.tags.total_refs                     1551600                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    296389                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.235012                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     173.104277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        15.765835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7895.191557                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986824                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2307                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5065                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          574                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3408911                       # Number of tag accesses
system.l2.tags.data_accesses                  3408911                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005882934500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11697                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11697                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              802201                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188262                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287354                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199661                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287354                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199661                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    910                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287354                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199661                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11697                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.486450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.093058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.312718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11468     98.04%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          170      1.45%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           18      0.15%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.06%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.24%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11697                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.064717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.030881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.077773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5716     48.87%     48.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              208      1.78%     50.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5095     43.56%     94.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              657      5.62%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11697                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   58240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18390656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12778304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    110.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  166955035000                       # Total gap between requests
system.mem_ctrls.avgGap                     342812.92                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18289984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12774784                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 254152.165786802361                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 109550316.878911256790                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76516285.375626653433                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          663                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286691                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199661                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17841750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10141582250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3961060166500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26910.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35374.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19838927.82                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18348224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18390656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42432                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12778304                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12778304                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286691                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287354                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199661                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199661                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       254152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    109899153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        110153305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       254152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       254152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76537369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76537369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76537369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       254152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    109899153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       186690674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286444                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199606                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        19191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16785                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        19229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16816                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        19470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11974                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11837                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        14118                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13901                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        11258                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13909                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        11515                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4788599000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432220000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10159424000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16717.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35467.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145921                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101833                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       238287                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.541607                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.269225                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   188.155356                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       183443     76.98%     76.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29771     12.49%     89.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5887      2.47%     91.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1542      0.65%     92.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9207      3.86%     96.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          915      0.38%     96.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          619      0.26%     97.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          559      0.23%     97.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6344      2.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       238287                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18332416                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12774784                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              109.804469                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.516285                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       856285920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       455111580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1027674480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     523915740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13179110880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41055834600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29537424000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   86635357200                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.914114                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  76362611750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5574920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  85017567250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       845147520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       449187585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1017535680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     518027580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13179110880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  40733830200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29808585600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   86551425045                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.411391                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  77072559000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5574920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  84307620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110519                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199661                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78955                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176835                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176835                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110519                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853324                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853324                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31168960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31168960                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287354                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287354    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287354                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1364614000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1564295750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            457768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       877477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          246                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           321486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          321486                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           759                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       457009                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2334461                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2336225                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        64320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     93203904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               93268224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          288197                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12778304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1067451                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014024                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.117749                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1052501     98.60%     98.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14930      1.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     20      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1067451                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 166955099000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2913095000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2277000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2335488996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
