{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685015389112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685015389112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 19:49:48 2023 " "Processing started: Thu May 25 19:49:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685015389112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685015389112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT_qsim " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685015389112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685015391242 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fft.v 1 1 " "Using design file fft.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685015391865 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685015391865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT " "Elaborating entity \"FFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685015391866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifft2_re0 fft.v(154) " "Verilog HDL or VHDL warning at fft.v(154): object \"ifft2_re0\" assigned a value but never read" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685015391867 "|FFT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifft2_im0 fft.v(155) " "Verilog HDL or VHDL warning at fft.v(155): object \"ifft2_im0\" assigned a value but never read" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685015391867 "|FFT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifft2_re1 fft.v(156) " "Verilog HDL or VHDL warning at fft.v(156): object \"ifft2_re1\" assigned a value but never read" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685015391867 "|FFT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifft2_im1 fft.v(157) " "Verilog HDL or VHDL warning at fft.v(157): object \"ifft2_im1\" assigned a value but never read" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685015391867 "|FFT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifft2_re2 fft.v(158) " "Verilog HDL or VHDL warning at fft.v(158): object \"ifft2_re2\" assigned a value but never read" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685015391867 "|FFT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifft2_im2 fft.v(159) " "Verilog HDL or VHDL warning at fft.v(159): object \"ifft2_im2\" assigned a value but never read" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685015391867 "|FFT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifft2_re3 fft.v(160) " "Verilog HDL or VHDL warning at fft.v(160): object \"ifft2_re3\" assigned a value but never read" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685015391867 "|FFT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifft2_im3 fft.v(161) " "Verilog HDL or VHDL warning at fft.v(161): object \"ifft2_im3\" assigned a value but never read" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1685015391867 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(200) " "Verilog HDL assignment warning at fft.v(200): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(201) " "Verilog HDL assignment warning at fft.v(201): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(202) " "Verilog HDL assignment warning at fft.v(202): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(203) " "Verilog HDL assignment warning at fft.v(203): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(204) " "Verilog HDL assignment warning at fft.v(204): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(205) " "Verilog HDL assignment warning at fft.v(205): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(206) " "Verilog HDL assignment warning at fft.v(206): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(207) " "Verilog HDL assignment warning at fft.v(207): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(209) " "Verilog HDL assignment warning at fft.v(209): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(210) " "Verilog HDL assignment warning at fft.v(210): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(211) " "Verilog HDL assignment warning at fft.v(211): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(212) " "Verilog HDL assignment warning at fft.v(212): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(213) " "Verilog HDL assignment warning at fft.v(213): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(214) " "Verilog HDL assignment warning at fft.v(214): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(215) " "Verilog HDL assignment warning at fft.v(215): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(216) " "Verilog HDL assignment warning at fft.v(216): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015391870 "|FFT"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re0\[1\] GND " "Pin \"fft_data_out_re0\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_re0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re0\[2\] GND " "Pin \"fft_data_out_re0\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_re0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re0\[4\] GND " "Pin \"fft_data_out_re0\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_re0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im0\[2\] GND " "Pin \"fft_data_out_im0\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_im0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im0\[3\] GND " "Pin \"fft_data_out_im0\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_im0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im0\[4\] GND " "Pin \"fft_data_out_im0\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_im0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re1\[1\] GND " "Pin \"fft_data_out_re1\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_re1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im1\[1\] GND " "Pin \"fft_data_out_im1\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_im1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im1\[2\] GND " "Pin \"fft_data_out_im1\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_im1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im1\[3\] GND " "Pin \"fft_data_out_im1\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_im1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im1\[4\] GND " "Pin \"fft_data_out_im1\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_im1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re2\[1\] GND " "Pin \"fft_data_out_re2\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_re2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re2\[2\] GND " "Pin \"fft_data_out_re2\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_re2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re3\[1\] GND " "Pin \"fft_data_out_re3\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_re3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re3\[2\] GND " "Pin \"fft_data_out_re3\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_re3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im3\[1\] GND " "Pin \"fft_data_out_im3\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_im3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im3\[2\] GND " "Pin \"fft_data_out_im3\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_im3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im3\[3\] GND " "Pin \"fft_data_out_im3\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_im3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im3\[4\] GND " "Pin \"fft_data_out_im3\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|fft_data_out_im3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re0\[0\] GND " "Pin \"ifft_data_out_re0\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re0\[2\] GND " "Pin \"ifft_data_out_re0\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re0\[3\] GND " "Pin \"ifft_data_out_re0\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re0\[4\] GND " "Pin \"ifft_data_out_re0\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im0\[0\] GND " "Pin \"ifft_data_out_im0\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im0\[2\] GND " "Pin \"ifft_data_out_im0\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im0\[3\] GND " "Pin \"ifft_data_out_im0\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im0\[4\] GND " "Pin \"ifft_data_out_im0\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re1\[0\] GND " "Pin \"ifft_data_out_re1\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re1\[1\] GND " "Pin \"ifft_data_out_re1\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re1\[2\] GND " "Pin \"ifft_data_out_re1\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re1\[3\] GND " "Pin \"ifft_data_out_re1\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im1\[0\] GND " "Pin \"ifft_data_out_im1\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im1\[1\] GND " "Pin \"ifft_data_out_im1\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im1\[3\] GND " "Pin \"ifft_data_out_im1\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im1\[4\] GND " "Pin \"ifft_data_out_im1\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re2\[0\] GND " "Pin \"ifft_data_out_re2\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re2\[3\] GND " "Pin \"ifft_data_out_re2\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im2\[0\] GND " "Pin \"ifft_data_out_im2\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im2\[2\] GND " "Pin \"ifft_data_out_im2\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im2\[3\] GND " "Pin \"ifft_data_out_im2\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im2\[4\] GND " "Pin \"ifft_data_out_im2\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re3\[0\] GND " "Pin \"ifft_data_out_re3\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re3\[1\] GND " "Pin \"ifft_data_out_re3\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re3\[3\] GND " "Pin \"ifft_data_out_re3\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re3\[4\] GND " "Pin \"ifft_data_out_re3\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_re3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im3\[0\] GND " "Pin \"ifft_data_out_im3\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im3\[1\] GND " "Pin \"ifft_data_out_im3\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im3\[2\] GND " "Pin \"ifft_data_out_im3\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im3\[4\] GND " "Pin \"ifft_data_out_im3\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015399088 "|FFT|ifft_data_out_im3[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1685015399088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1685015399152 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1685015399801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685015404226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685015404226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685015407860 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685015407860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685015407860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685015407860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685015409725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 19:50:09 2023 " "Processing ended: Thu May 25 19:50:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685015409725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685015409725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685015409725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685015409725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685015412473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685015412473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 19:50:12 2023 " "Processing started: Thu May 25 19:50:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685015412473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685015412473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FFT -c FFT_qsim " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FFT -c FFT_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685015412473 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1685015412530 ""}
{ "Info" "0" "" "Project  = FFT" {  } {  } 0 0 "Project  = FFT" 0 0 "Fitter" 0 0 1685015412531 ""}
{ "Info" "0" "" "Revision = FFT_qsim" {  } {  } 0 0 "Revision = FFT_qsim" 0 0 "Fitter" 0 0 1685015412531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1685015413711 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "FFT_qsim EP3C5F256C8 " "Automatically selected device EP3C5F256C8 for design FFT_qsim" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1685015413769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685015413792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685015413792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685015413792 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685015414385 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C8 " "Device EP3C10F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685015414501 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C8 " "Device EP3C16F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685015414501 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C8 " "Device EP3C25F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685015414501 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685015414501 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685015414502 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685015414502 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685015414502 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685015414502 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685015414502 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685015414502 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685015414502 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "84 84 " "No exact pin location assignment(s) for 84 pins of 84 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_en " "Pin data_out_en not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { data_out_en } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 7 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re0\[0\] " "Pin fft_data_out_re0\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re0[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re0\[1\] " "Pin fft_data_out_re0\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re0[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re0\[2\] " "Pin fft_data_out_re0\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re0[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re0\[3\] " "Pin fft_data_out_re0\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re0[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re0\[4\] " "Pin fft_data_out_re0\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re0[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im0\[0\] " "Pin fft_data_out_im0\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im0[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im0\[1\] " "Pin fft_data_out_im0\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im0[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im0\[2\] " "Pin fft_data_out_im0\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im0[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im0\[3\] " "Pin fft_data_out_im0\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im0[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im0\[4\] " "Pin fft_data_out_im0\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im0[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re1\[0\] " "Pin fft_data_out_re1\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re1[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re1\[1\] " "Pin fft_data_out_re1\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re1[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re1\[2\] " "Pin fft_data_out_re1\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re1[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re1\[3\] " "Pin fft_data_out_re1\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re1[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re1\[4\] " "Pin fft_data_out_re1\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re1[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im1\[0\] " "Pin fft_data_out_im1\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im1[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im1\[1\] " "Pin fft_data_out_im1\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im1[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im1\[2\] " "Pin fft_data_out_im1\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im1[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im1\[3\] " "Pin fft_data_out_im1\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im1[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im1\[4\] " "Pin fft_data_out_im1\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im1[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re2\[0\] " "Pin fft_data_out_re2\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re2[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re2\[1\] " "Pin fft_data_out_re2\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re2[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re2\[2\] " "Pin fft_data_out_re2\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re2[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re2\[3\] " "Pin fft_data_out_re2\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re2[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re2\[4\] " "Pin fft_data_out_re2\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re2[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im2\[0\] " "Pin fft_data_out_im2\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im2[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im2\[1\] " "Pin fft_data_out_im2\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im2[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im2\[2\] " "Pin fft_data_out_im2\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im2[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im2\[3\] " "Pin fft_data_out_im2\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im2[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im2\[4\] " "Pin fft_data_out_im2\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im2[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re3\[0\] " "Pin fft_data_out_re3\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re3[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re3\[1\] " "Pin fft_data_out_re3\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re3[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re3\[2\] " "Pin fft_data_out_re3\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re3[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re3\[3\] " "Pin fft_data_out_re3\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re3[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re3\[4\] " "Pin fft_data_out_re3\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re3[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im3\[0\] " "Pin fft_data_out_im3\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im3[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im3\[1\] " "Pin fft_data_out_im3\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im3[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im3\[2\] " "Pin fft_data_out_im3\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im3[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im3\[3\] " "Pin fft_data_out_im3\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im3[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im3\[4\] " "Pin fft_data_out_im3\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im3[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re0\[0\] " "Pin ifft_data_out_re0\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re0[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re0\[1\] " "Pin ifft_data_out_re0\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re0[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re0\[2\] " "Pin ifft_data_out_re0\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re0[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re0\[3\] " "Pin ifft_data_out_re0\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re0[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re0\[4\] " "Pin ifft_data_out_re0\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re0[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im0\[0\] " "Pin ifft_data_out_im0\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im0[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im0\[1\] " "Pin ifft_data_out_im0\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im0[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im0\[2\] " "Pin ifft_data_out_im0\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im0[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im0\[3\] " "Pin ifft_data_out_im0\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im0[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im0\[4\] " "Pin ifft_data_out_im0\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im0[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re1\[0\] " "Pin ifft_data_out_re1\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re1[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re1\[1\] " "Pin ifft_data_out_re1\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re1[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re1\[2\] " "Pin ifft_data_out_re1\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re1[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re1\[3\] " "Pin ifft_data_out_re1\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re1[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re1\[4\] " "Pin ifft_data_out_re1\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re1[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im1\[0\] " "Pin ifft_data_out_im1\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im1[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im1\[1\] " "Pin ifft_data_out_im1\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im1[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im1\[2\] " "Pin ifft_data_out_im1\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im1[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im1\[3\] " "Pin ifft_data_out_im1\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im1[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im1\[4\] " "Pin ifft_data_out_im1\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im1[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re2\[0\] " "Pin ifft_data_out_re2\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re2[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re2\[1\] " "Pin ifft_data_out_re2\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re2[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re2\[2\] " "Pin ifft_data_out_re2\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re2[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re2\[3\] " "Pin ifft_data_out_re2\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re2[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re2\[4\] " "Pin ifft_data_out_re2\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re2[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im2\[0\] " "Pin ifft_data_out_im2\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im2[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im2\[1\] " "Pin ifft_data_out_im2\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im2[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im2\[2\] " "Pin ifft_data_out_im2\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im2[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im2\[3\] " "Pin ifft_data_out_im2\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im2[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im2\[4\] " "Pin ifft_data_out_im2\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im2[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re3\[0\] " "Pin ifft_data_out_re3\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re3[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re3\[1\] " "Pin ifft_data_out_re3\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re3[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re3\[2\] " "Pin ifft_data_out_re3\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re3[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re3\[3\] " "Pin ifft_data_out_re3\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re3[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re3\[4\] " "Pin ifft_data_out_re3\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re3[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im3\[0\] " "Pin ifft_data_out_im3\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im3[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im3\[1\] " "Pin ifft_data_out_im3\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im3[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im3\[2\] " "Pin ifft_data_out_im3\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im3[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im3\[3\] " "Pin ifft_data_out_im3\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im3[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im3\[4\] " "Pin ifft_data_out_im3\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im3[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 2 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { rst_n } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 3 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_en " "Pin data_in_en not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { data_in_en } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 4 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015414711 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1685015414711 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FFT_qsim.sdc " "Synopsys Design Constraints File file not found: 'FFT_qsim.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685015414812 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685015414812 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685015414813 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1685015414813 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685015414814 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685015414820 ""}  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 2 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685015414820 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685015414821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_out_en~reg0 " "Destination node data_out_en~reg0" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 173 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out_en~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685015414821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft_data_out_re0\[1\]~0 " "Destination node ifft_data_out_re0\[1\]~0" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re0[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685015414821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft1_en " "Destination node ifft1_en" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 82 -1 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft1_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685015414821 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1685015414821 ""}  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 3 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685015414821 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685015416065 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685015416066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685015416066 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685015416066 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685015416066 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685015416067 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685015416067 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685015416067 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685015416073 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1685015416074 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685015416074 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "82 unused 2.5V 1 81 0 " "Number of I/O pins in group: 82 (unused VREF, 2.5V VCCIO, 1 input, 81 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1685015416075 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1685015416075 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1685015416075 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015416075 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015416075 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015416075 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015416075 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015416075 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015416075 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015416075 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015416075 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1685015416075 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1685015416075 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685015416092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685015417833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685015418116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685015418122 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685015418472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685015418473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685015419665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1685015420082 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685015420082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685015421178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1685015421179 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685015421179 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1685015421182 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685015422200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685015422353 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685015422939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685015423037 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685015423263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Software_workspace/FPGA/FFT/par/output_files/FFT_qsim.fit.smsg " "Generated suppressed messages file E:/Software_workspace/FPGA/FFT/par/output_files/FFT_qsim.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685015423864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5749 " "Peak virtual memory: 5749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685015438313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 19:50:38 2023 " "Processing ended: Thu May 25 19:50:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685015438313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685015438313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685015438313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685015438313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1685015441065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685015441065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 19:50:40 2023 " "Processing started: Thu May 25 19:50:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685015441065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1685015441065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FFT -c FFT_qsim " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FFT -c FFT_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1685015441065 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1685015442288 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1685015442619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685015445636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 19:50:45 2023 " "Processing ended: Thu May 25 19:50:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685015445636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685015445636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685015445636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1685015445636 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1685015447165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1685015447628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685015447629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 19:50:47 2023 " "Processing started: Thu May 25 19:50:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685015447629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685015447629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FFT -c FFT_qsim " "Command: quartus_sta FFT -c FFT_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685015447629 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1685015447690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685015448633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1685015448633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1685015448661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1685015448661 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FFT_qsim.sdc " "Synopsys Design Constraints File file not found: 'FFT_qsim.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1685015451215 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1685015451215 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1685015451216 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1685015451216 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1685015451266 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1685015451266 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1685015451267 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1685015451826 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1685015452230 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1685015452230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.962 " "Worst-case setup slack is -0.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015452712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015452712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.962       -26.676 clk  " "   -0.962       -26.676 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015452712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685015452712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015453289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015453289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 clk  " "    0.453         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015453289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685015453289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685015453663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685015454406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015454856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015454856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -59.506 clk  " "   -3.000       -59.506 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015454856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685015454856 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1685015457314 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1685015457325 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1685015457578 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1685015459858 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1685015460230 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1685015460230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.811 " "Worst-case setup slack is -0.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015460825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015460825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811       -22.404 clk  " "   -0.811       -22.404 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015460825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685015460825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015461330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015461330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clk  " "    0.401         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015461330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685015461330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685015461799 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685015462276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015462778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015462778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -59.506 clk  " "   -3.000       -59.506 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015462778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685015462778 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1685015465256 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1685015466366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.150 " "Worst-case setup slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015466739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015466739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150         0.000 clk  " "    0.150         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015466739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685015466739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015467254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015467254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clk  " "    0.186         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015467254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685015467254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685015467896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1685015468267 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1685015468267 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1685015468267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015468774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015468774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -43.280 clk  " "   -3.000       -43.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1685015468774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1685015468774 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1685015474460 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1685015474460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685015478505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 19:51:18 2023 " "Processing ended: Thu May 25 19:51:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685015478505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685015478505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685015478505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685015478505 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685015480746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685015480746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 19:51:20 2023 " "Processing started: Thu May 25 19:51:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685015480746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685015480746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FFT -c FFT_qsim " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FFT -c FFT_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685015480746 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FFT_qsim.vo E:/Software_workspace/FPGA/FFT/par/simulation/qsim// simulation " "Generated file FFT_qsim.vo in folder \"E:/Software_workspace/FPGA/FFT/par/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1685015482097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4521 " "Peak virtual memory: 4521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685015484880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 19:51:24 2023 " "Processing ended: Thu May 25 19:51:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685015484880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685015484880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685015484880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685015484880 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 82 s " "Quartus II Full Compilation was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685015487961 ""}
