// Code your testbench here
// or browse Examples
module test_bench;
  reg clk, reset, din;
  wire detected;
  
  fsm_1010 dut ( clk, reset, din, detected);
  
  initial
    begin
      {clk,reset, din} =0;
    end
  
  always #5 clk = ~clk;
  
  initial
    begin
      reset = 1'b1; #10;
      reset = 1'b0; #10;
      din = 1'b1; #10;
      din = 1'b0; #10;
      din = 1'b1; #10;
      din = 1'b0; #10;
      
      $finish;
    end
  
  initial
    begin
      $dumpfile ("wave.vcd");
      $dumpvars (0, test_bench);
    end
  
endmodule