// Seed: 4110135945
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3,
    output wire id_4,
    input wire id_5
);
  assign id_4 = id_5;
  assign module_1.id_12 = 0;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    output wire id_3,
    input tri1 id_4,
    input tri1 id_5,
    output tri id_6,
    input tri0 id_7,
    input wand id_8,
    output wor id_9,
    output tri1 id_10,
    input tri1 id_11,
    input wand id_12,
    input tri0 id_13
);
  module_0 modCall_1 (
      id_8,
      id_4,
      id_12,
      id_9,
      id_9,
      id_8
  );
  logic id_15;
endmodule
