
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 4 IR x77
  -|               |-   Copyright (C) 1991, 1992, 1993,
   |_______________|    1994, 1995, 1996, 1997 Cypress Semiconductor
     | | | | | | |

======================================================================
Compiling:  alu.vhd
Options:    -m -q -yv2 -e10 -w100 -o2 -ygs -fO -fP -v10 -dc375i -pCY7C375I-125AC alu.vhd
======================================================================

C:\warp\bin\vhdlfe.exe V4 IR x77:  VHDL parser
Mon Feb 02 20:50:46 1998

Library 'work' => directory 'lc375i'
Linking 'C:\warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\warp\lib\ieee\work'
Linking 'C:\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_mth.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_gen.vif'.
alu.vhd (line 42, col 28):  Note: Substituting module 'add_vv_ss' for '+'.
alu.vhd (line 44, col 18):  Note: Substituting module 'cmp_vi_ss' for '='.
alu.vhd (line 48, col 28):  Note: Substituting module 'sub_vv_ss' for '-'.
alu.vhd (line 50, col 18):  Note: Substituting module 'cmp_vi_ss' for '='.
alu.vhd (line 53, col 24):  Note: Substituting module 'add_vi_ss' for '+'.
alu.vhd (line 55, col 18):  Note: Substituting module 'cmp_vi_ss' for '='.
alu.vhd (line 58, col 24):  Note: Substituting module 'sub_vi_ss' for '-'.
alu.vhd (line 60, col 18):  Note: Substituting module 'cmp_vi_ss' for '='.
alu.vhd (line 62, col 12):  Note: Substituting module 'cmp_vv_ss' for '='.
alu.vhd (line 70, col 18):  Note: Substituting module 'cmp_vi_ss' for '='.
alu.vhd (line 73, col 18):  Note: Substituting module 'cmp_vi_ss' for '='.
alu.vhd (line 76, col 18):  Note: Substituting module 'cmp_vi_ss' for '='.
alu.vhd (line 80, col 18):  Note: Substituting module 'cmp_vi_ss' for '='.
alu.vhd (line 83, col 18):  Note: Substituting module 'cmp_vi_ss' for '='.
Library 'ieee' => directory 'C:\warp\lib\ieee\work'

C:\warp\bin\vhdlfe.exe:  No errors.


C:\warp\bin\tovif.exe V4 IR x77:  High-level synthesis
Mon Feb 02 20:50:47 1998

Linking 'C:\warp\lib\common\work\cypress.vif'.
Linking 'C:\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_mth.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_gen.vif'.
Linking 'C:\warp\lib\common\stdlogic\mcompare.vif'.
Note:  Removing wires from arch. 'generic_instance' of entity 'mcompare_generic2'.
Removing left side of wire:  a(3) <= dataa(3).
Removing left side of wire:  a(2) <= dataa(2).
Removing left side of wire:  a(1) <= dataa(1).
Removing left side of wire:  a(0) <= dataa(0).
Removing left side of wire:  b(3) <= datab(3).
Removing left side of wire:  b(2) <= datab(2).
Removing left side of wire:  b(1) <= datab(1).
Removing left side of wire:  b(0) <= datab(0).
Removing left side of wire:  aeqb(0) <= '1'.
Removing right side of wire:  eq(0) <= xnor_array(0).
Removing right side of wire:  eqi(0) <= eq(3).
Removing left side of wire:  albi(2) <= '0'.
Removing left side of wire:  agbi(2) <= '0'.
Removing right side of wire:  lti(1) <= lt(3).
Removing right side of wire:  gti(1) <= gt(3).
Note:  Removing wires from arch. 'generic_instance' of entity 'cmp_ss_generic1'.
Removing left side of wire:  dataa(3) <= a(3).
Removing left side of wire:  dataa(2) <= a(2).
Removing left side of wire:  dataa(1) <= a(1).
Removing left side of wire:  dataa(0) <= a(0).
Removing left side of wire:  datab(3) <= b(3).
Removing left side of wire:  datab(2) <= b(2).
Removing left side of wire:  datab(1) <= b(1).
Removing left side of wire:  datab(0) <= b(0).
Note:  Removing wires from arch. 'generic_instance' of entity 'cmp_vv_ss_generic0'.
Note:  Removing wires from arch. 'generic_instance' of entity 'cmp_ss_generic4'.
Removing left side of wire:  dataa(3) <= a(3).
Removing left side of wire:  dataa(2) <= a(2).
Removing left side of wire:  dataa(1) <= a(1).
Removing left side of wire:  dataa(0) <= a(0).
Removing left side of wire:  datab(3) <= b(3).
Removing left side of wire:  datab(2) <= b(2).
Removing left side of wire:  datab(1) <= b(1).
Removing left side of wire:  datab(0) <= b(0).
Note:  Removing wires from arch. 'generic_instance' of entity 'cmp_vi_ss_generic3'.
Removing left side of wire:  aa(3) <= a(4).
Removing left side of wire:  aa(2) <= a(3).
Removing left side of wire:  aa(1) <= a(2).
Removing left side of wire:  aa(0) <= a(1).
Removing left side of wire:  bb(3) <= '0'.
Removing left side of wire:  bb(2) <= '0'.
Removing left side of wire:  bb(1) <= '0'.
Removing left side of wire:  bb(0) <= '0'.
Note:  Removing wires from arch. 'generic_instance' of entity 'csub_generic7'.
Note:  Removing wires from arch. 'generic_instance' of entity 'sub_ss_generic6'.
Removing left side of wire:  a(5) <= aa(5).
Removing left side of wire:  a(4) <= aa(4).
Removing left side of wire:  a(3) <= aa(3).
Removing left side of wire:  a(2) <= aa(2).
Removing left side of wire:  a(1) <= aa(1).
Removing left side of wire:  a(0) <= aa(0).
Removing left side of wire:  b(5) <= bb(5).
Removing left side of wire:  b(4) <= bb(4).
Removing left side of wire:  b(3) <= bb(3).
Removing left side of wire:  b(2) <= bb(2).
Removing left side of wire:  b(1) <= bb(1).
Removing left side of wire:  b(0) <= bb(0).
Note:  Removing wires from arch. 'generic_instance' of entity 'sub_vi_ss_generic5'.
Removing left side of wire:  b(5) <= '0'.
Removing left side of wire:  b(4) <= '0'.
Removing left side of wire:  b(3) <= '0'.
Removing left side of wire:  b(2) <= '0'.
Removing left side of wire:  b(1) <= '1'.
Removing left side of wire:  b(0) <= '0'.
Note:  Removing wires from arch. 'generic_instance' of entity 'cadd_generic10'.
Note:  Removing wires from arch. 'generic_instance' of entity 'add_ss_generic9'.
Removing left side of wire:  a(5) <= aa(5).
Removing left side of wire:  a(4) <= aa(4).
Removing left side of wire:  a(3) <= aa(3).
Removing left side of wire:  a(2) <= aa(2).
Removing left side of wire:  a(1) <= aa(1).
Removing left side of wire:  a(0) <= aa(0).
Removing left side of wire:  b(5) <= bb(5).
Removing left side of wire:  b(4) <= bb(4).
Removing left side of wire:  b(3) <= bb(3).
Removing left side of wire:  b(2) <= bb(2).
Removing left side of wire:  b(1) <= bb(1).
Removing left side of wire:  b(0) <= bb(0).
Note:  Removing wires from arch. 'generic_instance' of entity 'add_vi_ss_generic8'.
Removing left side of wire:  b(5) <= '0'.
Removing left side of wire:  b(4) <= '0'.
Removing left side of wire:  b(3) <= '0'.
Removing left side of wire:  b(2) <= '0'.
Removing left side of wire:  b(1) <= '1'.
Removing left side of wire:  b(0) <= '0'.
Linking 'C:\warp\lib\common\stdlogic\madd_sub.vif'.
Note:  Removing wires from arch. 'generic_instance' of entity 'madd_sub_generic13'.
Removing right side of wire:  ci(2) <= c(2).
Note:  Removing wires from arch. 'generic_instance' of entity 'sub_ss_generic12'.
Removing left side of wire:  a(5) <= aa(5).
Removing left side of wire:  a(4) <= aa(4).
Removing left side of wire:  a(3) <= aa(3).
Removing left side of wire:  a(2) <= aa(2).
Removing left side of wire:  a(1) <= aa(1).
Removing left side of wire:  a(0) <= aa(0).
Removing left side of wire:  b(5) <= bb(5).
Removing left side of wire:  b(4) <= bb(4).
Removing left side of wire:  b(3) <= bb(3).
Removing left side of wire:  b(2) <= bb(2).
Removing left side of wire:  b(1) <= bb(1).
Removing left side of wire:  b(0) <= bb(0).
Note:  Removing wires from arch. 'generic_instance' of entity 'sub_vv_ss_generic11'.
Note:  Removing wires from arch. 'generic_instance' of entity 'madd_sub_generic16'.
Removing right side of wire:  ci(2) <= c(2).
Note:  Removing wires from arch. 'generic_instance' of entity 'add_ss_generic15'.
Removing left side of wire:  a(5) <= aa(5).
Removing left side of wire:  a(4) <= aa(4).
Removing left side of wire:  a(3) <= aa(3).
Removing left side of wire:  a(2) <= aa(2).
Removing left side of wire:  a(1) <= aa(1).
Removing left side of wire:  a(0) <= aa(0).
Removing left side of wire:  b(5) <= bb(5).
Removing left side of wire:  b(4) <= bb(4).
Removing left side of wire:  b(3) <= bb(3).
Removing left side of wire:  b(2) <= bb(2).
Removing left side of wire:  b(1) <= bb(1).
Removing left side of wire:  b(0) <= bb(0).
Note:  Removing wires from arch. 'generic_instance' of entity 'add_vv_ss_generic14'.
Note:  Removing wires from arch. 'nalu_arch' of entity 'nalu'.
Removing left side of wire:  MODIN1(3) <= a(3).
Removing left side of wire:  MODIN1(2) <= a(2).
Removing left side of wire:  MODIN1(1) <= a(1).
Removing left side of wire:  MODIN1(0) <= a(0).
Removing left side of wire:  MODIN2(3) <= b(3).
Removing left side of wire:  MODIN2(2) <= b(2).
Removing left side of wire:  MODIN2(1) <= b(1).
Removing left side of wire:  MODIN2(0) <= b(0).
Removing right side of wire:  MODIN3(4) <= cwide(4).
Removing right side of wire:  MODIN3(3) <= cwide(3).
Removing right side of wire:  MODIN3(2) <= cwide(2).
Removing right side of wire:  MODIN3(1) <= cwide(1).
Removing right side of wire:  MODIN4(5) <= awide(5).
Removing right side of wire:  MODIN4(4) <= awide(4).
Removing right side of wire:  MODIN4(3) <= awide(3).
Removing right side of wire:  MODIN4(2) <= awide(2).
Removing right side of wire:  MODIN4(1) <= awide(1).
Removing right side of wire:  MODIN4(0) <= awide(0).
Removing right side of wire:  MODIN7(5) <= bwide(5).
Removing right side of wire:  MODIN7(4) <= bwide(4).
Removing right side of wire:  MODIN7(3) <= bwide(3).
Removing right side of wire:  MODIN7(2) <= bwide(2).
Removing right side of wire:  MODIN7(1) <= bwide(1).
Removing right side of wire:  MODIN7(0) <= bwide(0).

C:\warp\bin\tovif.exe:  No errors.


C:\warp\bin\topld.exe V4 IR x77:  Synthesis and optimization
Mon Feb 02 20:50:48 1998

Linking 'C:\warp\lib\common\work\cypress.vif'.
Linking 'C:\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_mth.vif'.
Linking 'C:\warp\lib\common\stdlogic\mod_gen.vif'.
Linking 'C:\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\warp\lib\common\stdlogic\madd_sub.vif'.
Linking 'C:\warp\lib\lc370\stdlogic\c370.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	cwide_0

    Synthesized names
	add_vv_ss_MODGEN_1_0
	sub_vv_ss_MODGEN_3_0
	add_vi_ss_MODGEN_4_0
	sub_vi_ss_MODGEN_5_0
	MODULE_1_g1_a0_xneq
	MODULE_1_g1_a0_gx_u0_lti_1
	MODULE_1_g1_a0_gx_u0_gti_1
	MODULE_1_g1_a0_gx_u0_albi_1
	MODULE_1_g1_a0_gx_u0_agbi_1
	MODULE_1_g1_a0_gx_u0_lt_0
	MODULE_1_g1_a0_gx_u0_gt_0
	MODULE_1_g1_a0_gx_u0_lt_1
	MODULE_1_g1_a0_gx_u0_gt_1
	MODULE_1_g1_a0_gx_u0_lt_2
	MODULE_1_g1_a0_gx_u0_gt_2
	MODULE_1_g1_a0_gx_u0_gne_0_c3_u1
	MODULE_1_g1_a0_gx_u0_gne_0_c3_u2
	MODULE_1_g1_a0_gx_u0_albi_0
	MODULE_1_g1_a0_gx_u0_agbi_0
	MODULE_1_g1_a0_xlt
	MODULE_1_g1_a0_xlte
	MODULE_1_g1_a0_xgt
	MODULE_1_g1_a0_xgte
	MODULE_3_g2_a0_d_0
	MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_5
	MODULE_4_g2_a0_s_0
	MODIN5_0
	MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_5
	MODULE_5_g1_a0_d_0
	MODULE_5_g1_a0_g0_u0_rtmp_0
	MODULE_5_g1_a0_g0_u0_ei_6
	MODULE_5_g1_a0_g0_u0_ri_6
	MODULE_5_g1_a0_g0_u0_ci_6
	MODULE_5_g1_a0_g0_u0_gs_t1_gs0_2_gss_u1
	MODULE_5_g1_a0_g0_u0_gs_t1_gs0_2_gss_u2
	MODULE_5_g1_a0_g0_u0_gs_t1_gs0_2_u3
	MODULE_6_g1_a0_s_0
	MODULE_6_g1_a0_g0_u0_rtmp_0
	MODULE_6_g1_a0_g0_u0_ei_6
	MODULE_6_g1_a0_g0_u0_ri_6
	MODULE_6_g1_a0_g0_u0_ci_6
	MODULE_6_g1_a0_g0_u0_ga_t1_ga0_2_gas_u1
	MODULE_6_g1_a0_g0_u0_ga_t1_ga0_2_gas_u2
	MODULE_6_g1_a0_g0_u0_ga_t1_ga0_2_u3

Deleted 1 User equation or component.
Deleted 1 Synthesized equation or component.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_2 to MODIN5_2
Aliasing MODIN6_3 to MODIN5_3
Aliasing MODIN6_4 to MODIN5_4
Aliasing MODIN6_5 to MODIN5_5
Aliasing MODIN8_0 to MODIN6_0
Aliasing MODIN8_1 to MODIN5_1
Aliasing MODIN8_2 to MODIN5_2
Aliasing MODIN8_3 to MODIN5_3
Aliasing MODIN8_4 to MODIN5_4
Aliasing MODIN8_5 to MODIN5_5
Removing Rhs of wire c_3[13] = MODIN3_4[38]
Removing Rhs of wire c_2[14] = MODIN3_3[43]
Removing Rhs of wire c_1[15] = MODIN3_2[48]
Removing Rhs of wire c_0[16] = MODIN3_1[53]
Removing Rhs of wire cmp_vi_ss_MODGEN_2[20] = MODULE_2_g2_a0_eqa_0[96]
Removing Rhs of wire cmp_vv_ss_MODGEN_6[21] = MODULE_1_g1_a0_xeq[71]
Removing Rhs of wire cmp_vv_ss_MODGEN_6[21] = MODULE_1_g1_a0_gx_u0_aeqb_1[70]
Removing Rhs of wire cmp_vv_ss_MODGEN_6[21] = MODULE_1_g1_a0_gx_u0_eqi_0[69]
Removing Rhs of wire add_vv_ss_MODGEN_1_5[34] = MODULE_6_g1_a0_s_5[166]
Removing Rhs of wire add_vv_ss_MODGEN_1_5[34] = MODULE_6_g1_a0_g0_u0_rtmp_5[199]
Removing Rhs of wire sub_vv_ss_MODGEN_3_5[35] = MODULE_5_g1_a0_d_5[127]
Removing Rhs of wire sub_vv_ss_MODGEN_3_5[35] = MODULE_5_g1_a0_g0_u0_rtmp_5[155]
Removing Rhs of wire add_vi_ss_MODGEN_4_5[36] = MODULE_4_g2_a0_s_5[109]
Removing Rhs of wire sub_vi_ss_MODGEN_5_5[37] = MODULE_3_g2_a0_d_5[97]
Removing Rhs of wire add_vv_ss_MODGEN_1_4[39] = MODULE_6_g1_a0_s_4[167]
Removing Rhs of wire add_vv_ss_MODGEN_1_4[39] = MODULE_6_g1_a0_g0_u0_rtmp_4[196]
Removing Rhs of wire sub_vv_ss_MODGEN_3_4[40] = MODULE_5_g1_a0_d_4[128]
Removing Rhs of wire sub_vv_ss_MODGEN_3_4[40] = MODULE_5_g1_a0_g0_u0_rtmp_4[153]
Removing Rhs of wire add_vi_ss_MODGEN_4_4[41] = MODULE_4_g2_a0_s_4[110]
Removing Rhs of wire sub_vi_ss_MODGEN_5_4[42] = MODULE_3_g2_a0_d_4[98]
Removing Rhs of wire add_vv_ss_MODGEN_1_3[44] = MODULE_6_g1_a0_s_3[168]
Removing Rhs of wire add_vv_ss_MODGEN_1_3[44] = MODULE_6_g1_a0_g0_u0_rtmp_3[184]
Removing Rhs of wire sub_vv_ss_MODGEN_3_3[45] = MODULE_5_g1_a0_d_3[129]
Removing Rhs of wire sub_vv_ss_MODGEN_3_3[45] = MODULE_5_g1_a0_g0_u0_rtmp_3[142]
Removing Rhs of wire add_vi_ss_MODGEN_4_3[46] = MODULE_4_g2_a0_s_3[111]
Removing Rhs of wire sub_vi_ss_MODGEN_5_3[47] = MODULE_3_g2_a0_d_3[99]
Removing Rhs of wire add_vv_ss_MODGEN_1_2[49] = MODULE_6_g1_a0_s_2[169]
Removing Rhs of wire add_vv_ss_MODGEN_1_2[49] = MODULE_6_g1_a0_g0_u0_rtmp_2[181]
Removing Rhs of wire sub_vv_ss_MODGEN_3_2[50] = MODULE_5_g1_a0_d_2[130]
Removing Rhs of wire sub_vv_ss_MODGEN_3_2[50] = MODULE_5_g1_a0_g0_u0_rtmp_2[140]
Removing Rhs of wire add_vi_ss_MODGEN_4_2[51] = MODULE_4_g2_a0_s_2[112]
Removing Rhs of wire sub_vi_ss_MODGEN_5_2[52] = MODULE_3_g2_a0_d_2[100]
Removing Rhs of wire add_vv_ss_MODGEN_1_1[54] = MODULE_6_g1_a0_s_1[170]
Removing Rhs of wire add_vv_ss_MODGEN_1_1[54] = MODULE_6_g1_a0_g0_u0_rtmp_1[175]
Removing Rhs of wire sub_vv_ss_MODGEN_3_1[55] = MODULE_5_g1_a0_d_1[131]
Removing Rhs of wire sub_vv_ss_MODGEN_3_1[55] = MODULE_5_g1_a0_g0_u0_rtmp_1[135]
Removing Rhs of wire add_vi_ss_MODGEN_4_1[56] = MODULE_4_g2_a0_s_1[113]
Removing Rhs of wire sub_vi_ss_MODGEN_5_1[57] = MODULE_3_g2_a0_d_1[101]
Removing Lhs of wire MODIN5_1[117] = MODIN4_1[26]
Removing Lhs of wire MODIN5_2[119] = MODIN4_2[25]
Removing Lhs of wire MODIN5_3[121] = MODIN4_3[24]
Removing Lhs of wire MODIN5_4[123] = MODIN4_4[23]
Removing Lhs of wire MODIN5_5[125] = MODIN4_5[22]
Removing Lhs of wire MODIN6_0[134] = MODIN4_0[27]
Removing Lhs of wire MODIN6_1[136] = MODIN4_1[26]
Removing Lhs of wire MODIN6_2[141] = MODIN4_2[25]
Removing Lhs of wire MODIN6_3[143] = MODIN4_3[24]
Removing Lhs of wire MODIN6_4[154] = MODIN4_4[23]
Removing Lhs of wire MODIN6_5[156] = MODIN4_5[22]
Removing Lhs of wire MODIN8_0[173] = MODIN4_0[27]
Removing Lhs of wire MODIN9_0[174] = MODIN7_0[33]
Removing Lhs of wire MODIN8_1[176] = MODIN4_1[26]
Removing Lhs of wire MODIN9_1[177] = MODIN7_1[32]
Removing Lhs of wire MODIN8_2[182] = MODIN4_2[25]
Removing Lhs of wire MODIN9_2[183] = MODIN7_2[31]
Removing Lhs of wire MODIN8_3[185] = MODIN4_3[24]
Removing Lhs of wire MODIN9_3[186] = MODIN7_3[30]
Removing Lhs of wire MODIN8_4[197] = MODIN4_4[23]
Removing Lhs of wire MODIN9_4[198] = MODIN7_4[29]
Removing Lhs of wire MODIN8_5[200] = MODIN4_5[22]
Removing Lhs of wire MODIN9_5[201] = MODIN7_5[28]

------------------------------------------------------
Aliased 0 equations, 61 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Virtual equation for 'add_vv_ss_MODGEN_1_4' has been expanded (cost = 4):
add_vv_ss_MODGEN_1_4 <= ((not MODIN4_4 and not MODIN7_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4)
	OR (not MODIN4_4 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN7_4)
	OR (MODIN4_4 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_c_4));

Note:  Virtual equation for 'sub_vv_ss_MODGEN_3_4' has been expanded (cost = 4):
sub_vv_ss_MODGEN_3_4 <= ((not MODIN4_4 and not MODULE_5_g1_a0_g0_u0_c_4 and MODIN7_4)
	OR (not MODIN4_4 and not MODIN7_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_c_4 and MODIN4_4)
	OR (MODIN4_4 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_c_4));

Note:  Virtual equation for 'add_vv_ss_MODGEN_1_3' has been expanded (cost = 12):
add_vv_ss_MODGEN_1_3 <= ((not MODIN4_3 and not MODIN7_3 and MODIN4_2 and MODIN7_2)
	OR (not MODIN4_3 and not MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not MODIN4_3 and not MODIN7_3 and MODIN4_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and MODIN4_3)
	OR (not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3)
	OR (not MODIN4_2 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3)
	OR (not MODIN4_3 and not MODIN4_2 and not MODIN7_2 and MODIN7_3)
	OR (not MODIN4_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN7_3)
	OR (not MODIN4_3 and not MODIN4_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN7_3)
	OR (MODIN4_3 and MODIN4_2 and MODIN7_3 and MODIN7_2)
	OR (MODIN4_3 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (MODIN4_3 and MODIN4_2 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2));

Note:  Virtual equation for 'sub_vv_ss_MODGEN_3_3' has been expanded (cost = 12):
sub_vv_ss_MODGEN_3_3 <= ((not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and MODIN7_2)
	OR (not MODIN4_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and MODIN4_2 and MODIN7_3)
	OR (not MODIN4_3 and not MODIN7_2 and MODIN4_2 and MODIN7_3)
	OR (not MODIN4_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and MODIN7_3)
	OR (not MODIN4_3 and not MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not MODIN4_2 and MODIN4_3 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not MODIN4_2 and MODIN4_3 and MODIN7_3 and MODIN7_2)
	OR (not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN4_2)
	OR (not MODIN7_3 and not MODIN7_2 and MODIN4_3 and MODIN4_2)
	OR (not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and MODIN4_3)
	OR (MODIN4_3 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2));

Note:  Virtual equation for 'add_vv_ss_MODGEN_1_2' has been expanded (cost = 4):
add_vv_ss_MODGEN_1_2 <= ((not MODIN4_2 and not MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_2)
	OR (not MODIN4_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN7_2)
	OR (MODIN4_2 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2));

Note:  Virtual equation for 'sub_vv_ss_MODGEN_3_2' has been expanded (cost = 4):
sub_vv_ss_MODGEN_3_2 <= ((not MODIN4_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and MODIN7_2)
	OR (not MODIN4_2 and not MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and MODIN4_2)
	OR (MODIN4_2 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2));

Note:  Virtual equation for 'add_vv_ss_MODGEN_1_1' has been expanded (cost = 6):
add_vv_ss_MODGEN_1_1 <= ((not MODIN4_1 and not MODIN7_1 and MODIN4_0 and MODIN7_0)
	OR (MODIN4_1 and MODIN4_0 and MODIN7_1 and MODIN7_0)
	OR (not MODIN7_1 and not MODIN7_0 and MODIN4_1)
	OR (not MODIN4_0 and not MODIN7_1 and MODIN4_1)
	OR (not MODIN4_1 and not MODIN7_0 and MODIN7_1)
	OR (not MODIN4_1 and not MODIN4_0 and MODIN7_1));

Note:  Virtual equation for 'sub_vv_ss_MODGEN_3_1' has been expanded (cost = 6):
sub_vv_ss_MODGEN_3_1 <= ((not MODIN4_1 and not MODIN4_0 and not MODIN7_1 and MODIN7_0)
	OR (not MODIN4_0 and MODIN4_1 and MODIN7_1 and MODIN7_0)
	OR (not MODIN4_1 and MODIN4_0 and MODIN7_1)
	OR (not MODIN4_1 and not MODIN7_0 and MODIN7_1)
	OR (not MODIN7_1 and MODIN4_1 and MODIN4_0)
	OR (not MODIN7_1 and not MODIN7_0 and MODIN4_1));

Note:  Virtual equation for 'MODULE_1_g1_a0_gx_u0_xnor_array_3' has been expanded (cost = 2):
MODULE_1_g1_a0_gx_u0_xnor_array_3 <= ((not a_3 and not b_3)
	OR (a_3 and b_3));

Note:  Virtual equation for 'MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_0' has been expanded (cost = 0):
MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_0 <=  ('0') ;

Note:  Virtual equation for 'MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_0' has been expanded (cost = 0):
MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_0 <=  ('1') ;

Note:  Virtual equation for 'MODULE_1_g1_a0_gx_u0_xnor_array_2' has been expanded (cost = 2):
MODULE_1_g1_a0_gx_u0_xnor_array_2 <= ((not a_2 and not b_2)
	OR (a_2 and b_2));

Note:  Virtual equation for 'MODULE_1_g1_a0_gx_u0_xnor_array_1' has been expanded (cost = 2):
MODULE_1_g1_a0_gx_u0_xnor_array_1 <= ((not a_1 and not b_1)
	OR (a_1 and b_1));

Note:  Virtual equation for 'MODULE_1_g1_a0_gx_u0_eq_0' has been expanded (cost = 4):
MODULE_1_g1_a0_gx_u0_eq_0 <= ((not a_0 and not b_0)
	OR (a_0 and b_0));

Note:  Virtual equation for 'MODULE_1_g1_a0_gx_u0_eq_1' has been expanded (cost = 8):
MODULE_1_g1_a0_gx_u0_eq_1 <= ((not a_1 and not a_0 and not b_1 and not b_0)
	OR (not a_1 and not b_1 and a_0 and b_0)
	OR (not a_0 and not b_0 and a_1 and b_1)
	OR (a_1 and a_0 and b_1 and b_0));

Note:  Virtual equation for 'LATtmp0' has been expanded (cost = 1):
LATtmp0 <= ((not sel_3 and not sel_2));

Note:  Virtual equation for 'LATtmp8' has been expanded (cost = 1):
LATtmp8 <= ((not sel_2 and not sel_1));

Note:  Virtual equation for 'LATtmp10' has been expanded (cost = 1):
LATtmp10 <= ((not sel_3 and not sel_2));

Note:  Virtual equation for 'LATtmp12' has been expanded (cost = 1):
LATtmp12 <= ((not sel_3 and not sel_2));

Note:  Virtual equation for 'LATtmp14' has been expanded (cost = 1):
LATtmp14 <= ((not sel_3 and not sel_2));

Note:  Virtual equation for 'LATtmp16' has been expanded (cost = 1):
LATtmp16 <= ((not sel_3 and not sel_2));

Note:  Virtual equation for 'LATtmp18' has been expanded (cost = 1):
LATtmp18 <= ((not sel_3 and not sel_2));


Substituting virtuals - pass 2:

Note:  Virtual equation for 'add_vi_ss_MODGEN_4_1' has been expanded (cost = 0):
add_vi_ss_MODGEN_4_1 <= (not MODIN4_1);

Note:  Virtual equation for 'sub_vi_ss_MODGEN_5_1' has been expanded (cost = 0):
sub_vi_ss_MODGEN_5_1 <= (not MODIN4_1);

Note:  Virtual equation for 'MODULE_1_g1_a0_gx_u0_eq_2' has been expanded (cost = 16):
MODULE_1_g1_a0_gx_u0_eq_2 <= ((not a_2 and not a_1 and not a_0 and not b_2 and not b_1 and not b_0)
	OR (not a_2 and not a_1 and not b_2 and not b_1 and a_0 and b_0)
	OR (not a_2 and not a_0 and not b_2 and not b_0 and a_1 and b_1)
	OR (not a_2 and not b_2 and a_1 and a_0 and b_1 and b_0)
	OR (not a_1 and not a_0 and not b_1 and not b_0 and a_2 and b_2)
	OR (not a_1 and not b_1 and a_2 and a_0 and b_2 and b_0)
	OR (not a_0 and not b_0 and a_2 and a_1 and b_2 and b_1)
	OR (a_2 and a_1 and a_0 and b_2 and b_1 and b_0));

Note:  Virtual equation for 'MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_3' has been expanded (cost = 3):
MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_3 <= ((MODIN4_3 and MODIN4_2 and MODIN4_1));

Note:  Virtual equation for 'MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_3' has been expanded (cost = 9):
MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_3 <= (MODIN4_1
	OR MODIN4_2
	OR MODIN4_3);

Note:  Virtual equation for 'MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_2' has been expanded (cost = 2):
MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_2 <= ((MODIN4_2 and MODIN4_1));

Note:  Virtual equation for 'MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_2' has been expanded (cost = 4):
MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_2 <= (MODIN4_1
	OR MODIN4_2);

Note:  Virtual equation for 'MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_1' has been expanded (cost = 0):
MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_1 <= (MODIN4_1);

Note:  Virtual equation for 'MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_1' has been expanded (cost = 0):
MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_1 <= (MODIN4_1);


Substituting virtuals - pass 3:

Note:  Virtual equation for 'add_vi_ss_MODGEN_4_4' has been expanded (cost = 4):
add_vi_ss_MODGEN_4_4 <= ((not MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1)
	OR (not MODIN4_3 and MODIN4_4)
	OR (not MODIN4_2 and MODIN4_4)
	OR (not MODIN4_1 and MODIN4_4));

Note:  Virtual equation for 'sub_vi_ss_MODGEN_5_4' has been expanded (cost = 4):
sub_vi_ss_MODGEN_5_4 <= ((not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1)
	OR (MODIN4_4 and MODIN4_1)
	OR (MODIN4_4 and MODIN4_2)
	OR (MODIN4_4 and MODIN4_3));

Note:  Virtual equation for 'add_vi_ss_MODGEN_4_3' has been expanded (cost = 3):
add_vi_ss_MODGEN_4_3 <= ((not MODIN4_3 and MODIN4_2 and MODIN4_1)
	OR (not MODIN4_2 and MODIN4_3)
	OR (not MODIN4_1 and MODIN4_3));

Note:  Virtual equation for 'sub_vi_ss_MODGEN_5_3' has been expanded (cost = 3):
sub_vi_ss_MODGEN_5_3 <= ((not MODIN4_3 and not MODIN4_2 and not MODIN4_1)
	OR (MODIN4_3 and MODIN4_1)
	OR (MODIN4_3 and MODIN4_2));

Note:  Virtual equation for 'add_vi_ss_MODGEN_4_2' has been expanded (cost = 2):
add_vi_ss_MODGEN_4_2 <= ((not MODIN4_2 and MODIN4_1)
	OR (not MODIN4_1 and MODIN4_2));

Note:  Virtual equation for 'sub_vi_ss_MODGEN_5_2' has been expanded (cost = 2):
sub_vi_ss_MODGEN_5_2 <= ((not MODIN4_2 and not MODIN4_1)
	OR (MODIN4_2 and MODIN4_1));

Note:  Virtual equation for 'c_0' has been expanded (cost = 18):
c_0 <= ((not sel_2 and not sel_1 and a_1 and sel_3 and sel_0)
	OR (not sel_3 and not sel_1 and a_0 and b_0 and sel_2)
	OR (not sel_3 and not sel_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_1 and sel_0 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_0 and sel_0 and MODIN4_1 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not MODIN4_1 and sel_0 and MODIN4_0 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not MODIN4_1 and not MODIN7_0 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_1 and sel_0 and MODIN4_1 and MODIN4_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_1 and not MODIN7_0 and MODIN4_1)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_1 and not MODIN7_1 and MODIN4_0 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and MODIN4_1 and MODIN4_0 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_0 and not MODIN7_1 and MODIN4_1)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_1 and not MODIN4_0 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not MODIN4_1 and sel_1)
	OR (not sel_3 and not sel_0 and b_0 and sel_2 and sel_1)
	OR (not sel_3 and a_1 and sel_2 and sel_1 and sel_0)
	OR (not sel_3 and not sel_0 and a_0 and sel_2)
	OR (sel_3 and sel_1 and MODIN4_1)
	OR (sel_3 and sel_2 and MODIN4_1));

Note:  Virtual equation for 'cmp_vv_ss_MODGEN_6' has been expanded (cost = 16):
cmp_vv_ss_MODGEN_6 <= ((not a_3 and not a_2 and not a_1 and not a_0 and not b_3 and not b_2 and not b_1 and not b_0)
	OR (not a_3 and not a_2 and not a_1 and not b_3 and not b_2 and not b_1 and a_0 and b_0)
	OR (not a_3 and not a_2 and not a_0 and not b_3 and not b_2 and not b_0 and a_1 and b_1)
	OR (not a_3 and not a_2 and not b_3 and not b_2 and a_1 and a_0 and b_1 and b_0)
	OR (not a_3 and not a_1 and not a_0 and not b_3 and not b_1 and not b_0 and a_2 and b_2)
	OR (not a_3 and not a_1 and not b_3 and not b_1 and a_2 and a_0 and b_2 and b_0)
	OR (not a_3 and not a_0 and not b_3 and not b_0 and a_2 and a_1 and b_2 and b_1)
	OR (not a_3 and not b_3 and a_2 and a_1 and a_0 and b_2 and b_1 and b_0)
	OR (not a_2 and not a_1 and not a_0 and not b_2 and not b_1 and not b_0 and a_3 and b_3)
	OR (not a_2 and not a_1 and not b_2 and not b_1 and a_3 and a_0 and b_3 and b_0)
	OR (not a_2 and not a_0 and not b_2 and not b_0 and a_3 and a_1 and b_3 and b_1)
	OR (not a_2 and not b_2 and a_3 and a_1 and a_0 and b_3 and b_1 and b_0)
	OR (not a_1 and not a_0 and not b_1 and not b_0 and a_3 and a_2 and b_3 and b_2)
	OR (not a_1 and not b_1 and a_3 and a_2 and a_0 and b_3 and b_2 and b_0)
	OR (not a_0 and not b_0 and a_3 and a_2 and a_1 and b_3 and b_2 and b_1)
	OR (a_3 and a_2 and a_1 and a_0 and b_3 and b_2 and b_1 and b_0));

Note:  Virtual equation for 'MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_4' has been expanded (cost = 2):
MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_4 <= ((MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1));

Note:  Virtual equation for 'MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_4' has been expanded (cost = 8):
MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_4 <= (MODIN4_1
	OR MODIN4_2
	OR MODIN4_3
	OR MODIN4_4);


Substituting virtuals - pass 4:

Note:  Virtual equation for 'c_3' has been expanded (cost = 23):
c_3 <= ((not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_4 and sel_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4)
	OR (not sel_3 and not sel_2 and not sel_1 and sel_0 and MODIN4_4 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and sel_1 and sel_0)
	OR (not sel_2 and sel_1 and sel_0 and MODIN4_4 and MODIN4_1)
	OR (not sel_2 and sel_1 and sel_0 and MODIN4_4 and MODIN4_2)
	OR (not sel_2 and sel_1 and sel_0 and MODIN4_4 and MODIN4_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and MODIN4_4 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and a_0 and sel_2 and sel_1 and sel_0)
	OR (not sel_3 and not sel_1 and a_3 and b_3 and sel_2)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_4 and sel_1 and MODIN4_3 and MODIN4_2 and MODIN4_1)
	OR (not sel_2 and not sel_0 and not MODIN4_3 and sel_1 and MODIN4_4)
	OR (not sel_2 and not sel_0 and not MODIN4_2 and sel_1 and MODIN4_4)
	OR (not sel_2 and not sel_0 and not MODIN4_1 and sel_1 and MODIN4_4)
	OR (not sel_3 and not sel_0 and b_3 and sel_2 and sel_1)
	OR (not sel_2 and not sel_1 and a_3 and sel_3)
	OR (not sel_3 and not sel_0 and a_3 and sel_2)
	OR (sel_3 and sel_1 and MODIN4_4)
	OR (sel_3 and sel_2 and MODIN4_4));

Note:  Virtual equation for 'c_2' has been expanded (cost = 38):
c_2 <= ((not sel_2 and not sel_1 and not sel_0 and a_1 and sel_3)
	OR (not sel_2 and not sel_1 and a_3 and sel_3 and sel_0)
	OR (not sel_3 and not sel_1 and a_2 and b_2 and sel_2)
	OR (not sel_3 and not sel_2 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and sel_1 and sel_0)
	OR (not sel_2 and sel_1 and sel_0 and MODIN4_3 and MODIN4_1)
	OR (not sel_2 and sel_1 and sel_0 and MODIN4_3 and MODIN4_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and sel_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and sel_0 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_2 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_2 and sel_0 and MODIN4_2 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_3 and sel_0 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and sel_0 and MODIN4_3 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and sel_0 and MODIN4_3 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN4_2)
	OR (not sel_3 and not sel_2 and not MODIN7_3 and not MODIN7_2 and sel_0 and MODIN4_3 and MODIN4_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3)
	OR (not sel_3 and not sel_2 and not sel_1 and sel_0 and MODIN4_3 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and a_3 and sel_2 and sel_1 and sel_0)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_3 and sel_1 and MODIN4_2 and MODIN4_1)
	OR (not sel_2 and not sel_0 and not MODIN4_2 and sel_1 and MODIN4_3)
	OR (not sel_2 and not sel_0 and not MODIN4_1 and sel_1 and MODIN4_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_3 and MODIN4_2 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_3 and MODIN4_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and MODIN4_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_2 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_2 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and MODIN4_3 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_0 and b_2 and sel_2 and sel_1)
	OR (not sel_3 and not sel_0 and a_2 and sel_2)
	OR (sel_3 and sel_1 and MODIN4_3)
	OR (sel_3 and sel_2 and MODIN4_3));

Note:  Virtual equation for 'c_1' has been expanded (cost = 20):
c_1 <= ((not sel_2 and not sel_1 and not sel_0 and a_0 and sel_3)
	OR (not sel_2 and not sel_1 and a_2 and sel_3 and sel_0)
	OR (not sel_3 and not sel_1 and a_1 and b_1 and sel_2)
	OR (not sel_3 and not sel_2 and not MODIN4_2 and not MODIN4_1 and sel_1 and sel_0)
	OR (not sel_2 and sel_1 and sel_0 and MODIN4_2 and MODIN4_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_2 and sel_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_2)
	OR (not sel_3 and not sel_2 and not sel_1 and sel_0 and MODIN4_2 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and a_2 and sel_2 and sel_1 and sel_0)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_2 and sel_1 and MODIN4_1)
	OR (not sel_2 and not sel_0 and not MODIN4_1 and sel_1 and MODIN4_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and MODIN4_2 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_0 and b_1 and sel_2 and sel_1)
	OR (not sel_3 and not sel_0 and a_1 and sel_2)
	OR (sel_3 and sel_1 and MODIN4_2)
	OR (sel_3 and sel_2 and MODIN4_2));

Note:  Virtual equation for 'MODULE_2_g2_a0_eqa_3' has been expanded (cost = 920):
MODULE_2_g2_a0_eqa_3 <= ((not MODIN4_4 and sel_3 and sel_2)
	OR (not a_0 and not sel_3 and sel_2 and sel_1 and sel_0)
	OR (not a_3 and not b_3 and not sel_3 and not sel_0 and sel_2)
	OR (not b_3 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_3 and not sel_3 and not sel_1 and sel_2)
	OR (not sel_3 and not sel_2 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and sel_1 and sel_0 and MODIN4_4)
	OR (not sel_3 and not sel_2 and not sel_0 and sel_1 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1)
	OR (not MODIN4_4 and sel_3 and sel_1)
	OR (not sel_2 and not MODIN4_4 and sel_1 and sel_0 and MODIN4_3)
	OR (not sel_2 and not MODIN4_4 and sel_1 and sel_0 and MODIN4_2)
	OR (not sel_2 and not MODIN4_4 and sel_1 and sel_0 and MODIN4_1)
	OR (not sel_2 and not sel_0 and not MODIN4_4 and not MODIN4_3 and sel_1)
	OR (not sel_2 and not sel_0 and not MODIN4_4 and not MODIN4_2 and sel_1)
	OR (not sel_2 and not sel_0 and not MODIN4_4 and not MODIN4_1 and sel_1)
	OR (not a_3 and not sel_2 and not sel_1 and sel_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_4 and sel_0 and MODIN4_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and sel_0 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_4 and MODIN4_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_c_4));

Note:  Virtual equation for 'MODULE_2_g2_a0_eqa_2' has been expanded (cost = 2240):
MODULE_2_g2_a0_eqa_2 <= ((not MODIN4_4 and not MODIN4_3 and sel_3 and sel_2)
	OR (not a_3 and not a_0 and not sel_3 and sel_2 and sel_1 and sel_0)
	OR (not a_3 and not a_2 and not b_3 and not b_2 and not sel_3 and not sel_0 and sel_2)
	OR (not a_3 and not a_2 and not sel_3 and not sel_1 and sel_2)
	OR (not b_3 and not b_2 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_3 and not b_2 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_2 and not b_3 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_3 and not sel_2 and not sel_1 and sel_3 and sel_0)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and sel_1 and sel_0 and MODIN4_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_4 and not MODIN7_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_2 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_4 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_4 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_4 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_4 and not MODIN7_3 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_3 and sel_0 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_3 and sel_0 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and sel_0 and MODIN4_4 and MODIN4_3 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_3 and sel_0 and MODIN4_3 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not MODIN4_4 and not MODIN4_3 and sel_3 and sel_1)
	OR (not sel_2 and not MODIN4_4 and not MODIN4_3 and sel_1 and sel_0 and MODIN4_2)
	OR (not sel_2 and not MODIN4_4 and not MODIN4_3 and sel_1 and sel_0 and MODIN4_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_4 and sel_0 and MODIN4_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and sel_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN7_4 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and sel_0 and MODIN4_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and sel_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and sel_0 and MODIN4_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and sel_0 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and sel_0 and MODIN4_4 and MODIN4_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN7_3 and not MODIN7_2 and sel_0 and MODIN4_2 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_2 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2)
	OR (not a_3 and not a_1 and not sel_2 and not sel_1 and sel_3)
	OR (not sel_3 and not sel_2 and not sel_0 and sel_1 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_4 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_4 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and MODIN4_4 and MODIN4_3 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_2 and MODIN4_3 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_4 and not MODIN7_3 and MODIN4_4 and MODIN4_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_3 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_4 and not MODIN7_3 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_3 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_4 and not MODIN7_3 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_3 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_2 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and sel_1)
	OR (not sel_2 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and sel_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_4 and MODIN4_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_4 and MODIN4_4 and MODIN4_2 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_4 and MODIN4_4 and MODIN4_2 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and MODIN4_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4));


Substituting virtuals - pass 5:

Note:  Virtual equation for 'MODULE_2_g2_a0_eqa_1' has been expanded (cost = 1558):
MODULE_2_g2_a0_eqa_1 <= ((not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and sel_3 and sel_2)
	OR (not a_3 and not a_2 and not a_0 and not sel_3 and sel_2 and sel_1 and sel_0)
	OR (not a_3 and not a_2 and not a_1 and not b_3 and not b_2 and not b_1 and not sel_3 and not sel_0 and sel_2)
	OR (not a_3 and not a_2 and not a_1 and not sel_3 and not sel_1 and sel_2)
	OR (not a_3 and not a_2 and not b_1 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not b_3 and not b_2 and not b_1 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_3 and not b_2 and not b_1 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_2 and not b_3 and not b_1 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_1 and not b_3 and not b_2 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_3 and not a_1 and not b_2 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_2 and not a_1 and not b_3 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and sel_1 and sel_0 and MODIN4_2)
	OR (not sel_3 and not sel_2 and not sel_0 and sel_1 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1)
	OR (not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and sel_3 and sel_1)
	OR (not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and sel_1 and sel_0 and MODIN4_1)
	OR (not sel_2 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and sel_1)
	OR (not a_3 and not a_2 and not sel_2 and not sel_1 and sel_3 and sel_0)
	OR (not a_3 and not a_1 and not a_0 and not sel_2 and not sel_1 and not sel_0 and sel_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_2 and MODIN7_4 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_4 and not MODIN7_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_2 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_4 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and sel_0 and MODIN4_4 and MODIN4_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_3 and not MODIN7_2 and sel_0 and MODIN4_2 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_3 and sel_0 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and sel_0 and MODIN4_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and sel_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_2 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_3 and not MODIN7_2 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_4 and not MODIN7_2 and MODIN4_4 and MODIN4_2 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_2 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and MODIN4_4 and MODIN4_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_3 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and MODIN4_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4));


Substituting virtuals - pass 6:

Note:  Virtual signal cmp_vi_ss_MODGEN_2 with ( cost: 1224 or cost_inv: 2048)  > 30000 or with size: 408 > 256 has been made a (soft) node.
cmp_vi_ss_MODGEN_2 <= ((not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and sel_3 and sel_2)
	OR (not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and sel_3 and sel_1)
	OR (not a_3 and not a_2 and not a_1 and not sel_2 and not sel_1 and sel_3 and sel_0)
	OR (not a_3 and not a_1 and not a_0 and not sel_2 and not sel_1 and not sel_0 and sel_3)
	OR (not a_3 and not a_2 and not a_1 and not a_0 and not sel_3 and sel_2 and sel_1 and sel_0)
	OR (not a_3 and not a_2 and not a_1 and not a_0 and not b_3 and not b_2 and not b_1 and not b_0 and not sel_3 and not sel_0 and sel_2)
	OR (not a_3 and not a_2 and not a_1 and not a_0 and not sel_3 and not sel_1 and sel_2)
	OR (not a_3 and not a_2 and not a_1 and not b_0 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_3 and not a_2 and not b_1 and not b_0 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not b_3 and not b_2 and not b_1 and not b_0 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_3 and not b_2 and not b_1 and not b_0 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_2 and not b_3 and not b_1 and not b_0 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_1 and not b_3 and not b_2 and not b_0 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_3 and not a_1 and not b_2 and not b_0 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_2 and not a_1 and not b_3 and not b_0 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_3 and not a_2 and not a_0 and not b_1 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_0 and not b_3 and not b_2 and not b_1 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_3 and not a_0 and not b_2 and not b_1 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_2 and not a_0 and not b_3 and not b_1 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_1 and not a_0 and not b_3 and not b_2 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_3 and not a_1 and not a_0 and not b_2 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not a_2 and not a_1 and not a_0 and not b_3 and not sel_3 and not sel_1 and sel_2 and sel_0)
	OR (not sel_3 and not sel_2 and not sel_0 and sel_1 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and sel_1 and sel_0 and MODIN4_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_4 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_4 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_3 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_3 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODIN4_1 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_2 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_4 and not MODIN7_2 and not MODIN7_0 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_2 and not MODIN7_0 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_4 and not MODIN7_2 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and sel_0 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODIN4_1 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_3 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_0 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_3 and not MODIN7_0 and sel_0 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_1 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_0 and sel_0 and MODIN4_4 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_0 and sel_0 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_2 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_3 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_2 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_1 and MODIN7_3 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_1 and MODIN7_4 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_1 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_1 and MODIN7_4 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_1 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN7_3 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_3 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_4 and not MODIN7_3 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_4 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_2 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_4 and not MODIN7_2 and not MODIN7_0 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_2 and not MODIN7_0 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_2 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_3 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_0 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_3 and not MODIN7_0 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_1 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_0 and MODIN4_4 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_0 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_2 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_3 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_2 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_1 and MODIN7_3 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_1 and MODIN7_4 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_1 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_1 and MODIN7_4 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_1 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN7_4 and not MODIN7_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_2 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN7_4 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_3 and not MODIN7_2 and sel_0 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_3 and sel_0 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and sel_0 and MODIN4_4 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and sel_0 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_1 and MODIN4_0 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_1 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_1 and MODIN4_0 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_0 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_0 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_0 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_0 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_0 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_0 and not MODIN7_2 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_0 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_0 and not MODIN7_3 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_1 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and MODIN4_4 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_0 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_3 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_0 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_1 and MODIN7_3 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_1 and MODIN7_4 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_1 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_1 and MODIN7_4 and MODIN7_1 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_1 and MODIN7_1)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_0 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_0 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_0 and not MODIN7_4 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_0 and not MODIN7_3 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_2 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_0 and not MODIN7_3 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODIN4_1 and MODIN7_2 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_0 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_0 and not MODIN7_2 and not MODIN7_1 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN7_3 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and sel_0 and MODIN4_2 and MODIN4_1 and MODIN7_4 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODIN4_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_0 and not MODIN7_3 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_2 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_0 and not MODIN7_3 and not MODIN7_1 and sel_0 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_2 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_1 and MODIN7_2 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_1 and sel_0 and MODIN4_4 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_1 and sel_0 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_1 and MODIN7_3 and MODIN7_2 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_0 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN7_3 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_0 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN4_1 and MODIN7_4 and MODIN7_3 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_1 and MODIN7_3 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_1 and MODIN7_4 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_1 and MODIN7_4 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN7_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_2 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_2 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_4 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and MODIN4_4 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_2 and not MODIN7_1 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_2 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_3 and not MODIN7_1 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_2 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_1 and MODIN4_4 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_1 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_1 and MODIN4_0 and MODIN7_3 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_1 and MODIN4_0 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_1 and MODIN4_0 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_1 and not MODIN4_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_1 and not MODIN4_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_2 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODIN7_2 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_1 and not MODIN4_0 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_1 and not MODIN4_0 and not MODIN7_2 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and sel_0 and MODIN4_2 and MODIN7_4 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and sel_0 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and sel_0 and MODIN4_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and sel_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_3 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN7_3 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN7_4 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN7_4 and MODIN7_1 and MODIN7_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_1 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_1 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_2 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_2 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_1 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and MODIN4_4 and MODIN4_2 and MODIN4_0 and MODIN7_3 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_2 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN4_0 and MODIN7_3 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and MODIN4_4 and MODIN4_3 and MODIN4_0 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and MODIN4_3 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_0 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and MODIN4_4 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_1 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN4_0 and MODIN7_3 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_0 and MODIN7_3 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_0 and MODIN7_4 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_0 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_0 and MODIN7_4 and MODIN7_1 and MODIN7_0 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_0 and MODIN7_1 and MODIN7_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_1 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_1 and not MODIN7_4 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_1 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_1 and not MODIN7_4 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_1 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_2 and MODIN7_4 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_1 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_1 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and sel_0 and MODIN4_4 and MODIN4_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and sel_0 and MODIN4_2 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and sel_0 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_1 and not MODIN7_0 and sel_0 and MODIN4_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_1 and not MODIN7_0 and sel_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_1 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_1 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_1 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_1 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_2 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_1 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and MODIN4_4 and MODIN4_2 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and MODIN4_4 and MODIN4_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_1 and not MODIN7_0 and MODIN4_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_1 and not MODIN7_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_1 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODIN7_0 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_1 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_1 and not MODIN7_4 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_1 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_1 and not MODIN7_4 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_1 and not MODIN7_3 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_0 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_3 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODIN4_0 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_1 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_1 and not MODIN7_2 and not MODIN7_1 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_2 and MODIN4_0 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and sel_0 and MODIN4_4 and MODIN4_2 and MODIN4_0 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and sel_0 and MODIN4_2 and MODIN4_0 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_2 and MODIN4_0 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_0 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_1 and sel_0 and MODIN4_3 and MODIN4_0 and MODIN7_4 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_0 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_1 and sel_0 and MODIN4_4 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_1 and sel_0 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_0 and MODIN7_3 and MODIN7_2 and MODULE_5_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_1 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_0 and MODIN7_4 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_3 and MODIN4_0 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_3 and MODIN4_0 and MODIN7_4 and MODIN7_3 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_3 and MODIN4_0 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_4 and MODIN4_0 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_4 and MODIN4_0 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and sel_0 and MODIN4_0 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_5_g1_a0_g0_u0_ci_2 and not MODULE_5_g1_a0_g0_u0_c_4 and sel_0 and MODIN4_0)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_2 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN7_3 and MODIN7_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and MODIN4_3 and MODIN4_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN4_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and MODIN4_4 and MODIN4_2 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_2 and not MODIN7_1 and MODIN4_2 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_2 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and MODIN4_4 and MODIN4_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODIN7_1 and MODIN4_3 and MODIN7_4 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_1 and MODIN4_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_1 and MODIN7_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN7_3 and MODIN7_2 and MODULE_6_g1_a0_g0_u0_ci_2)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN4_3 and MODIN7_4 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODIN4_3 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_3 and MODIN7_4 and MODIN7_3 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_3 and MODIN7_3)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN7_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN4_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not sel_3 and not sel_2 and not sel_1 and not sel_0 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1 and not MODIN4_0 and not MODIN7_4 and not MODIN7_3 and not MODIN7_2 and not MODIN7_1 and not MODULE_6_g1_a0_g0_u0_ci_2 and not MODULE_6_g1_a0_g0_u0_c_4));


Substituting virtuals - pass 7:

Note: Virtual signal cwide_5 Creating a cycle.

Substituting virtuals - pass 8:

Note: Virtual signal MODIN4_5 Creating a cycle.

Substituting virtuals - pass 9:

Note:  Virtual equation for 'add_vi_ss_MODGEN_4_5' has been expanded (cost = 5):
add_vi_ss_MODGEN_4_5 <= ((not MODIN4_5 and MODIN4_4 and MODIN4_3 and MODIN4_2 and MODIN4_1)
	OR (not MODIN4_4 and MODIN4_5)
	OR (not MODIN4_3 and MODIN4_5)
	OR (not MODIN4_2 and MODIN4_5)
	OR (not MODIN4_1 and MODIN4_5));

Note:  Virtual equation for 'sub_vi_ss_MODGEN_5_5' has been expanded (cost = 5):
sub_vi_ss_MODGEN_5_5 <= ((not MODIN4_5 and not MODIN4_4 and not MODIN4_3 and not MODIN4_2 and not MODIN4_1)
	OR (MODIN4_5 and MODIN4_1)
	OR (MODIN4_5 and MODIN4_2)
	OR (MODIN4_5 and MODIN4_3)
	OR (MODIN4_5 and MODIN4_4));


Substituting virtuals - pass 10:

Note: Virtual signal MODIN7_5 Creating a cycle.

Substituting virtuals - pass 11:

Note:  Virtual equation for 'add_vv_ss_MODGEN_1_5' has been expanded (cost = 12):
add_vv_ss_MODGEN_1_5 <= ((not MODIN4_5 and not MODIN7_5 and MODIN4_4 and MODIN7_4)
	OR (not MODIN4_5 and not MODIN7_5 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not MODIN4_5 and not MODIN7_5 and MODIN4_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (not MODIN4_4 and not MODIN7_5 and not MODIN7_4 and MODIN4_5)
	OR (not MODIN7_5 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_5)
	OR (not MODIN4_4 and not MODIN7_5 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN4_5)
	OR (not MODIN4_5 and not MODIN4_4 and not MODIN7_4 and MODIN7_5)
	OR (not MODIN4_5 and not MODIN7_4 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN7_5)
	OR (not MODIN4_5 and not MODIN4_4 and not MODULE_6_g1_a0_g0_u0_c_4 and MODIN7_5)
	OR (MODIN4_5 and MODIN4_4 and MODIN7_5 and MODIN7_4)
	OR (MODIN4_5 and MODIN7_5 and MODIN7_4 and MODULE_6_g1_a0_g0_u0_c_4)
	OR (MODIN4_5 and MODIN4_4 and MODIN7_5 and MODULE_6_g1_a0_g0_u0_c_4));

Note:  Virtual equation for 'sub_vv_ss_MODGEN_3_5' has been expanded (cost = 12):
sub_vv_ss_MODGEN_3_5 <= ((not MODIN4_5 and not MODIN4_4 and not MODIN7_5 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not MODIN4_5 and not MODIN4_4 and not MODIN7_5 and MODIN7_4)
	OR (not MODIN4_5 and not MODULE_5_g1_a0_g0_u0_c_4 and MODIN4_4 and MODIN7_5)
	OR (not MODIN4_5 and not MODIN7_4 and MODIN4_4 and MODIN7_5)
	OR (not MODIN4_5 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_c_4 and MODIN7_5)
	OR (not MODIN4_5 and not MODIN7_5 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not MODIN4_4 and MODIN4_5 and MODIN7_5 and MODULE_5_g1_a0_g0_u0_c_4)
	OR (not MODIN4_4 and MODIN4_5 and MODIN7_5 and MODIN7_4)
	OR (not MODIN7_5 and not MODULE_5_g1_a0_g0_u0_c_4 and MODIN4_5 and MODIN4_4)
	OR (not MODIN7_5 and not MODIN7_4 and MODIN4_5 and MODIN4_4)
	OR (not MODIN7_5 and not MODIN7_4 and not MODULE_5_g1_a0_g0_u0_c_4 and MODIN4_5)
	OR (MODIN4_5 and MODIN7_5 and MODIN7_4 and MODULE_5_g1_a0_g0_u0_c_4));


Substituting virtuals - pass 12:


----------------------------------------------------------
Circuit simplification results:

	Expanded 51 signals.
	Turned 1 signals into soft nodes.
	Maximum expansion cost was set at 10.
----------------------------------------------------------
Created 242 PLD nodes.
Note:  Removed unneeded node 'cmp_vv_ss_MODGEN_6'.
Note:  Removed unneeded node 'add_vv_ss_MODGEN_1_5'.
Note:  Removed unneeded node 'sub_vv_ss_MODGEN_3_5'.
Note:  Removed unneeded node 'add_vi_ss_MODGEN_4_5'.
Note:  Removed unneeded node 'sub_vi_ss_MODGEN_5_5'.
Note:  Removed unneeded node 'MODIN3_4'.
Note:  Removed unneeded node 'add_vv_ss_MODGEN_1_4'.
Note:  Removed unneeded node 'sub_vv_ss_MODGEN_3_4'.
Note:  Removed unneeded node 'add_vi_ss_MODGEN_4_4'.
Note:  Removed unneeded node 'sub_vi_ss_MODGEN_5_4'.
Note:  Removed unneeded node 'MODIN3_3'.
Note:  Removed unneeded node 'add_vv_ss_MODGEN_1_3'.
Note:  Removed unneeded node 'sub_vv_ss_MODGEN_3_3'.
Note:  Removed unneeded node 'add_vi_ss_MODGEN_4_3'.
Note:  Removed unneeded node 'sub_vi_ss_MODGEN_5_3'.
Note:  Removed unneeded node 'MODIN3_2'.
Note:  Removed unneeded node 'add_vv_ss_MODGEN_1_2'.
Note:  Removed unneeded node 'sub_vv_ss_MODGEN_3_2'.
Note:  Removed unneeded node 'add_vi_ss_MODGEN_4_2'.
Note:  Removed unneeded node 'sub_vi_ss_MODGEN_5_2'.
Note:  Removed unneeded node 'MODIN3_1'.
Note:  Removed unneeded node 'add_vv_ss_MODGEN_1_1'.
Note:  Removed unneeded node 'sub_vv_ss_MODGEN_3_1'.
Note:  Removed unneeded node 'add_vi_ss_MODGEN_4_1'.
Note:  Removed unneeded node 'sub_vi_ss_MODGEN_5_1'.
Note:  Removed unneeded node 'cwide_0'.
Note:  Removed unneeded node 'add_vv_ss_MODGEN_1_0'.
Note:  Removed unneeded node 'sub_vv_ss_MODGEN_3_0'.
Note:  Removed unneeded node 'add_vi_ss_MODGEN_4_0'.
Note:  Removed unneeded node 'sub_vi_ss_MODGEN_5_0'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_xnor_array_3'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_xnor_array_2'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_xnor_array_1'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_eq_0'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_eq_1'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_eq_2'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_eqi_0'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_aeqb_1'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_xeq'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_xneq'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_lti_1'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_gti_1'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_albi_1'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_agbi_1'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_lt_0'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_gt_0'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_lt_1'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_gt_1'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_lt_2'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_gt_2'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_lti_0'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_gti_0'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_albi_0'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_gx_u0_agbi_0'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_xlt'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_xlte'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_xgt'.
Note:  Removed unneeded node 'MODULE_1_g1_a0_xgte'.
Note:  Removed unneeded node 'MODULE_2_g2_a0_eqa_3'.
Note:  Removed unneeded node 'MODULE_2_g2_a0_eqa_2'.
Note:  Removed unneeded node 'MODULE_2_g2_a0_eqa_1'.
Note:  Removed unneeded node 'MODULE_2_g2_a0_eqa_0'.
Note:  Removed unneeded node 'MODULE_3_g2_a0_d_5'.
Note:  Removed unneeded node 'MODULE_3_g2_a0_d_4'.
Note:  Removed unneeded node 'MODULE_3_g2_a0_d_3'.
Note:  Removed unneeded node 'MODULE_3_g2_a0_d_2'.
Note:  Removed unneeded node 'MODULE_3_g2_a0_d_1'.
Note:  Removed unneeded node 'MODULE_3_g2_a0_d_0'.
Note:  Removed unneeded node 'MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_0'.
Note:  Removed unneeded node 'MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_1'.
Note:  Removed unneeded node 'MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_2'.
Note:  Removed unneeded node 'MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_3'.
Note:  Removed unneeded node 'MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_4'.
Note:  Removed unneeded node 'MODULE_3_g2_a0_g1_z1_s0_g0_u0_b_5'.
Note:  Removed unneeded node 'MODULE_4_g2_a0_s_5'.
Note:  Removed unneeded node 'MODULE_4_g2_a0_s_4'.
Note:  Removed unneeded node 'MODULE_4_g2_a0_s_3'.
Note:  Removed unneeded node 'MODULE_4_g2_a0_s_2'.
Note:  Removed unneeded node 'MODULE_4_g2_a0_s_1'.
Note:  Removed unneeded node 'MODULE_4_g2_a0_s_0'.
Note:  Removed unneeded node 'MODIN5_0'.
Note:  Removed unneeded node 'MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_0'.
Note:  Removed unneeded node 'MODIN5_1'.
Note:  Removed unneeded node 'MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_1'.
Note:  Removed unneeded node 'MODIN5_2'.
Note:  Removed unneeded node 'MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_2'.
Note:  Removed unneeded node 'MODIN5_3'.
Note:  Removed unneeded node 'MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_3'.
Note:  Removed unneeded node 'MODIN5_4'.
Note:  Removed unneeded node 'MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_4'.
Note:  Removed unneeded node 'MODIN5_5'.
Note:  Removed unneeded node 'MODULE_4_g2_a0_g1_z1_s0_g0_u0_c_5'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_d_5'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_d_4'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_d_3'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_d_2'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_d_1'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_d_0'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_g0_u0_rtmp_0'.
Note:  Removed unneeded node 'MODIN6_0'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_g0_u0_rtmp_1'.
Note:  Removed unneeded node 'MODIN6_1'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_g0_u0_rtmp_2'.
Note:  Removed unneeded node 'MODIN6_2'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_g0_u0_rtmp_3'.
Note:  Removed unneeded node 'MODIN6_3'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_g0_u0_rtmp_4'.
Note:  Removed unneeded node 'MODIN6_4'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_g0_u0_rtmp_5'.
Note:  Removed unneeded node 'MODIN6_5'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_g0_u0_ei_6'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_g0_u0_ri_6'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_g0_u0_ci_6'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_g0_u0_e_6'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_g0_u0_r_6'.
Note:  Removed unneeded node 'MODULE_5_g1_a0_g0_u0_c_6'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_s_5'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_s_4'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_s_3'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_s_2'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_s_1'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_s_0'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_g0_u0_rtmp_0'.
Note:  Removed unneeded node 'MODIN8_0'.
Note:  Removed unneeded node 'MODIN9_0'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_g0_u0_rtmp_1'.
Note:  Removed unneeded node 'MODIN8_1'.
Note:  Removed unneeded node 'MODIN9_1'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_g0_u0_rtmp_2'.
Note:  Removed unneeded node 'MODIN8_2'.
Note:  Removed unneeded node 'MODIN9_2'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_g0_u0_rtmp_3'.
Note:  Removed unneeded node 'MODIN8_3'.
Note:  Removed unneeded node 'MODIN9_3'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_g0_u0_rtmp_4'.
Note:  Removed unneeded node 'MODIN8_4'.
Note:  Removed unneeded node 'MODIN9_4'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_g0_u0_rtmp_5'.
Note:  Removed unneeded node 'MODIN8_5'.
Note:  Removed unneeded node 'MODIN9_5'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_g0_u0_ei_6'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_g0_u0_ri_6'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_g0_u0_ci_6'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_g0_u0_e_6'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_g0_u0_r_6'.
Note:  Removed unneeded node 'MODULE_6_g1_a0_g0_u0_c_6'.
Note:  Removed unneeded node 'LATtmp0'.
Note:  Removed unneeded node 'LATtmp1'.
Note:  Removed unneeded node 'LATtmp8'.
Note:  Removed unneeded node 'LATtmp9'.
Note:  Removed unneeded node 'LATtmp10'.
Note:  Removed unneeded node 'LATtmp12'.
Note:  Removed unneeded node 'LATtmp14'.
Note:  Removed unneeded node 'LATtmp16'.
Note:  Removed unneeded node 'LATtmp18'.
Note:  Removed unneeded node 'zero'.

C:\warp\bin\topld.exe:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

DESIGN HEADER INFORMATION  (20:50:53)

Input File(s): alu.pla
Device       : c375i
Package      : CY7C375I-125AC
ReportFile   : alu.rpt

Program Controls:
                 None.

Signal Requests:
    GROUP DT-OPT ALL
    GROUP SOFT cmp_vi_ss_MODGEN_2 

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

OPTIMIZATION OPTIONS       (20:50:53)

Messages:
  Information: Process virtual 'cmp_vi_ss_MODGEN_2' ... converted to NODE.
  Information: Process virtual 'MODIN7_0B' ... expanded.
  Information: Process virtual 'MODIN7_1B' ... expanded.
  Information: Process virtual 'MODIN7_2B' ... expanded.
  Information: Process virtual 'MODIN7_3B' ... expanded.
  Information: Process virtual 'MODIN7_4B' ... expanded.
  Information: Process virtual 'MODIN4_0B' ... expanded.
  Information: Process virtual 'MODIN4_1B' ... expanded.
  Information: Process virtual 'MODIN4_2B' ... expanded.
  Information: Process virtual 'MODIN4_3B' ... expanded.
  Information: Process virtual 'MODIN4_4B' ... expanded.
  Information: Process virtual 'MODULE_6_g1_a0_g0_u0_c_4' ... expanded.
  Information: Process virtual 'MODULE_6_g1_a0_g0_u0_r_4' ... expanded.
  Information: Process virtual 'MODULE_6_g1_a0_g0_u0_e_4' ... expanded.
  Information: Process virtual 'MODULE_6_g1_a0_g0_u0_ci_2' ... expanded.
  Information: Process virtual 'MODULE_5_g1_a0_g0_u0_c_4' ... expanded.
  Information: Process virtual 'MODULE_5_g1_a0_g0_u0_r_4' ... expanded.
  Information: Process virtual 'MODULE_5_g1_a0_g0_u0_e_4' ... expanded.
  Information: Process virtual 'MODULE_5_g1_a0_g0_u0_ci_2' ... expanded.
  Information: Process virtual 'LATtmp19' ... expanded.
  Information: Process virtual 'LATtmp17' ... expanded.
  Information: Process virtual 'LATtmp15' ... expanded.
  Information: Process virtual 'LATtmp13' ... expanded.
  Information: Process virtual 'LATtmp11' ... expanded.
  Information: Process virtual 'LATtmp7' ... expanded.
  Information: Process virtual 'LATtmp6' ... expanded.
  Information: Process virtual 'LATtmp5' ... expanded.
  Information: Process virtual 'LATtmp4' ... expanded.
  Information: Process virtual 'LATtmp3' ... expanded.
  Information: Process virtual 'LATtmp2' ... expanded.
  Information: Process virtual 'MODULE_6_g1_a0_g0_u0_ci_4' ... expanded.
  Information: Process virtual 'MODULE_6_g1_a0_g0_u0_ri_4' ... expanded.
  Information: Process virtual 'MODULE_6_g1_a0_g0_u0_ei_4' ... expanded.
  Information: Process virtual 'MODULE_6_g1_a0_g0_u0_c_0' ... expanded.
  Information: Process virtual 'MODULE_5_g1_a0_g0_u0_ci_4' ... expanded.
  Information: Process virtual 'MODULE_5_g1_a0_g0_u0_ri_4' ... expanded.
  Information: Process virtual 'MODULE_5_g1_a0_g0_u0_ei_4' ... expanded.
  Information: Process virtual 'MODULE_5_g1_a0_g0_u0_c_0' ... expanded.
  Information: Process virtual 'MODIN7_0' ... converted to NODE.
  Information: Process virtual 'MODIN7_1' ... converted to NODE.
  Information: Process virtual 'MODIN7_2' ... converted to NODE.
  Information: Process virtual 'MODIN7_3' ... converted to NODE.
  Information: Process virtual 'MODIN7_4' ... converted to NODE.
  Information: Process virtual 'MODIN7_5' ... converted to NODE.
  Information: Process virtual 'MODIN4_0' ... converted to NODE.
  Information: Process virtual 'MODIN4_1' ... converted to NODE.
  Information: Process virtual 'MODIN4_2' ... converted to NODE.
  Information: Process virtual 'MODIN4_3' ... converted to NODE.
  Information: Process virtual 'MODIN4_4' ... converted to NODE.
  Information: Process virtual 'MODIN4_5' ... converted to NODE.
  Information: Process virtual 'cwide_5' ... converted to NODE.
  Information: Optimizing logic using best output polarity for signals:
         z c_0 c_1 c_2 c_3 MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3
         MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u2
         MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u1
         MODULE_6_g1_a0_g0_u0_ga_g1_ua0 MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3
         MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u2
         MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u1
         MODULE_5_g1_a0_g0_u0_gs_g1_us0 MODIN7_5 MODIN4_5 cmp_vi_ss_MODGEN_2
         cwide_5

  Information: Selected logic optimization OFF for signals:
         cout MODIN7_0.D MODIN7_0.AP MODIN7_0.AR MODIN7_0.LH MODIN7_1.D
         MODIN7_1.AP MODIN7_1.AR MODIN7_1.LH MODIN4_0.D MODIN4_0.AP
         MODIN4_0.AR MODIN4_0.LH MODIN7_2.D MODIN7_2.AP MODIN7_2.AR
         MODIN7_2.LH MODIN7_3.D MODIN7_3.AP MODIN7_3.AR MODIN7_3.LH MODIN7_4.D
         MODIN7_4.AP MODIN7_4.AR MODIN7_4.LH MODIN4_1.D MODIN4_1.AP
         MODIN4_1.AR MODIN4_1.LH MODIN4_2.D MODIN4_2.AP MODIN4_2.AR
         MODIN4_2.LH MODIN4_3.D MODIN4_3.AP MODIN4_3.AR MODIN4_3.LH MODIN4_4.D
         MODIN4_4.AP MODIN4_4.AR MODIN4_4.LH



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     19/JUL/96    [v3.22A] 4 IR x77

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

OPTIMIZATION OPTIONS       (20:50:54)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.
  Information: Selecting D register equation as minimal for signal MODIN7_0
  Information: Selecting D register equation as minimal for signal MODIN7_1
  Information: Selecting D register equation as minimal for signal MODIN4_0
  Information: Selecting D register equation as minimal for signal MODIN7_2
  Information: Selecting D register equation as minimal for signal MODIN7_3
  Information: Selecting D register equation as minimal for signal MODIN7_4
  Information: Selecting D register equation as minimal for signal MODIN4_1
  Information: Selecting D register equation as minimal for signal MODIN4_2
  Information: Selecting D register equation as minimal for signal MODIN4_3
  Information: Selecting D register equation as minimal for signal MODIN4_4
  Information: Latched output MODIN4_4 formed with combinatorial logic.
  Information: Latched output MODIN4_3 formed with combinatorial logic.
  Information: Latched output MODIN4_2 formed with combinatorial logic.
  Information: Latched output MODIN4_1 formed with combinatorial logic.
  Information: Latched output MODIN7_4 formed with combinatorial logic.
  Information: Latched output MODIN7_3 formed with combinatorial logic.
  Information: Latched output MODIN7_2 formed with combinatorial logic.
  Information: Latched output MODIN4_0 formed with combinatorial logic.
  Information: Latched output MODIN7_1 formed with combinatorial logic.
  Information: Latched output MODIN7_0 formed with combinatorial logic.
  Information: Optimizing logic without changing polarity for signals:
         c_3 c_2 c_1 c_0 z cwide_5 MODIN7_5 MODIN4_5
         MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u2
         MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u1
         MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u2
         MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u1
         MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3
         MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3 MODULE_6_g1_a0_g0_u0_ga_g1_ua0
         MODULE_5_g1_a0_g0_u0_gs_g1_us0 cmp_vi_ss_MODGEN_2

  Information: Optimizing logic using best output polarity for signals:
         MODIN4_4 MODIN4_3 MODIN4_2 MODIN4_1 MODIN7_4 MODIN7_3 MODIN7_2
         MODIN4_0 MODIN7_1 MODIN7_0

  Information: Selected logic optimization OFF for signals:
         cout



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     19/JUL/96    [v3.22A] 4 IR x77

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

OPTIMIZATION OPTIONS       (20:50:55)

Messages:
  Information: Sum-Splitting output logic for signal c_0.
  Information: Sum-Splitting output logic for signal c_1.
  Information: Sum-Splitting output logic for signal c_2.
  Information: Sum-Splitting output logic for signal c_3.
  Information: Sum-Splitting output logic for signal cwide_5.
  Information: Sum-Splitting output logic for signal cmp_vi_ss_MODGEN_2.
  Information: Optimizing Banked Preset/Reset requirements.
  Information: Optimizing logic without changing polarity for signals:
         MODIN7_0 MODIN7_1 MODIN4_0 MODIN7_2 MODIN7_3 MODIN7_4 MODIN4_1
         MODIN4_2 MODIN4_3 MODIN4_4 z MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u2
         MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u1
         MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u2
         MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u1 MODIN7_5 MODIN4_5
         MODULE_6_g1_a0_g0_u0_ga_g1_ua0 MODULE_5_g1_a0_g0_u0_gs_g1_us0
         MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3
         MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3

  Information: Optimizing logic using best output polarity for signals:
         S_17 S_16 S_15 S_14 S_13 S_12 S_11 S_10 S_9 S_8 S_7 S_6 S_5 S_4 S_3
         S_2 S_1

  Information: Selected logic optimization OFF for signals:
         cout c_0 c_1 c_2 c_3 cwide_5 cmp_vi_ss_MODGEN_2



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     19/JUL/96    [v3.22A] 4 IR x77

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

OPTIMIZATION OPTIONS       (20:50:55)

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

DESIGN EQUATIONS           (20:50:55)


    /c_3 =
          /S_8.CMB * /S_9.CMB 

    /c_2 =
          /S_5.CMB * /S_6.CMB * /S_7.CMB 

    /c_1 =
          /S_3.CMB * /S_4.CMB 

    /c_0 =
          /S_1.CMB * /S_2.CMB 

    cout =
          /sel_3 * /sel_2 * cwide_5.CMB 

    /z =
          sel_2 * /sel_1 * /b_0 * a_0 * /sel_0 
        + sel_2 * /sel_1 * b_0 * /a_0 * /sel_0 
        + sel_2 * /sel_1 * /b_1 * a_1 * /sel_0 
        + sel_2 * /sel_1 * b_1 * /a_1 * /sel_0 
        + sel_2 * /sel_1 * /b_2 * a_2 * /sel_0 
        + sel_2 * /sel_1 * b_2 * /a_2 * /sel_0 
        + sel_2 * /sel_1 * /b_3 * a_3 * /sel_0 
        + sel_2 * /sel_1 * b_3 * /a_3 * /sel_0 
        + sel_0 * /cmp_vi_ss_MODGEN_2.CMB 
        + /sel_2 * /cmp_vi_ss_MODGEN_2.CMB 
        + sel_3 * sel_1 
        + sel_1 * /cmp_vi_ss_MODGEN_2.CMB 
        + sel_3 * sel_2 

    MODIN4_4 =
          /sel_3 * /sel_2 * a_3 
        + sel_2 * MODIN4_4.CMB 
        + sel_3 * MODIN4_4.CMB 

    MODIN4_3 =
          /sel_3 * /sel_2 * a_2 
        + sel_2 * MODIN4_3.CMB 
        + sel_3 * MODIN4_3.CMB 

    MODIN4_2 =
          /sel_3 * /sel_2 * a_1 
        + sel_2 * MODIN4_2.CMB 
        + sel_3 * MODIN4_2.CMB 

    MODIN4_1 =
          /sel_3 * /sel_2 * a_0 
        + sel_2 * MODIN4_1.CMB 
        + sel_3 * MODIN4_1.CMB 

    MODIN7_4 =
          /sel_3 * /sel_2 * /sel_1 * b_3 
        + sel_1 * MODIN7_4.CMB 
        + sel_2 * MODIN7_4.CMB 
        + sel_3 * MODIN7_4.CMB 

    MODIN7_3 =
          /sel_3 * /sel_2 * /sel_1 * b_2 
        + sel_1 * MODIN7_3.CMB 
        + sel_2 * MODIN7_3.CMB 
        + sel_3 * MODIN7_3.CMB 

    MODIN7_2 =
          /sel_3 * /sel_2 * /sel_1 * b_1 
        + sel_1 * MODIN7_2.CMB 
        + sel_2 * MODIN7_2.CMB 
        + sel_3 * MODIN7_2.CMB 

    MODIN4_0 =
          /sel_3 * /sel_2 * /sel_1 * cin 
        + sel_2 * MODIN4_0.CMB 
        + sel_3 * MODIN4_0.CMB 

    MODIN7_1 =
          /sel_3 * /sel_2 * /sel_1 * b_0 
        + sel_1 * MODIN7_1.CMB 
        + sel_2 * MODIN7_1.CMB 
        + sel_3 * MODIN7_1.CMB 

    MODIN7_0 =
          /sel_3 * /sel_2 * /sel_1 * cin 
        + sel_1 * MODIN7_0.CMB 
        + sel_2 * MODIN7_0.CMB 
        + sel_3 * MODIN7_0.CMB 

    S_17 =
          /sel_3 * /sel_2 * /MODIN4_0.CMB * /MODIN7_1.CMB * MODIN7_0.CMB * 
          /MODIN4_1.CMB * sel_0 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_4.CMB * MODIN4_4.CMB * /sel_0 * 
          /MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_1.CMB * /MODIN7_0.CMB * 
          MODIN4_1.CMB 
        + /sel_3 * /sel_2 * MODIN7_4.CMB * MODIN4_4.CMB * sel_0 * 
          MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * /MODIN7_4.CMB * MODIN4_4.CMB * sel_0 * 
          /MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * MODIN4_0.CMB * MODIN7_1.CMB * /MODIN4_1.CMB * 
          sel_0 
        + /sel_3 * /sel_2 * MODIN7_4.CMB * /MODIN4_4.CMB * /sel_0 * 
          /MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /MODIN7_4.CMB * /MODIN4_4.CMB * /sel_0 * 
          MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /MODIN4_0.CMB * MODIN7_1.CMB * /MODIN4_1.CMB * 
          /sel_0 
        + sel_3 * /sel_2 * /sel_1 * a_2 * sel_0 
        + /sel_2 * sel_1 * MODIN4_1.CMB * /MODIN4_3.CMB * /sel_0 
        + sel_3 * /sel_2 * /sel_1 * a_0 * /sel_0 
        + /sel_3 * sel_2 * sel_1 * b_3 * /sel_0 
        + /sel_3 * sel_2 * sel_1 * b_1 * /sel_0 
        + /sel_3 * /sel_2 * MODIN7_1.CMB * /MODIN7_0.CMB * /MODIN4_1.CMB 
        + /sel_3 * sel_2 * b_1 * a_1 

    S_16 =
          /sel_3 * sel_2 * b_2 * a_2 

    /S_15 =
          /sel_2 * sel_1 * /MODIN4_1.CMB * /MODIN4_2.CMB * /MODIN4_3.CMB * 
          /MODIN4_4.CMB 
        + /sel_2 * sel_1 * /MODIN4_1.CMB * /MODIN4_3.CMB * MODIN4_4.CMB * 
          /sel_0 
        + sel_3 * sel_2 * /MODIN4_1.CMB * /MODIN4_2.CMB * /MODIN4_3.CMB * 
          /MODIN4_4.CMB 
        + /sel_2 * sel_1 * /MODIN4_1.CMB * MODIN4_2.CMB * MODIN4_4.CMB * 
          /sel_0 
        + /sel_3 * sel_2 * /b_0 * /a_3 * /a_2 * /a_1 
        + /sel_3 * sel_2 * /a_3 * /a_0 * /a_2 * /a_1 
        + /sel_3 * /sel_2 * /MODIN4_3.CMB * MODIN4_4.CMB * /sel_0 
        + /sel_3 * /sel_1 * /b_0 * /b_3 * sel_0 
        + /sel_3 * /sel_1 * /b_3 * /a_0 * sel_0 
        + /sel_3 * /sel_2 * MODIN4_2.CMB * MODIN4_4.CMB * /sel_0 
        + /sel_3 * sel_2 * /b_0 * /a_3 * sel_0 
        + /sel_3 * sel_2 * /a_3 * /a_0 * sel_0 
        + /sel_3 * /sel_2 * /MODIN4_2.CMB * /MODIN4_3.CMB * /MODIN4_4.CMB 
        + /sel_2 * /sel_1 * /a_3 * /a_1 
        + /sel_3 * /sel_2 * /sel_1 

    S_14 =
          /sel_3 * /sel_2 * /MODIN7_3.CMB * MODIN4_3.CMB * sel_0 * 
          /MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * MODIN7_2.CMB * MODIN4_2.CMB * sel_0 * 
          MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * MODIN7_2.CMB * MODIN7_3.CMB * /MODIN4_2.CMB * 
          MODIN4_3.CMB 
        + /sel_3 * /sel_2 * /MODIN7_2.CMB * /MODIN4_2.CMB * /sel_0 * 
          MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * MODIN7_3.CMB * MODIN4_2.CMB * /MODIN4_3.CMB * 
          sel_0 
        + /sel_3 * /sel_2 * /MODIN7_2.CMB * /MODIN7_3.CMB * MODIN4_3.CMB * 
          sel_0 
        + /sel_3 * /sel_2 * /MODIN7_3.CMB * MODIN4_2.CMB * /MODIN4_3.CMB * 
          /sel_0 
        + /sel_3 * /sel_2 * /MODIN7_2.CMB * MODIN4_2.CMB * sel_0 * 
          /MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * sel_2 * sel_1 * b_0 * /sel_0 
        + /sel_3 * sel_2 * sel_1 * b_2 * /sel_0 
        + /sel_2 * sel_1 * /MODIN4_1.CMB * MODIN4_4.CMB 
        + /sel_3 * sel_2 * a_0 * /sel_0 
        + /sel_3 * sel_2 * sel_1 * a_1 
        + /sel_3 * sel_2 * sel_1 * a_2 
        + /sel_3 * sel_2 * sel_1 * a_0 
        + /sel_3 * /sel_2 * sel_1 * /MODIN4_1.CMB 

    S_13 =
          /sel_3 * /sel_2 * /sel_1 * /MODIN4_0.CMB * MODIN7_1.CMB * 
          MODIN7_0.CMB * MODIN4_1.CMB * sel_0 
        + /sel_3 * /sel_2 * /sel_1 * MODIN4_0.CMB * MODIN7_1.CMB * 
          MODIN7_0.CMB * MODIN4_1.CMB * /sel_0 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_2.CMB * /MODIN7_3.CMB * 
          /MODIN4_2.CMB * /MODIN4_3.CMB 
        + /sel_3 * /sel_2 * MODIN4_0.CMB * /MODIN7_1.CMB * MODIN7_0.CMB * 
          /MODIN4_1.CMB * /sel_0 
        + /sel_3 * /sel_2 * /MODIN7_3.CMB * /MODIN4_2.CMB * MODIN4_3.CMB * 
          /sel_0 * /MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * MODIN7_3.CMB * /MODIN4_2.CMB * /MODIN4_3.CMB * 
          /sel_0 * /MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_4.CMB * /MODIN4_4.CMB * sel_0 * 
          MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_4.CMB * /MODIN4_4.CMB * sel_0 * 
          /MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_3.CMB * /MODIN4_3.CMB * sel_0 * 
          /MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_2.CMB * /MODIN4_2.CMB * sel_0 * 
          MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_4.CMB * MODIN4_4.CMB * /sel_0 * 
          MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_2.CMB * MODIN4_2.CMB * /sel_0 * 
          MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN4_0.CMB * /MODIN7_1.CMB * 
          MODIN4_1.CMB * sel_0 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_3.CMB * MODIN4_2.CMB * 
          MODIN4_3.CMB * /sel_0 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_2.CMB * MODIN4_2.CMB * /sel_0 * 
          /MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN4_0.CMB * /MODIN7_1.CMB * 
          MODIN4_1.CMB * /sel_0 

    S_12 =
          /sel_3 * /sel_2 * /sel_1 * /MODIN4_4.CMB * /sel_0 * 
          /MODIN4_5.CMB * MODIN7_5.CMB * 
          /MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN4_4.CMB * sel_0 * /MODIN4_5.CMB * 
          MODIN7_5.CMB * /MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN4_4.CMB * /sel_0 * /MODIN4_5.CMB * 
          /MODIN7_5.CMB * MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_4.CMB * MODIN4_4.CMB * sel_0 * 
          /MODIN4_5.CMB * MODIN7_5.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN4_4.CMB * sel_0 * /MODIN4_5.CMB * 
          /MODIN7_5.CMB * MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_4.CMB * /MODIN4_4.CMB * sel_0 * 
          /MODIN4_5.CMB * /MODIN7_5.CMB 
        + /sel_3 * /sel_2 * /MODIN4_4.CMB * /sel_0 * MODIN4_5.CMB * 
          /MODIN7_5.CMB * /MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /MODIN7_4.CMB * /MODIN4_4.CMB * /sel_0 * 
          MODIN4_5.CMB * /MODIN7_5.CMB 
        + /sel_3 * /sel_2 * MODIN4_4.CMB * sel_0 * MODIN4_5.CMB * 
          /MODIN7_5.CMB * /MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * /MODIN7_4.CMB * MODIN4_4.CMB * sel_0 * 
          MODIN4_5.CMB * /MODIN7_5.CMB 
        + /sel_2 * sel_1 * MODIN4_2.CMB * /MODIN4_4.CMB * MODIN4_5.CMB 
        + /sel_2 * sel_1 * /MODIN4_1.CMB * MODIN4_4.CMB * MODIN4_5.CMB 
        + /sel_2 * sel_1 * MODIN4_1.CMB * /MODIN4_3.CMB * MODIN4_5.CMB 
        + /sel_2 * sel_1 * MODIN4_3.CMB * sel_0 * MODIN4_5.CMB 
        + /sel_2 * sel_1 * /MODIN4_2.CMB * /sel_0 * MODIN4_5.CMB 
        + sel_3 * sel_2 * MODIN4_5.CMB 

    S_11 =
          sel_3 * /sel_2 * /sel_1 * cwide_5.CMB 
        + /sel_3 * sel_2 * cwide_5.CMB 
        + sel_3 * sel_1 * MODIN4_5.CMB 

    S_10 =
          /sel_3 * /sel_2 * sel_1 * /MODIN4_1.CMB * /MODIN4_2.CMB * 
          /MODIN4_3.CMB * /MODIN4_4.CMB * sel_0 * /MODIN4_5.CMB 
        + /sel_3 * /sel_2 * sel_1 * MODIN4_1.CMB * MODIN4_2.CMB * 
          MODIN4_3.CMB * MODIN4_4.CMB * /sel_0 * /MODIN4_5.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_4.CMB * MODIN4_4.CMB * 
          MODIN4_5.CMB * MODIN7_5.CMB * 
          MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_4.CMB * MODIN4_4.CMB * 
          MODIN4_5.CMB * /MODIN7_5.CMB * 
          /MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_4.CMB * /MODIN4_4.CMB * 
          MODIN4_5.CMB * /MODIN7_5.CMB * 
          /MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * MODIN7_4.CMB * /MODIN4_4.CMB * /sel_0 * 
          MODIN4_5.CMB * MODIN7_5.CMB * 
          MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_4.CMB * /MODIN4_4.CMB * 
          /MODIN4_5.CMB * /MODIN7_5.CMB * 
          MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_4.CMB * MODIN4_4.CMB * 
          /MODIN4_5.CMB * /MODIN7_5.CMB * 
          MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN4_4.CMB * sel_0 * MODIN4_5.CMB * 
          MODIN7_5.CMB * MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_4.CMB * MODIN4_4.CMB * 
          /MODIN4_5.CMB * MODIN7_5.CMB * 
          /MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_4.CMB * /MODIN4_4.CMB * 
          /MODIN4_5.CMB * MODIN7_5.CMB * 
          /MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_4.CMB * MODIN4_4.CMB * /sel_0 * 
          /MODIN4_5.CMB * /MODIN7_5.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN4_4.CMB * /sel_0 * MODIN4_5.CMB * 
          MODIN7_5.CMB * MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_4.CMB * /MODIN4_4.CMB * sel_0 * 
          MODIN4_5.CMB * MODIN7_5.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_4.CMB * /MODIN4_4.CMB * 
          /sel_0 * /MODIN4_5.CMB * MODIN7_5.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_4.CMB * MODIN4_4.CMB * /sel_0 * 
          MODIN4_5.CMB * MODIN7_5.CMB 

    S_9 =
          /sel_3 * sel_2 * sel_1 * a_0 * sel_0 
        + /sel_3 * sel_2 * sel_1 * b_3 * /sel_0 
        + /sel_3 * sel_2 * /sel_1 * b_3 * a_3 
        + sel_3 * /sel_2 * /sel_1 * a_3 
        + /sel_3 * sel_2 * a_3 * /sel_0 

    S_8 =
          /sel_3 * /sel_2 * sel_1 * /MODIN4_1.CMB * /MODIN4_2.CMB * 
          /MODIN4_3.CMB * /MODIN4_4.CMB * sel_0 
        + /sel_3 * /sel_2 * sel_1 * MODIN4_1.CMB * MODIN4_2.CMB * 
          MODIN4_3.CMB * /MODIN4_4.CMB * /sel_0 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_4.CMB * /MODIN4_4.CMB * /sel_0 * 
          /MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_4.CMB * /MODIN4_4.CMB * 
          /sel_0 * MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_4.CMB * /MODIN4_4.CMB * sel_0 * 
          /MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_4.CMB * /MODIN4_4.CMB * sel_0 * 
          MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_4.CMB * MODIN4_4.CMB * /sel_0 * 
          /MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_4.CMB * MODIN4_4.CMB * /sel_0 * 
          MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_4.CMB * MODIN4_4.CMB * sel_0 * 
          /MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_4.CMB * MODIN4_4.CMB * sel_0 * 
          MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3.CMB 
        + /sel_2 * sel_1 * /MODIN4_3.CMB * MODIN4_4.CMB * /sel_0 
        + /sel_2 * sel_1 * /MODIN4_1.CMB * MODIN4_3.CMB * MODIN4_4.CMB 
        + /sel_2 * sel_1 * MODIN4_1.CMB * /MODIN4_2.CMB * MODIN4_4.CMB 
        + /sel_2 * sel_1 * MODIN4_2.CMB * MODIN4_4.CMB * sel_0 
        + sel_3 * sel_2 * MODIN4_4.CMB 
        + sel_3 * sel_1 * MODIN4_4.CMB 

    S_7 =
          /sel_3 * /sel_2 * /sel_1 * /MODIN7_2.CMB * MODIN7_3.CMB * 
          /MODIN4_2.CMB * /MODIN4_3.CMB * /sel_0 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_2.CMB * MODIN7_3.CMB * 
          MODIN4_2.CMB * /MODIN4_3.CMB * sel_0 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_2.CMB * /MODIN7_3.CMB * 
          MODIN4_2.CMB * /MODIN4_3.CMB * /sel_0 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_3.CMB * MODIN4_2.CMB * 
          MODIN4_3.CMB * /sel_0 * MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * sel_1 * /MODIN4_1.CMB * /MODIN4_2.CMB * 
          /MODIN4_3.CMB * sel_0 
        + /sel_3 * /sel_2 * sel_1 * MODIN4_1.CMB * MODIN4_2.CMB * 
          /MODIN4_3.CMB * /sel_0 
        + /sel_3 * /sel_2 * /MODIN7_3.CMB * /MODIN4_2.CMB * MODIN4_3.CMB * 
          /sel_0 * /MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * /MODIN7_3.CMB * MODIN4_2.CMB * MODIN4_3.CMB * 
          sel_0 * /MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * /MODIN7_2.CMB * /MODIN7_3.CMB * /MODIN4_2.CMB * 
          MODIN4_3.CMB * /sel_0 
        + /sel_3 * /sel_2 * /MODIN7_2.CMB * /MODIN7_3.CMB * MODIN4_2.CMB * 
          MODIN4_3.CMB * sel_0 
        + /sel_2 * sel_1 * MODIN4_1.CMB * /MODIN4_2.CMB * MODIN4_3.CMB 
        + /sel_2 * sel_1 * MODIN4_2.CMB * MODIN4_3.CMB * sel_0 
        + /sel_2 * sel_1 * /MODIN4_1.CMB * MODIN4_3.CMB * /sel_0 
        + sel_3 * /sel_2 * /sel_1 * a_3 * sel_0 
        + sel_3 * /sel_2 * /sel_1 * a_1 * /sel_0 
        + sel_3 * sel_2 * MODIN4_3.CMB 

    S_6 =
          /sel_3 * sel_2 * /sel_1 * b_2 * a_2 
        + /sel_3 * sel_2 * sel_1 * a_3 * sel_0 
        + /sel_3 * sel_2 * sel_1 * b_2 * /sel_0 
        + /sel_3 * sel_2 * a_2 * /sel_0 
        + sel_3 * sel_1 * MODIN4_3.CMB 

    S_5 =
          /sel_3 * /sel_2 * /sel_1 * MODIN7_2.CMB * /MODIN7_3.CMB * 
          /MODIN4_2.CMB * /MODIN4_3.CMB * 
          MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * MODIN7_2.CMB * MODIN7_3.CMB * /MODIN4_2.CMB * 
          MODIN4_3.CMB * /sel_0 * MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * MODIN7_2.CMB * MODIN7_3.CMB * MODIN4_2.CMB * 
          MODIN4_3.CMB * sel_0 * MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_2.CMB * /MODIN7_3.CMB * 
          MODIN4_2.CMB * MODIN4_3.CMB * 
          /MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_3.CMB * MODIN4_2.CMB * 
          /MODIN4_3.CMB * /sel_0 * MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_2.CMB * /MODIN7_3.CMB * 
          /MODIN4_2.CMB * MODIN4_3.CMB * 
          /MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_2.CMB * MODIN7_3.CMB * 
          MODIN4_2.CMB * /MODIN4_3.CMB * 
          /MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_2.CMB * /MODIN7_3.CMB * 
          MODIN4_2.CMB * /MODIN4_3.CMB * 
          MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_3.CMB * /MODIN4_2.CMB * 
          /MODIN4_3.CMB * /sel_0 * /MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_2.CMB * MODIN7_3.CMB * 
          /MODIN4_2.CMB * /MODIN4_3.CMB * 
          /MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_3.CMB * MODIN4_2.CMB * 
          /MODIN4_3.CMB * sel_0 * /MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_2.CMB * MODIN7_3.CMB * 
          MODIN4_2.CMB * MODIN4_3.CMB * /sel_0 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_3.CMB * /MODIN4_2.CMB * 
          /MODIN4_3.CMB * sel_0 * MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_3.CMB * /MODIN4_2.CMB * 
          MODIN4_3.CMB * sel_0 * MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_2.CMB * /MODIN7_3.CMB * 
          /MODIN4_2.CMB * /MODIN4_3.CMB * sel_0 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_2.CMB * MODIN7_3.CMB * 
          /MODIN4_2.CMB * MODIN4_3.CMB * sel_0 

    S_4 =
          sel_3 * /sel_2 * /sel_1 * a_2 * sel_0 
        + sel_3 * /sel_2 * /sel_1 * a_0 * /sel_0 
        + /sel_3 * sel_2 * sel_1 * a_2 * sel_0 
        + /sel_3 * sel_2 * /sel_1 * b_1 * a_1 
        + /sel_3 * sel_2 * sel_1 * b_1 * /sel_0 
        + /sel_3 * sel_2 * a_1 * /sel_0 

    S_3 =
          /sel_3 * /sel_2 * /sel_1 * MODIN7_2.CMB * /MODIN4_2.CMB * /sel_0 * 
          /MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_2.CMB * /MODIN4_2.CMB * 
          /sel_0 * MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_2.CMB * /MODIN4_2.CMB * sel_0 * 
          /MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_2.CMB * /MODIN4_2.CMB * sel_0 * 
          MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_2.CMB * MODIN4_2.CMB * /sel_0 * 
          /MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_2.CMB * MODIN4_2.CMB * /sel_0 * 
          MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_2.CMB * MODIN4_2.CMB * sel_0 * 
          /MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * /sel_1 * MODIN7_2.CMB * MODIN4_2.CMB * sel_0 * 
          MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB 
        + /sel_3 * /sel_2 * sel_1 * /MODIN4_1.CMB * /MODIN4_2.CMB * sel_0 
        + /sel_3 * /sel_2 * sel_1 * MODIN4_1.CMB * /MODIN4_2.CMB * /sel_0 
        + /sel_2 * sel_1 * /MODIN4_1.CMB * MODIN4_2.CMB * /sel_0 
        + /sel_2 * sel_1 * MODIN4_1.CMB * MODIN4_2.CMB * sel_0 
        + sel_3 * sel_2 * MODIN4_2.CMB 
        + sel_3 * sel_1 * MODIN4_2.CMB 

    S_2 =
          /sel_3 * sel_2 * sel_1 * b_0 * /sel_0 
        + /sel_3 * sel_2 * /sel_1 * b_0 * a_0 
        + /sel_3 * sel_2 * a_0 * /sel_0 

    S_1 =
          /sel_3 * /sel_2 * /sel_1 * MODIN4_0.CMB * MODIN7_1.CMB * 
          MODIN7_0.CMB * MODIN4_1.CMB * /sel_0 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN4_0.CMB * MODIN7_1.CMB * 
          MODIN7_0.CMB * MODIN4_1.CMB * sel_0 
        + /sel_3 * /sel_2 * MODIN4_0.CMB * /MODIN7_1.CMB * MODIN7_0.CMB * 
          /MODIN4_1.CMB * /sel_0 
        + /sel_3 * /sel_2 * /MODIN4_0.CMB * /MODIN7_1.CMB * MODIN7_0.CMB * 
          /MODIN4_1.CMB * sel_0 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN4_0.CMB * /MODIN7_1.CMB * 
          MODIN4_1.CMB * /sel_0 
        + /sel_3 * /sel_2 * /sel_1 * MODIN4_0.CMB * /MODIN7_1.CMB * 
          MODIN4_1.CMB * sel_0 
        + /sel_3 * /sel_2 * /MODIN4_0.CMB * MODIN7_1.CMB * /MODIN4_1.CMB * 
          /sel_0 
        + /sel_3 * /sel_2 * /sel_1 * /MODIN7_1.CMB * /MODIN7_0.CMB * 
          MODIN4_1.CMB 
        + /sel_3 * /sel_2 * MODIN4_0.CMB * MODIN7_1.CMB * /MODIN4_1.CMB * 
          sel_0 
        + /sel_3 * sel_2 * sel_1 * a_1 * sel_0 
        + sel_3 * /sel_2 * /sel_1 * a_1 * sel_0 
        + /sel_3 * /sel_2 * MODIN7_1.CMB * /MODIN7_0.CMB * /MODIN4_1.CMB 
        + /sel_3 * /sel_2 * sel_1 * /MODIN4_1.CMB 
        + sel_3 * sel_2 * MODIN4_1.CMB 
        + sel_3 * sel_1 * MODIN4_1.CMB 

    /cwide_5 =
          /S_10.CMB * /S_11.CMB * /S_12.CMB 

    MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3 =
          MODULE_6_g1_a0_g0_u0_ga_g1_ua0.CMB * 
          MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u2.CMB 
        + MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u1.CMB 

    MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3 =
          MODULE_5_g1_a0_g0_u0_gs_g1_us0.CMB * 
          MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u2.CMB 
        + MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u1.CMB 

    /MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u2 =
          /MODIN7_3.CMB * MODIN4_3.CMB 
        + /MODIN7_2.CMB * MODIN4_2.CMB 

    MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u1 =
          MODIN7_2.CMB * MODIN7_3.CMB * /MODIN4_2.CMB 
        + MODIN7_2.CMB * /MODIN4_2.CMB * /MODIN4_3.CMB 
        + MODIN7_3.CMB * /MODIN4_3.CMB 

    /MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u2 =
          /MODIN7_3.CMB * /MODIN4_3.CMB 
        + /MODIN7_2.CMB * /MODIN4_2.CMB 

    MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u1 =
          MODIN7_2.CMB * MODIN7_3.CMB * MODIN4_2.CMB 
        + MODIN7_2.CMB * MODIN4_2.CMB * MODIN4_3.CMB 
        + MODIN7_3.CMB * MODIN4_3.CMB 

    MODULE_6_g1_a0_g0_u0_ga_g1_ua0 =
          MODIN4_0.CMB * MODIN7_1.CMB * MODIN7_0.CMB 
        + MODIN4_0.CMB * MODIN7_0.CMB * MODIN4_1.CMB 
        + MODIN7_1.CMB * MODIN4_1.CMB 

    MODULE_5_g1_a0_g0_u0_gs_g1_us0 =
          /MODIN4_0.CMB * MODIN7_1.CMB * MODIN7_0.CMB 
        + /MODIN4_0.CMB * MODIN7_0.CMB * /MODIN4_1.CMB 
        + MODIN7_1.CMB * /MODIN4_1.CMB 

    /MODIN7_5 =
          /sel_3 * /sel_2 * /sel_1 
        + /MODIN7_5.CMB 

    MODIN4_5 =
          sel_2 * MODIN4_5.CMB 
        + sel_3 * MODIN4_5.CMB 

    cmp_vi_ss_MODGEN_2 =
          /S_13.CMB * /S_14.CMB * /S_15.CMB * /S_16.CMB * /S_17.CMB 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

DESIGN RULE CHECK          (20:50:56)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

PARTITION LOGIC            (20:50:56)

Messages:
  Information: Checking design is strictly SYNCHRONOUS.
  Information: Initializing Logic Block structures.
  Information: Forming input seeds.
  Information: Checking for duplicate NODE logic.
  Information: Forming input seeds.
  Information: Assigning fixed logic to Logic Blocks.
  Information: Separating output logic set to GND/VCC.
  Information: Processing banked global preset, reset and output enable.
  Information: Validating Logic Block's with pre-placed signals.
  Information: Assigning initializing equations to empty Logic Blocks.
  Information: Separating output combinatorial logic.
  Information: Separating disjoint output logic.
  Information: Compacting Logic Block interconnect.
  .+.+.............................
  Information: Separating disjoint output logic.
  Information: Assigning floating outputs to Logic Blocks.
  Information: Assigning floating outputs to Logic Blocks.
  Information: Assigning floating inputs to Logic Blocks.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

DESIGN SIGNAL PLACEMENT    (20:50:57)

Messages:
  Information: Fitting signals to Logic Block A.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block B.
  Information: Fitting signals to Logic Block C.
  Information: Assigning Signals to Macrocells.
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block D.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block E.
  Information: Fitting signals to Logic Block F.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block G.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ..+.+...+............+.+.............................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Fitting signals to Logic Block H.
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ..+.+...+............+.+.............................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ..+..............................
  Information: Assigning Product Terms to Allocator
  Information: Assigning Signals to Macrocells.
  Information: Improving Macrocell Assignment
  ................
  Information: Assigning Product Terms to Allocator
  Information: Routing signals to Logic Blocks.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK A PLACEMENT   (20:50:57)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(cmp_vi_ss_MODGEN_2)
++X+++++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |c_1
..........................X+++++++++++++++......................................
| 7 |c_3
..............................X+++++++++++++++..................................
| 8 |c_0
..................................X+++++++++++++++..............................
| 9 |c_2
......................................X+++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(cwide_5)
................................................................++X+++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  6 
Total count of unique Product Terms  =  6 
Total Product Terms to be assigned   =  6 
Max Product Terms used / available   =   6 /  80   = 7.51 %


Control Signals for Logic Block A
---------------------------------
CLK pin  19 : <not used>
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : <not used>
RESET       : <not used>
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block A
                 ____________________________________________
                 |   |* not used:161                    |   |                 
                 |   |* not used:162                    |   |                 
                 |   |= >S_12.CMB                       |   |                 
                 |   |= >S_17.CMB                       |   |                 
                 |   |= >S_16.CMB                       |143|= (cmp_vi_ss_MODGEN_2) 
                 |   |= >S_1.CMB                        |   |                 
                 |   |= >S_5.CMB                        |144|* not used       
                 |   |= >S_10.CMB                       |   |                 
                 |   |= >S_3.CMB                        |145|* not used       
                 |   |* not used:170                    |   |                 
                 |   |= >S_14.CMB                       |146|* not used       
                 |   |= >S_13.CMB                       |   |                 
                 |   |= >S_6.CMB                        |147|* not used       
                 |   |* not used:174                    |   |                 
                 |   |= >S_8.CMB                        |148|* not used       
                 |   |= >S_11.CMB                       |   |                 
                 |   |* not used:177                    |149|= c_1            
                 |   |= >S_7.CMB                        |   |                 
                 |   |* not used:179                    |150|= c_3            
                 |   |* not used:180                    |   |                 
                 |   |= >S_15.CMB                       |152|= c_0            
                 |   |* not used:182                    |   |                 
                 |   |= >S_4.CMB                        |153|= c_2            
                 |   |= >S_2.CMB                        |   |                 
                 |   |* not used:185                    |154|* not used       
                 |   |= >S_9.CMB                        |   |                 
                 |   |* not used:187                    |155|* not used       
                 |   |* not used:188                    |   |                 
                 |   |* not used:189                    |156|* not used       
                 |   |* not used:190                    |   |                 
                 |   |* not used:191                    |157|* not used       
                 |   |* not used:192                    |   |                 
                 |   |* not used:193                    |158|* not used       
                 |   |* not used:194                    |   |                 
                 |   |* not used:195                    |159|= (cwide_5)      
                 |   |* not used:196                    |   |                 
                 |   |* not used:197                    |   |                 
                 |   |* not used:198                    |   |                 
                 |   |* not used:199                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    6  |   16  |
                 | PIM Input Connects |   17  |   36  |
                 ______________________________________
                                          23  /   52   = 44  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK B PLACEMENT   (20:50:57)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |UNUSED
++++++++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |UNUSED
..........................++++++++++++++++......................................
| 7 |UNUSED
..............................++++++++++++++++..................................
| 8 |UNUSED
..................................++++++++++++++++..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |[i/p]
..........................................................++++++++++++++++......
|15 |[i/p]
................................................................++++++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  0 
Total count of unique Product Terms  =  0 
Total Product Terms to be assigned   =  0 
Max Product Terms used / available   =   0 /  80   = 0.0  %


Control Signals for Logic Block B
---------------------------------
CLK pin  19 : <not used>
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : <not used>
RESET       : <not used>
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block B
                 ____________________________________________
                 |   |* not used:200                    |   |                 
                 |   |* not used:201                    |   |                 
                 |   |* not used:202                    |   |                 
                 |   |* not used:203                    |   |                 
                 |   |* not used:204                    |  2|* not used       
                 |   |* not used:205                    |   |                 
                 |   |* not used:206                    |  3|* not used       
                 |   |* not used:207                    |   |                 
                 |   |* not used:208                    |  4|* not used       
                 |   |* not used:209                    |   |                 
                 |   |* not used:210                    |  5|* not used       
                 |   |* not used:211                    |   |                 
                 |   |* not used:212                    |  6|* not used       
                 |   |* not used:213                    |   |                 
                 |   |* not used:214                    |  7|* not used       
                 |   |* not used:215                    |   |                 
                 |   |* not used:216                    |  8|* not used       
                 |   |* not used:217                    |   |                 
                 |   |* not used:218                    |  9|* not used       
                 |   |* not used:219                    |   |                 
                 |   |* not used:220                    | 11|* not used       
                 |   |* not used:221                    |   |                 
                 |   |* not used:222                    | 12|* not used       
                 |   |* not used:223                    |   |                 
                 |   |* not used:224                    | 13|* not used       
                 |   |* not used:225                    |   |                 
                 |   |* not used:226                    | 14|* not used       
                 |   |* not used:227                    |   |                 
                 |   |* not used:228                    | 15|* not used       
                 |   |* not used:229                    |   |                 
                 |   |* not used:230                    | 16|* not used       
                 |   |* not used:231                    |   |                 
                 |   |* not used:232                    | 17|= sel_2          
                 |   |* not used:233                    |   |                 
                 |   |* not used:234                    | 18|= b_1            
                 |   |* not used:235                    |   |                 
                 |   |* not used:236                    |   |                 
                 |   |* not used:237                    |   |                 
                 |   |* not used:238                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    2  |   16  |
                 | PIM Input Connects |    0  |   36  |
                 ______________________________________
                                           2  /   52   = 3   %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK C PLACEMENT   (20:50:57)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3)
XX++++++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |UNUSED
..........................++++++++++++++++......................................
| 7 |UNUSED
..............................++++++++++++++++..................................
| 8 |UNUSED
..................................++++++++++++++++..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |[i/p]
......................................................++++++++++++++++..........
|14 |[i/p]
..........................................................++++++++++++++++......
|15 |(MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3)
................................................................XX++++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  2 
Total count of unique Product Terms  =  4 
Total Product Terms to be assigned   =  4 
Max Product Terms used / available   =   4 /  80   = 5.1  %


Control Signals for Logic Block C
---------------------------------
CLK pin  19 : <not used>
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : <not used>
RESET       : <not used>
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block C
                 ____________________________________________
                 |   |* not used:239                    |   |                 
                 |   |* not used:240                    |   |                 
                 |   |* not used:241                    |   |                 
                 |   |= >MODULE_6_g1..                  |   |                 
                 |   |* not used:243                    | 23|= (MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3) 
                 |   |= >MODULE_5_g1..                  |   |                 
                 |   |* not used:245                    | 24|* not used       
                 |   |= >MODULE_6_g1..                  |   |                 
                 |   |* not used:247                    | 25|* not used       
                 |   |= >MODULE_5_g1..                  |   |                 
                 |   |* not used:249                    | 26|* not used       
                 |   |* not used:250                    |   |                 
                 |   |= >MODULE_6_g1..                  | 27|* not used       
                 |   |* not used:252                    |   |                 
                 |   |* not used:253                    | 28|* not used       
                 |   |= >MODULE_5_g1..                  |   |                 
                 |   |* not used:255                    | 29|* not used       
                 |   |* not used:256                    |   |                 
                 |   |* not used:257                    | 30|* not used       
                 |   |* not used:258                    |   |                 
                 |   |* not used:259                    | 32|* not used       
                 |   |* not used:260                    |   |                 
                 |   |* not used:261                    | 33|* not used       
                 |   |* not used:262                    |   |                 
                 |   |* not used:263                    | 34|* not used       
                 |   |* not used:264                    |   |                 
                 |   |* not used:265                    | 35|* not used       
                 |   |* not used:266                    |   |                 
                 |   |* not used:267                    | 36|* not used       
                 |   |* not used:268                    |   |                 
                 |   |* not used:269                    | 37|= sel_3          
                 |   |* not used:270                    |   |                 
                 |   |* not used:271                    | 38|= a_3            
                 |   |* not used:272                    |   |                 
                 |   |* not used:273                    | 39|= (MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3) 
                 |   |* not used:274                    |   |                 
                 |   |* not used:275                    |   |                 
                 |   |* not used:276                    |   |                 
                 |   |* not used:277                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    4  |   16  |
                 | PIM Input Connects |    6  |   36  |
                 ______________________________________
                                          10  /   52   = 19  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK D PLACEMENT   (20:50:57)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u1)
XXX+++++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |(MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u2)
......................XX++++++++++++++..........................................
| 6 |(MODULE_5_g1_a0_g0_u0_gs_g1_us0)
..........................XXX+++++++++++++......................................
| 7 |(MODIN4_1)
..............................XXX+++++++++++++..................................
| 8 |(MODULE_6_g1_a0_g0_u0_ga_g1_ua0)
..................................XX+++X++++++++++..............................
| 9 |(MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u1)
......................................X+XX++++++++++++..........................
|10 |(MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u2)
..........................................XX++++++++++++++......................
|11 |cout
..............................................X+++++++++++++++..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |(S_11)
................................................................XXX+++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  9 
Total count of unique Product Terms  =  23 
Total Product Terms to be assigned   =  23 
Max Product Terms used / available   =  23 /  80   = 28.76 %


Control Signals for Logic Block D
---------------------------------
CLK pin  19 : <not used>
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : <not used>
RESET       : <not used>
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block D
                 ____________________________________________
                 |   |= >MODIN7_2.CMB                   |   |                 
                 |   |= >sel_1                          |   |                 
                 |   |* not used:280                    |   |                 
                 |   |* not used:281                    |   |                 
                 |   |= >a_0                            | 42|= (MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u1) 
                 |   |= >MODIN4_3.CMB                   |   |                 
                 |   |* not used:284                    | 43|* not used       
                 |   |= >MODIN7_0.CMB                   |   |                 
                 |   |* not used:286                    | 44|* not used       
                 |   |* not used:287                    |   |                 
                 |   |= >MODIN7_1.CMB                   | 45|* not used       
                 |   |= >MODIN4_0.CMB                   |   |                 
                 |   |= >MODIN4_5.CMB                   | 46|* not used       
                 |   |= >MODIN7_3.CMB                   |   |                 
                 |   |> not used:292                    | 47|= (MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u2) 
                 |   |> not used:293                    |   |                 
                 |   |> not used:294                    | 48|= (MODULE_5_g1_a0_g0_u0_gs_g1_us0) 
                 |   |= >MODIN4_1.CMB                   |   |                 
                 |   |= >sel_3                          | 49|= (MODIN4_1)     
                 |   |> not used:297                    |   |                 
                 |   |= >cwide_5.CMB                    | 51|= (MODULE_6_g1_a0_g0_u0_ga_g1_ua0) 
                 |   |> not used:299                    |   |                 
                 |   |> not used:300                    | 52|= (MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u1) 
                 |   |> not used:301                    |   |                 
                 |   |> not used:302                    | 53|= (MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u2) 
                 |   |= >sel_2                          |   |                 
                 |   |> not used:304                    | 54|= cout           
                 |   |= >MODIN4_2.CMB                   |   |                 
                 |   |> not used:306                    | 55|* not used       
                 |   |> not used:307                    |   |                 
                 |   |> not used:308                    | 56|* not used       
                 |   |> not used:309                    |   |                 
                 |   |> not used:310                    | 57|* not used       
                 |   |> not used:311                    |   |                 
                 |   |> not used:312                    | 58|= (S_11)         
                 |   |> not used:313                    |   |                 
                 |   |> not used:314                    |   |                 
                 |   |> not used:315                    |   |                 
                 |   |> not used:316                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    9  |   16  |
                 | PIM Input Connects |   14  |   36  |
                 ______________________________________
                                          23  /   52   = 44  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK E PLACEMENT   (20:50:57)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |UNUSED
++++++++++++++++................................................................
| 1 |UNUSED
......++++++++++++++++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |UNUSED
..........................++++++++++++++++......................................
| 7 |UNUSED
..............................++++++++++++++++..................................
| 8 |UNUSED
..................................++++++++++++++++..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |UNUSED
..........................................................++++++++++++++++......
|15 |[i/p]
................................................................++++++++++++++++
________________________________________________________________________________

Total count of outputs placed        =  0 
Total count of unique Product Terms  =  0 
Total Product Terms to be assigned   =  0 
Max Product Terms used / available   =   0 /  80   = 0.0  %


Control Signals for Logic Block E
---------------------------------
CLK pin  19 : <not used>
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : <not used>
RESET       : <not used>
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block E
                 ____________________________________________
                 |   |> not used:317                    |   |                 
                 |   |> not used:318                    |   |                 
                 |   |> not used:319                    |   |                 
                 |   |> not used:320                    |   |                 
                 |   |> not used:321                    | 63|* not used       
                 |   |> not used:322                    |   |                 
                 |   |> not used:323                    | 64|* not used       
                 |   |> not used:324                    |   |                 
                 |   |> not used:325                    | 65|* not used       
                 |   |> not used:326                    |   |                 
                 |   |> not used:327                    | 66|* not used       
                 |   |> not used:328                    |   |                 
                 |   |> not used:329                    | 67|* not used       
                 |   |> not used:330                    |   |                 
                 |   |> not used:331                    | 68|* not used       
                 |   |> not used:332                    |   |                 
                 |   |> not used:333                    | 69|* not used       
                 |   |> not used:334                    |   |                 
                 |   |> not used:335                    | 70|* not used       
                 |   |> not used:336                    |   |                 
                 |   |> not used:337                    | 72|* not used       
                 |   |> not used:338                    |   |                 
                 |   |> not used:339                    | 73|* not used       
                 |   |> not used:340                    |   |                 
                 |   |> not used:341                    | 74|* not used       
                 |   |> not used:342                    |   |                 
                 |   |> not used:343                    | 75|* not used       
                 |   |> not used:344                    |   |                 
                 |   |> not used:345                    | 76|* not used       
                 |   |> not used:346                    |   |                 
                 |   |> not used:347                    | 77|* not used       
                 |   |> not used:348                    |   |                 
                 |   |> not used:349                    | 78|* not used       
                 |   |> not used:350                    |   |                 
                 |   |> not used:351                    | 79|= b_2            
                 |   |> not used:352                    |   |                 
                 |   |> not used:353                    |   |                 
                 |   |> not used:354                    |   |                 
                 |   |> not used:355                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    1  |   16  |
                 | PIM Input Connects |    0  |   36  |
                 ______________________________________
                                           1  /   52   = 1   %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK F PLACEMENT   (20:50:57)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(S_8)
XXXXXXXXXXXXXXXX................................................................
| 1 |(S_16)
......++++++++++++X+++..........................................................
| 2 |(MODIN4_3)
..........++++++XX+X++++++......................................................
| 3 |(MODIN4_0)
..............++++++XXX+++++++..................................................
| 4 |(MODIN7_0)
..................++++XXXX++++++++..............................................
| 5 |(MODIN7_2)
......................++++XXXX++++++++..........................................
| 6 |(MODIN7_4)
..........................++++++XX++XX++++......................................
| 7 |(S_9)
..............................XX++X+++++XX++++..................................
| 8 |(S_4)
..................................+X++XX++X+XX++++..............................
| 9 |(S_6)
......................................+++++X++XXXX++++..........................
|10 |(MODIN7_3)
..........................................++++++++XXXX++++......................
|11 |(MODIN7_1)
..............................................++++++++XXXX++++..................
|12 |(MODIN4_4)
..................................................++++++++XX++X+++..............
|13 |(MODIN4_2)
......................................................++++++XX+X++++++..........
|14 |[i/p]
..........................................................++++++++++++++++......
|15 |(S_1)
................................................................XXXXXXXXXXXXXXX+
________________________________________________________________________________

Total count of outputs placed        =  15 
Total count of unique Product Terms  =  79 
Total Product Terms to be assigned   =  80 
Max Product Terms used / available   =  79 /  80   = 98.76 %


Control Signals for Logic Block F
---------------------------------
CLK pin  19 : <not used>
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : <not used>
RESET       : <not used>
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block F
                 ____________________________________________
                 |   |= >b_2                            |   |                 
                 |   |= >MODIN4_3.CMB                   |   |                 
                 |   |= >a_0                            |   |                 
                 |   |= >a_2                            |   |                 
                 |   |= >a_3                            | 82|= (S_8)          
                 |   |= >MODIN7_4.CMB                   |   |                 
                 |   |= >cin                            | 83|= (S_16)         
                 |   |= >sel_0                          |   |                 
                 |   |= >MODULE_5_g1..                  | 84|= (MODIN4_3)     
                 |   |= >MODIN4_2.CMB                   |   |                 
                 |   |> not used:366                    | 85|= (MODIN4_0)     
                 |   |= >sel_3                          |   |                 
                 |   |= >MODULE_6_g1..                  | 86|= (MODIN7_0)     
                 |   |= >MODIN7_0.CMB                   |   |                 
                 |   |= >MODIN4_4.CMB                   | 87|= (MODIN7_2)     
                 |   |= >b_3                            |   |                 
                 |   |> not used:372                    | 88|= (MODIN7_4)     
                 |   |> not used:373                    |   |                 
                 |   |= >MODIN4_1.CMB                   | 89|= (S_9)          
                 |   |> not used:375                    |   |                 
                 |   |= >MODIN4_0.CMB                   | 91|= (S_4)          
                 |   |= >MODIN7_1.CMB                   |   |                 
                 |   |= >MODIN7_2.CMB                   | 92|= (S_6)          
                 |   |> not used:379                    |   |                 
                 |   |> not used:380                    | 93|= (MODIN7_3)     
                 |   |= >MODIN7_3.CMB                   |   |                 
                 |   |> not used:382                    | 94|= (MODIN7_1)     
                 |   |= >b_0                            |   |                 
                 |   |= >b_1                            | 95|= (MODIN4_4)     
                 |   |= >sel_2                          |   |                 
                 |   |> not used:386                    | 96|= (MODIN4_2)     
                 |   |= >sel_1                          |   |                 
                 |   |> not used:388                    | 97|= b_3            
                 |   |> not used:389                    |   |                 
                 |   |> not used:390                    | 98|= (S_1)          
                 |   |> not used:391                    |   |                 
                 |   |= >a_1                            |   |                 
                 |   |> not used:393                    |   |                 
                 |   |> not used:394                    |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |   16  |   16  |
                 | PIM Input Connects |   25  |   36  |
                 ______________________________________
                                          41  /   52   = 78  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK G PLACEMENT   (20:50:57)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(S_10)
XXXXXXXXXXXXXXXX................................................................
| 1 |(MODIN7_5)
......++++++++++++XX++..........................................................
| 2 |(MODIN4_5)
..........++++++XX++++++++......................................................
| 3 |UNUSED
..............++++++++++++++++..................................................
| 4 |(S_15)
..................X+XXXXXXXXXXXXXX..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |UNUSED
..........................++++++++++++++++......................................
| 7 |UNUSED
..............................++++++++++++++++..................................
| 8 |(S_12)
..................................XXXXXXXXXXXXXXXX..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |UNUSED
..............................................++++++++++++++++..................
|12 |(S_5)
..................................................XXXXXXXXXXXXXXXX..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |[i/p]
..........................................................++++++++++++++++......
|15 |(S_3)
................................................................++XXXXXXXXXXXXXX
________________________________________________________________________________

Total count of outputs placed        =  7 
Total count of unique Product Terms  =  80 
Total Product Terms to be assigned   =  81 
Max Product Terms used / available   =  80 /  80   = 100.0  %


Control Signals for Logic Block G
---------------------------------
CLK pin  19 : <not used>
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : <not used>
RESET       : <not used>
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block G
                 ____________________________________________
                 |   |= >a_3                            |   |                 
                 |   |= >a_2                            |   |                 
                 |   |= >MODIN7_3.CMB                   |   |                 
                 |   |> not used:398                    |   |                 
                 |   |= >sel_0                          |103|= (S_10)         
                 |   |= >a_1                            |   |                 
                 |   |= >MODIN4_2.CMB                   |104|= (MODIN7_5)     
                 |   |> not used:402                    |   |                 
                 |   |> not used:403                    |105|= (MODIN4_5)     
                 |   |= >sel_3                          |   |                 
                 |   |= >MODIN4_5.CMB                   |106|* not used       
                 |   |= >sel_1                          |   |                 
                 |   |= >b_0                            |107|= (S_15)         
                 |   |= >MODULE_5_g1..                  |   |                 
                 |   |= >b_3                            |108|* not used       
                 |   |= >MODULE_6_g1..                  |   |                 
                 |   |= >MODIN7_2.CMB                   |109|* not used       
                 |   |> not used:412                    |   |                 
                 |   |> not used:413                    |110|* not used       
                 |   |= >MODIN4_1.CMB                   |   |                 
                 |   |= >MODIN4_3.CMB                   |112|= (S_12)         
                 |   |> not used:416                    |   |                 
                 |   |> not used:417                    |113|* not used       
                 |   |= >a_0                            |   |                 
                 |   |= >sel_2                          |114|* not used       
                 |   |= >MODULE_5_g1..                  |   |                 
                 |   |> not used:421                    |115|* not used       
                 |   |> not used:422                    |   |                 
                 |   |> not used:423                    |116|= (S_5)          
                 |   |> not used:424                    |   |                 
                 |   |> not used:425                    |117|* not used       
                 |   |> not used:426                    |   |                 
                 |   |> not used:427                    |118|= b_0            
                 |   |= >MODULE_6_g1..                  |   |                 
                 |   |= >MODIN7_4.CMB                   |119|= (S_3)          
                 |   |= >MODIN4_4.CMB                   |   |                 
                 |   |> not used:431                    |   |                 
                 |   |> not used:432                    |   |                 
                 |   |= >MODIN7_5.CMB                   |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    8  |   16  |
                 | PIM Input Connects |   23  |   36  |
                 ______________________________________
                                          31  /   52   = 59  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

LOGIC BLOCK H PLACEMENT   (20:50:57)

Messages:


________________________________________________________________________________
          1111111111222222222233333333334444444444555555555566666666667777777777
01234567890123456789012345678901234567890123456789012345678901234567890123456789
________________________________________________________________________________
| 0 |(S_14)
XXXXXXXXXXXXXXXX................................................................
| 1 |(S_2)
......++XX++++++++X+++..........................................................
| 2 |UNUSED
..........++++++++++++++++......................................................
| 3 |z
..............++XX+XXXXXXXXXXX..................................................
| 4 |UNUSED
..................++++++++++++++++..............................................
| 5 |UNUSED
......................++++++++++++++++..........................................
| 6 |UNUSED
..........................++++++++++++++++......................................
| 7 |(S_17)
..............................XXXXXXXXXXXXXXXX..................................
| 8 |UNUSED
..................................++++++++++++++++..............................
| 9 |UNUSED
......................................++++++++++++++++..........................
|10 |UNUSED
..........................................++++++++++++++++......................
|11 |(S_7)
..............................................XXXXXXXXXXXXXXXX..................
|12 |UNUSED
..................................................++++++++++++++++..............
|13 |UNUSED
......................................................++++++++++++++++..........
|14 |[i/p]
..........................................................++++++++++++++++......
|15 |(S_13)
................................................................XXXXXXXXXXXXXXXX
________________________________________________________________________________

Total count of outputs placed        =  6 
Total count of unique Product Terms  =  77 
Total Product Terms to be assigned   =  80 
Max Product Terms used / available   =  78 /  80   = 97.51 %


Control Signals for Logic Block H
---------------------------------
CLK pin  19 : <not used>
CLK pin  22 : <not used>
CLK pin  99 : <not used>
CLK pin 102 : <not used>
PRESET      : <not used>
RESET       : <not used>
OE 0        : <not used>
OE 1        : <not used>
OE 2        : <not used>
OE 3        : <not used>



                              Logic Block H
                 ____________________________________________
                 |   |> not used:434                    |   |                 
                 |   |= >b_2                            |   |                 
                 |   |= >a_1                            |   |                 
                 |   |= >MODIN4_2.CMB                   |   |                 
                 |   |= >b_3                            |122|= (S_14)         
                 |   |= >MODULE_6_g1..                  |   |                 
                 |   |= >b_1                            |123|= (S_2)          
                 |   |= >b_0                            |   |                 
                 |   |= >MODIN7_0.CMB                   |124|* not used       
                 |   |= >sel_1                          |   |                 
                 |   |= >MODIN7_4.CMB                   |125|= z              
                 |   |> not used:445                    |   |                 
                 |   |= >a_0                            |126|* not used       
                 |   |= >a_2                            |   |                 
                 |   |> not used:448                    |127|* not used       
                 |   |= >MODIN7_1.CMB                   |   |                 
                 |   |= >MODIN4_3.CMB                   |128|* not used       
                 |   |= >cmp_vi_ss_M..                  |   |                 
                 |   |= >MODULE_5_g1..                  |129|= (S_17)         
                 |   |= >a_3                            |   |                 
                 |   |= >MODIN4_1.CMB                   |131|* not used       
                 |   |= >MODIN4_0.CMB                   |   |                 
                 |   |> not used:456                    |132|* not used       
                 |   |= >MODIN7_3.CMB                   |   |                 
                 |   |> not used:458                    |133|* not used       
                 |   |= >MODULE_5_g1..                  |   |                 
                 |   |> not used:460                    |134|= (S_7)          
                 |   |> not used:461                    |   |                 
                 |   |= >sel_2                          |135|* not used       
                 |   |= >sel_0                          |   |                 
                 |   |= >sel_3                          |136|* not used       
                 |   |= >MODULE_6_g1..                  |   |                 
                 |   |> not used:466                    |137|= sel_1          
                 |   |> not used:467                    |   |                 
                 |   |= >MODIN4_4.CMB                   |138|= (S_13)         
                 |   |> not used:469                    |   |                 
                 |   |> not used:470                    |   |                 
                 |   |> not used:471                    |   |                 
                 |   |= >MODIN7_2.CMB                   |   |                 
                 ____________________________________________


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | I/O Macrocells     |    7  |   16  |
                 | PIM Input Connects |   27  |   36  |
                 ______________________________________
                                          34  /   52   = 65  %


----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

DESIGN SIGNAL PLACEMENT    (20:50:57)


Device:  c375i
Package: CY7C375I-125AC

                  1  :  GND
                  2  :  Not Used
                  3  :  Not Used
                  4  :  Not Used
                  5  :  Not Used
                  6  :  Not Used
                  7  :  Not Used
                  8  :  Not Used
                  9  :  Not Used
                 10  :  GND
                 11  :  Not Used
                 12  :  Not Used
                 13  :  Not Used
                 14  :  Not Used
                 15  :  Not Used
                 16  :  Not Used
                 17  :  sel_2
                 18  :  b_1
                 19  :  cin
                 20  :  VCC
                 21  :  GND
                 22  :  sel_0
                 23  :  (MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3)
                 24  :  Not Used
                 25  :  Not Used
                 26  :  Not Used
                 27  :  Not Used
                 28  :  Not Used
                 29  :  Not Used
                 30  :  Not Used
                 31  :  GND
                 32  :  Not Used
                 33  :  Not Used
                 34  :  Not Used
                 35  :  Not Used
                 36  :  Not Used
                 37  :  sel_3
                 38  :  a_3
                 39  :  (MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3)
                 40  :  VCC
                 41  :  GND
                 42  :  (MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u1)
                 43  :  Not Used
                 44  :  Not Used
                 45  :  Not Used
                 46  :  Not Used
                 47  :  (MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u2)
                 48  :  (MODULE_5_g1_a0_g0_u0_gs_g1_us0)
                 49  :  (MODIN4_1)
                 50  :  GND
                 51  :  (MODULE_6_g1_a0_g0_u0_ga_g1_ua0)
                 52  :  (MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_gas_u1)
                 53  :  (MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_gss_u2)
                 54  :  cout
                 55  :  Not Used
                 56  :  Not Used
                 57  :  Not Used
                 58  :  (S_11)
                 59  :  a_1
                 60  :  VCC
                 61  :  GND
                 62  :  VCC
                 63  :  Not Used
                 64  :  Not Used
                 65  :  Not Used
                 66  :  Not Used
                 67  :  Not Used
                 68  :  Not Used
                 69  :  Not Used
                 70  :  Not Used
                 71  :  GND
                 72  :  Not Used
                 73  :  Not Used
                 74  :  Not Used
                 75  :  Not Used
                 76  :  Not Used
                 77  :  Not Used
                 78  :  Not Used
                 79  :  b_2
                 80  :  VCC
                 81  :  GND
                 82  :  (S_8)
                 83  :  (S_16)
                 84  :  (MODIN4_3)
                 85  :  (MODIN4_0)
                 86  :  (MODIN7_0)
                 87  :  (MODIN7_2)
                 88  :  (MODIN7_4)
                 89  :  (S_9)
                 90  :  GND
                 91  :  (S_4)
                 92  :  (S_6)
                 93  :  (MODIN7_3)
                 94  :  (MODIN7_1)
                 95  :  (MODIN4_4)
                 96  :  (MODIN4_2)
                 97  :  b_3
                 98  :  (S_1)
                 99  :  a_2
                100  :  VCC
                101  :  GND
                102  :  a_0
                103  :  (S_10)
                104  :  (MODIN7_5)
                105  :  (MODIN4_5)
                106  :  Not Used
                107  :  (S_15)
                108  :  Not Used
                109  :  Not Used
                110  :  Not Used
                111  :  GND
                112  :  (S_12)
                113  :  Not Used
                114  :  Not Used
                115  :  Not Used
                116  :  (S_5)
                117  :  Not Used
                118  :  b_0
                119  :  (S_3)
                120  :  VCC
                121  :  GND
                122  :  (S_14)
                123  :  (S_2)
                124  :  Not Used
                125  :  z
                126  :  Not Used
                127  :  Not Used
                128  :  Not Used
                129  :  (S_17)
                130  :  GND
                131  :  Not Used
                132  :  Not Used
                133  :  Not Used
                134  :  (S_7)
                135  :  Not Used
                136  :  Not Used
                137  :  sel_1
                138  :  (S_13)
                139  :  VPP
                140  :  VCC
                141  :  GND
                142  :  VCC
                143  :  (cmp_vi_ss_MODGEN_2)
                144  :  Not Used
                145  :  Not Used
                146  :  Not Used
                147  :  Not Used
                148  :  Not Used
                149  :  c_1
                150  :  c_3
                151  :  GND
                152  :  c_0
                153  :  c_2
                154  :  Not Used
                155  :  Not Used
                156  :  Not Used
                157  :  Not Used
                158  :  Not Used
                159  :  (cwide_5)
                160  :  VCC


  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    1  |    1  |
                 | Clock/Inputs       |    4  |    4  |
                 | I/O Macrocells     |   53  |  128  |
                 ______________________________________
                                          58  /  133   = 43  %



                                      Required     Max (Available)
          CLOCK/LATCH ENABLE signals     0            4
          Input REG/LATCH signals        0            5
          Input PIN signals              5            5
          Input PINs using I/O cells     8            8
          Output PIN signals            45          120


          Total PIN signals             58          133
          Macrocells Used               45          128
          Unique Product Terms         246          640



----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

PRESET/RESET AND OUTPUT ENABLE COMBINATIONS

PRESET: NONE-COMBINATORIAL
RESET : NONE-COMBINATORIAL
Total unique inputs =  52 
count of combinatorial equations =  45 
==>OE: GND or VCC
   count of OE equations =  45 

----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

TIMING PATH ANALYSIS       (20:50:57) using Package: CY7C375I-125AC

Messages:

----------------------------------------------------------------------------
Signal Name | Delay Type  |   tmax   | Path Description
----------------------------------------------------------------------------
cmb::cout[54]
inp::sel_3
---->MODIN4_0
---->MODULE_5_g1_a0_g0_u0_gs_g1_us0
---->MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3
---->S_10
---->cwide_5
              tPD             36.0 ns    6 passes
----------------------------------------------------------------------------
cmb::z[125]
inp::sel_3
---->MODIN4_0
---->MODULE_5_g1_a0_g0_u0_gs_g1_us0
---->MODULE_5_g1_a0_g0_u0_gs_t1_gs0_1_u3
---->S_13
---->cmp_vi_ss_MODGEN_2
              tPD             36.0 ns    6 passes
----------------------------------------------------------------------------
cmb::c_1[149]
inp::sel_3
---->MODIN4_0
---->MODULE_6_g1_a0_g0_u0_ga_g1_ua0
---->S_3
              tPD             25.0 ns    4 passes
----------------------------------------------------------------------------
cmb::c_3[150]
inp::sel_3
---->MODIN4_0
---->MODULE_6_g1_a0_g0_u0_ga_g1_ua0
---->MODULE_6_g1_a0_g0_u0_ga_t1_ga0_1_u3
---->S_8
              tPD             30.5 ns    5 passes
----------------------------------------------------------------------------
cmb::c_0[152]
inp::sel_3
---->MODIN4_0
---->S_1
              tPD             19.5 ns    3 passes
----------------------------------------------------------------------------
cmb::c_2[153]
inp::sel_3
---->MODIN4_0
---->MODULE_6_g1_a0_g0_u0_ga_g1_ua0
---->S_5
              tPD             25.0 ns    4 passes
----------------------------------------------------------------------------

Worst Case Path Summary
-----------------------

                    tPD = 36.0 ns for cout



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        C37XFIT.EXE    01/MAR/97    [v4.00 ] 4 IR x77

JEDEC ASSEMBLE             (20:50:57)

Messages:
  Information: Processing JEDEC for Logic Block 1.
  Information: Processing JEDEC for Logic Block 2.
  Information: Processing JEDEC for Logic Block 3.
  Information: Processing JEDEC for Logic Block 4.
  Information: Processing JEDEC for Logic Block 5.
  Information: Processing JEDEC for Logic Block 6.
  Information: Processing JEDEC for Logic Block 7.
  Information: Processing JEDEC for Logic Block 8.
  Information: JEDEC output file 'alu.jed' created.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 20:50:57
