{"name":"ni-fpga","vers":"0.1.0","deps":[{"name":"bitvec","req":"^0.17.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"ni-fpga-sys","req":"^0.1.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"thiserror","req":"^1.0.19","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"a9beabb8a4b9204e56853e16c18dba0eb7e5d72f432fff1bc7fc51d89ddb229f","features":{},"yanked":false,"links":null}
{"name":"ni-fpga","vers":"1.0.0","deps":[{"name":"bitvec","req":"^0.17.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"ni-fpga-sys","req":"^1.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"thiserror","req":"^1.0.19","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"7e7acd407c5ddf0efda1efe6589fc89f43a428042c150274a9801fda7f7bfee4","features":{},"yanked":false,"links":null}
{"name":"ni-fpga","vers":"1.1.0","deps":[{"name":"bitvec","req":"^0.17.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"ni-fpga-sys","req":"^1.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"thiserror","req":"^1.0.19","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"2e8a906c51fd477a9bedb3afe5087af3aa2bc47964135c812f98bd0db8fa1d8f","features":{},"yanked":false,"links":null}
{"name":"ni-fpga","vers":"1.2.0","deps":[{"name":"bitvec","req":"^0.17.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"ni-fpga-sys","req":"^1.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"thiserror","req":"^1.0.19","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"5afff4363c96404058aab79dc4764fb633464c3ca75da718463bd057896a9cf7","features":{},"yanked":false,"links":null}
{"name":"ni-fpga","vers":"1.3.0","deps":[{"name":"bitvec","req":"^0.17.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"ni-fpga-sys","req":"^1.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"thiserror","req":"^1.0.19","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"376231e570e70b3e7308b5495572e25cfdc15e5abccd37e19c815b439842b505","features":{},"yanked":false,"links":null}
{"name":"ni-fpga","vers":"1.4.0","deps":[{"name":"bitvec","req":"^0.17.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"ni-fpga-sys","req":"^1.0.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"thiserror","req":"^1.0.19","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"de5d78540f253a540cc1455011cb950f5b09ad9e22d16c87d0bdeab5f98f39f8","features":{},"yanked":false,"links":null}
{"name":"ni-fpga","vers":"1.4.1","deps":[{"name":"bitvec","req":"^0.17.4","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"ni-fpga-sys","req":"^1.0.1","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"thiserror","req":"^1.0.19","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"ebb36b8094e0a9f7ee73ca3fce2ae9f38aff510fc07a5b2ab78e56f390cf7c21","features":{},"yanked":false,"links":null}
