I 000043 55 724           1652456693034 FA
(_unit VHDL(fa 0 28(fa 0 40))
	(_version vef)
	(_time 1652456693035 2022.05.13 17:44:53)
	(_source(\../src/FA.vhd\))
	(_parameters tan)
	(_code 09085b0f015e5b1f090b1f53590f0f0f080f0f0f08)
	(_ent
		(_time 1652456693025)
	)
	(_object
		(_port(_int A -1 0 30(_ent(_in))))
		(_port(_int B -1 0 31(_ent(_in))))
		(_port(_int CIN -1 0 32(_ent(_in))))
		(_port(_int S -1 0 33(_ent(_out))))
		(_port(_int COUT -1 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . FA 2 -1)
)
I 000056 55 1943          1652456879203 \Add_sub_model\
(_unit VHDL(\add_sub\ 0 28(\Add_sub_model\ 0 41))
	(_version vef)
	(_time 1652456879204 2022.05.13 17:47:59)
	(_source(\../src/NBitAdder.vhd\))
	(_parameters tan)
	(_code 45451247411215534342031e174240434740164016)
	(_ent
		(_time 1652456879201)
	)
	(_comp
		(FA
			(_object
				(_port(_int A -2 0 44(_ent (_in))))
				(_port(_int B -2 0 45(_ent (_in))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_port(_int S -2 0 47(_ent (_out))))
				(_port(_int COUT -2 0 48(_ent (_out))))
			)
		)
	)
	(_generate Loop1 0 54(_for 4 )
		(_inst adder 0 55(_comp FA)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((CIN)(temp(_object 1)))
				((S)(S(_object 1)))
				((COUT)(temp(_index 2)))
			)
			(_use(_ent . FA)
			)
		)
		(_object
			(_cnst(_int i 4 0 54(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int S 2 0 36(_ent(_out))))
		(_port(_int COUT -2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 51(_array -2((_dto c 6 i 0)))))
		(_sig(_int temp 3 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 54(_scalar (_to i 0 c 7))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_alias((temp(0))(CIN)))(_trgt(5(0)))(_sens(0)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Add_sub_model\ 8 -1)
)
I 000054 55 3842          1652456994697 \PartA_model\
(_unit VHDL(parta 0 28(\PartA_model\ 0 44))
	(_version vef)
	(_time 1652456994698 2022.05.13 17:49:54)
	(_source(\../src/PartA.vhd\))
	(_parameters tan)
	(_code 71777670712727667723602a207770767376757770)
	(_ent
		(_time 1652456994695)
	)
	(_comp
		(\add_sub\
			(_object
				(_gen(_int n -1 0 47(_ent((i 16)))))
				(_port(_int CIN -2 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 51(_array -2((_dto c 3 i 0)))))
				(_port(_int A 5 0 51(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 52(_array -2((_dto c 4 i 0)))))
				(_port(_int B 6 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 53(_array -2((_dto c 5 i 0)))))
				(_port(_int S 7 0 53(_ent (_out))))
				(_port(_int COUT -2 0 54(_ent (_out))))
			)
		)
	)
	(_inst add1 0 61(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(_string \"0000000000000000"\))
			((S)(t))
			((COUT)(p))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add2 0 62(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(B))
			((S)(c))
			((COUT)(d))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add3 0 63(_comp \add_sub\)
		(_port
			((CIN)((i 3)))
			((A)(A))
			((B)(e))
			((S)(o))
			((COUT)(g))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add4 0 64(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(o))
			((B)(_string \"0001000100010001"\))
			((S)(h))
			((COUT)(i))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add5 0 65(_comp \add_sub\)
		(_port
			((CIN)((i 2)))
			((A)(A))
			((B)(_string \"0001000100010001"\))
			((S)(j))
			((COUT)(k))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 6 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 7 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -2((_dto i 1 i 0)))))
		(_port(_int S 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 37(_array -2((_dto c 8 i 0)))))
		(_port(_int F 3 0 37(_ent(_out))))
		(_port(_int COUT -2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 57(_array -2((_dto c 9 i 0)))))
		(_sig(_int t 4 0 57(_arch(_uni))))
		(_sig(_int c 4 0 57(_arch(_uni))))
		(_sig(_int e 4 0 57(_arch(_uni))))
		(_sig(_int o 4 0 57(_arch(_uni))))
		(_sig(_int h 4 0 57(_arch(_uni))))
		(_sig(_int j 4 0 57(_arch(_uni))))
		(_sig(_int p -2 0 58(_arch(_uni))))
		(_sig(_int d -2 0 58(_arch(_uni))))
		(_sig(_int g -2 0 58(_arch(_uni))))
		(_sig(_int i -2 0 58(_arch(_uni))))
		(_sig(_int k -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(8))(_sens(2)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(4))(_sens(0)(3)(6)(7)(9)(10)(11)))))
			(line__69(_arch 2 0 69(_assignment(_trgt(5))(_sens(0)(3)(12)(13)(14)(15)(16)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . \PartA_model\ 10 -1)
)
I 000052 55 1118          1652457224663 PartB_model
(_unit VHDL(partb 0 28(partb_model 0 43))
	(_version vef)
	(_time 1652457224664 2022.05.13 17:53:44)
	(_source(\../src/PartB.vhd\))
	(_parameters tan)
	(_code c2cccb97c19494d5c795d09993c4c3c5c0c5c6c4c0)
	(_ent
		(_time 1652457224661)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -2((_dto i 1 i 0)))))
		(_port(_int S 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 37(_array -2((_dto c 3 i 0)))))
		(_port(_int F 3 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . PartB_model 4 -1)
)
I 000046 55 1168          1652457258135 PartC
(_unit VHDL(partc 0 28(partc 0 42))
	(_version vef)
	(_time 1652457258136 2022.05.13 17:54:18)
	(_source(\../src/PartC.vhd\))
	(_parameters tan)
	(_code 7f792c7e282929687a7e6c242e797e787d787b797c)
	(_ent
		(_time 1652457258133)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int CIN -2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -2((_dto i 1 i 0)))))
		(_port(_int S 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 2 i 0)))))
		(_port(_int F 2 0 36(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(3))(_sens(0(_range 3))(0(_index 4))(0(_range 5))(0(_range 6))(0(0))(0(_range 7))(1)(2))(_read(0(_range 8))(0(_index 9))(0(_range 10))(0(_range 11))(0(_range 12))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . PartC 13 -1)
)
I 000046 55 1106          1652457301192 PartD
(_unit VHDL(partd 0 28(partd 0 42))
	(_version vef)
	(_time 1652457301193 2022.05.13 17:55:01)
	(_source(\../src/PartD.vhd\))
	(_parameters tan)
	(_code b5e1b1e1b1e3e3a2b0bba1eee4b3b4b2b7b2b1b3b1)
	(_ent
		(_time 1652457301190)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -2((_dto i 1 i 0)))))
		(_port(_int S 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 2 i 0)))))
		(_port(_int F 2 0 36(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(3))(_sens(0)(1(_index 3))(1(d_14_0))(2))(_read(1(_index 4))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . PartD 5 -1)
)
I 000044 55 5735          1652457344136 ALU
(_unit VHDL(alu 0 28(alu 0 47))
	(_version vef)
	(_time 1652457344137 2022.05.13 17:55:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6f6f3d6f6a393e796b6f2c343b696e693c686a696e)
	(_ent
		(_time 1652457344134)
	)
	(_comp
		(PartA
			(_object
				(_gen(_int n -1 0 50(_ent((i 16)))))
				(_port(_int CIN -2 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 54(_array -2((_dto c 9 i 0)))))
				(_port(_int A 10 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 55(_array -2((_dto c 10 i 0)))))
				(_port(_int B 11 0 55(_ent (_in))))
				(_port(_int S 4 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 57(_array -2((_dto c 11 i 0)))))
				(_port(_int F 12 0 57(_ent (_out))))
				(_port(_int COUT -2 0 58(_ent (_out))))
			)
		)
		(PartB
			(_object
				(_gen(_int n -1 0 63(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 67(_array -2((_dto c 12 i 0)))))
				(_port(_int A 10 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 68(_array -2((_dto c 13 i 0)))))
				(_port(_int B 11 0 68(_ent (_in))))
				(_port(_int S 5 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 70(_array -2((_dto c 14 i 0)))))
				(_port(_int F 12 0 70(_ent (_out))))
			)
		)
		(PartC
			(_object
				(_gen(_int n -1 0 75(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 78(_array -2((_dto c 15 i 0)))))
				(_port(_int A 10 0 78(_ent (_in))))
				(_port(_int CIN -2 0 79(_ent (_in))))
				(_port(_int S 6 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 81(_array -2((_dto c 16 i 0)))))
				(_port(_int F 11 0 81(_ent (_out))))
			)
		)
		(PartD
			(_object
				(_gen(_int n -1 0 86(_ent((i 16)))))
				(_port(_int CIN -2 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 90(_array -2((_dto c 17 i 0)))))
				(_port(_int A 10 0 90(_ent (_in))))
				(_port(_int S 7 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 92(_array -2((_dto c 18 i 0)))))
				(_port(_int F 11 0 92(_ent (_out))))
			)
		)
	)
	(_inst ParA 0 102(_comp PartA)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(o))
			((COUT)(g))
		)
		(_use(_ent . PartA)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((COUT)(COUT))
			)
		)
	)
	(_inst ParB 0 103(_comp PartB)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(l))
		)
		(_use(_ent . PartB)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParC 0 104(_comp PartC)
		(_port
			((A)(A))
			((CIN)(CIN))
			((S)(s1))
			((F)(c))
		)
		(_use(_ent . PartC)
			(_port
				((A)(A))
				((CIN)(CIN))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParD 0 105(_comp PartD)
		(_port
			((CIN)(CIN))
			((A)(A))
			((S)(s1))
			((F)(d))
		)
		(_use(_ent . PartD)
			(_port
				((CIN)(CIN))
				((A)(A))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_port(_int COUT -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 35(_array -2((_dto c 19 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 20 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -2((_dto i 3 i 0)))))
		(_port(_int S 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 38(_array -2((_dto c 21 i 0)))))
		(_port(_int F 3 0 38(_ent(_out))))
		(_port(_int Negative -2 0 39(_ent(_out))))
		(_port(_int Zero -2 0 40(_ent(_out))))
		(_port(_int Carry -2 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 69(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 80(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 91(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 95(_array -2((_dto i 1 i 0)))))
		(_sig(_int s1 8 0 95(_arch(_uni))))
		(_sig(_int s2 8 0 95(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 96(_array -2((_dto c 22 i 0)))))
		(_sig(_int o 9 0 96(_arch(_uni))))
		(_sig(_int l 9 0 96(_arch(_uni))))
		(_sig(_int c 9 0 96(_arch(_uni))))
		(_sig(_int d 9 0 96(_arch(_uni))))
		(_sig(_int e 9 0 96(_arch(_uni))))
		(_sig(_int g -2 0 97(_arch(_uni))))
		(_sig(_int h -2 0 97(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_alias((s1)(S(d_1_0))))(_trgt(9))(_sens(4(d_1_0))))))
			(line__100(_arch 1 0 100(_assignment(_alias((s2)(S(d_3_2))))(_trgt(10))(_sens(4(d_3_2))))))
			(line__106(_arch 2 0 106(_assignment(_trgt(15))(_sens(10)(11)(12)(13)(14)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(17))(_sens(10)(16)))))
			(line__108(_arch 4 0 108(_assignment(_trgt(6))(_sens(15(_index 23)))(_read(15(_index 24))))))
			(line__109(_arch 5 0 109(_assignment(_trgt(7))(_sens(15)))))
			(line__110(_arch 6 0 110(_assignment(_trgt(8))(_sens(17)))))
			(line__111(_arch 7 0 111(_assignment(_trgt(5))(_sens(15)))))
			(line__112(_arch 8 0 112(_assignment(_alias((COUT)(h)))(_simpleassign BUF)(_trgt(1))(_sens(17)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ALU 25 -1)
)
I 000060 55 2798          1652457789412 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1652457789413 2022.05.13 18:03:09)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code d0d68480848785c6ddd6958e81d484d6d5d684d686)
	(_ent
		(_time 1652457789409)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(50463234 33751811 33751554 33751811)
		(50528770 33751811 33751554 50529027)
		(33751554 33751811 50528770 33686018)
		(50463234 33751811 50528770 50463234)
		(33751554 33751811 50528770 33751554)
		(33751554 33751811 50528770 50528770)
		(50463234 33751811 50528770 33686274)
		(50463234 33751811 50528770 50463490)
		(50528770 33751811 50528770 33751810)
		(33751554 33751811 50528770 50529026)
		(50528770 33751811 50528770 33686019)
		(50463234 33751811 50528770 50463235)
		(50463234 33751811 50528770 33751555)
		(50463234 33751811 50528770 50528771)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000051 55 1003          1652457838332 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1652457838333 2022.05.13 18:03:58)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code eab9bfbab9bdbbfceceaf3b1b8edeeecefede8efb9)
	(_ent
		(_time 1652457838330)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Dataout 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Register\ 3 -1)
)
I 000043 55 2696          1652457919747 PC
(_unit VHDL(pc 0 28(pc 0 40))
	(_version vef)
	(_time 1652457919748 2022.05.13 18:05:19)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code e8ececbbe3bebcfee9bcf8b2baefe8eeebefe8eeeb)
	(_ent
		(_time 1652457919745)
	)
	(_comp
		(\add_sub\
			(_object
				(_gen(_int n -1 0 43(_ent((i 16)))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 1 i 0)))))
				(_port(_int A 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 2 i 0)))))
				(_port(_int B 4 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 3 i 0)))))
				(_port(_int S 5 0 49(_ent (_out))))
				(_port(_int COUT -2 0 50(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 54(_ent((i 16)))))
				(_port(_int CLK -2 0 56(_ent (_in))))
				(_port(_int Rst -2 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 58(_array -2((_dto c 4 i 0)))))
				(_port(_int Datain 3 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 59(_array -2((_dto c 5 i 0)))))
				(_port(_int Dataout 4 0 59(_ent (_out))))
			)
		)
	)
	(_inst add 0 66(_comp \add_sub\)
		(_port
			((CIN)((i 3)))
			((A)(PCin))
			((B)(_string \"0000000000000000"\))
			((S)(s2))
			((COUT)(s1))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst reg 0 67(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)((i 2)))
			((Datain)(s2))
			((Dataout)(s3))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 31(_ent(_in))))
		(_port(_int CLK -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 6 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 7 i 0)))))
		(_port(_int PCout 1 0 34(_ent(_out))))
		(_sig(_int s1 -2 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 63(_array -2((_dto c 8 i 0)))))
		(_sig(_int s2 2 0 63(_arch(_uni))))
		(_sig(_int s3 2 0 63(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_trgt(3))(_sens(6)(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PC 9 -1)
)
I 000050 55 797           1652458076000 Control_U
(_unit VHDL(control_u 0 28(control_u 0 38))
	(_version vef)
	(_time 1652458076001 2022.05.13 18:07:55)
	(_source(\../src/ControlUnit .vhd\))
	(_parameters tan)
	(_code 525d56510605534557544008555401570455575451)
	(_ent
		(_time 1652458075998)
	)
	(_object
		(_port(_int MR -1 0 30(_ent(_out))))
		(_port(_int MW -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~12}~12 0 32(_array -1((_dto i 15 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(0))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . Control_U 2 -1)
)
I 000043 55 2769          1652458374823 PC
(_unit VHDL(pc 0 28(pc 0 40))
	(_version vef)
	(_time 1652458374824 2022.05.13 18:12:54)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 8e8b8880d8d8da988fda9ed4dc898e888d898e888d)
	(_ent
		(_time 1652457919744)
	)
	(_comp
		(\add_sub\
			(_object
				(_gen(_int n -1 0 43(_ent((i 16)))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 1 i 0)))))
				(_port(_int A 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 2 i 0)))))
				(_port(_int B 4 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 3 i 0)))))
				(_port(_int S 5 0 49(_ent (_out))))
				(_port(_int COUT -2 0 50(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 54(_ent((i 16)))))
				(_port(_int CLK -2 0 56(_ent (_in))))
				(_port(_int Rst -2 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 58(_array -2((_dto c 4 i 0)))))
				(_port(_int Datain 3 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 59(_array -2((_dto c 5 i 0)))))
				(_port(_int Dataout 4 0 59(_ent (_out))))
			)
		)
	)
	(_inst add 0 66(_comp \add_sub\)
		(_port
			((CIN)((i 3)))
			((A)(PCin))
			((B)(_string \"0000000000000000"\))
			((S)(s2))
			((COUT)(s1))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst reg 0 67(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)((i 2)))
			((Datain)(s2))
			((Dataout)(s3))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 31(_ent(_in))))
		(_port(_int CLK -2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 6 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 7 i 0)))))
		(_port(_int PCout 1 0 34(_ent(_out))))
		(_sig(_int s1 -2 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 63(_array -2((_dto c 8 i 0)))))
		(_sig(_int s2 2 0 63(_arch(_uni))))
		(_sig(_int s3 2 0 63(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_trgt(3))(_sens(6)(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PC 9 -1)
)
I 000043 55 2696          1652458508027 PC
(_unit VHDL(pc 0 28(pc 0 40))
	(_version vef)
	(_time 1652458508028 2022.05.13 18:15:08)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code e1e4b4b2e3b7b5f7e0b5f1bbb3e6e1e7e2e6e1e7e2)
	(_ent
		(_time 1652457919744)
	)
	(_comp
		(\add_sub\
			(_object
				(_gen(_int n -1 0 43(_ent((i 16)))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 1 i 0)))))
				(_port(_int A 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 2 i 0)))))
				(_port(_int B 4 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 3 i 0)))))
				(_port(_int S 5 0 49(_ent (_out))))
				(_port(_int COUT -2 0 50(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 54(_ent((i 16)))))
				(_port(_int CLK -2 0 56(_ent (_in))))
				(_port(_int Rst -2 0 57(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 58(_array -2((_dto c 4 i 0)))))
				(_port(_int Datain 3 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 59(_array -2((_dto c 5 i 0)))))
				(_port(_int Dataout 4 0 59(_ent (_out))))
			)
		)
	)
	(_inst add 0 66(_comp \add_sub\)
		(_port
			((CIN)((i 3)))
			((A)(PCin))
			((B)(_string \"0000000000000000"\))
			((S)(s2))
			((COUT)(s1))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst reg 0 67(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)((i 2)))
			((Datain)(s2))
			((Dataout)(s3))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 31(_ent(_in))))
		(_port(_int CLK -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 6 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 7 i 0)))))
		(_port(_int PCout 1 0 34(_ent(_out))))
		(_sig(_int s1 -2 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 63(_array -2((_dto c 8 i 0)))))
		(_sig(_int s2 2 0 63(_arch(_uni))))
		(_sig(_int s3 2 0 63(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_trgt(3))(_sens(6)(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PC 9 -1)
)
I 000043 55 2024          1652458840938 PC
(_unit VHDL(pc 0 28(pc 0 40))
	(_version vef)
	(_time 1652458840939 2022.05.13 18:20:40)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 4b4848491a1d1f5d4b4d5b11194c4b4d484c4b4d48)
	(_ent
		(_time 1652457919744)
	)
	(_comp
		(\add_sub\
			(_object
				(_gen(_int n -1 0 43(_ent((i 16)))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 1 i 0)))))
				(_port(_int A 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 2 i 0)))))
				(_port(_int B 4 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 3 i 0)))))
				(_port(_int S 5 0 49(_ent (_out))))
				(_port(_int COUT -2 0 50(_ent (_out))))
			)
		)
	)
	(_inst add 0 66(_comp \add_sub\)
		(_port
			((CIN)((i 3)))
			((A)(PCin))
			((B)(_string \"0000000000000000"\))
			((S)(s2))
			((COUT)(s1))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 31(_ent(_in))))
		(_port(_int CLK -2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 4 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 5 i 0)))))
		(_port(_int PCout 1 0 34(_ent(_out))))
		(_sig(_int s1 -2 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 63(_array -2((_dto c 6 i 0)))))
		(_sig(_int s2 2 0 63(_arch(_uni))))
		(_sig(_int s3 2 0 63(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . PC 7 -1)
)
I 000043 55 2080          1652458967379 PC
(_unit VHDL(pc 0 28(pc 0 40))
	(_version vef)
	(_time 1652458967380 2022.05.13 18:22:47)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 41454043431715574147511b134641474246414742)
	(_ent
		(_time 1652457919744)
	)
	(_comp
		(\add_sub\
			(_object
				(_gen(_int n -1 0 43(_ent((i 16)))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 1 i 0)))))
				(_port(_int A 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 2 i 0)))))
				(_port(_int B 4 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 3 i 0)))))
				(_port(_int S 5 0 49(_ent (_out))))
				(_port(_int COUT -2 0 50(_ent (_out))))
			)
		)
	)
	(_inst add 0 66(_comp \add_sub\)
		(_port
			((CIN)((i 3)))
			((A)(PCin))
			((B)(_string \"0000000000000000"\))
			((S)(s2))
			((COUT)(s1))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 31(_ent(_in))))
		(_port(_int CLK -2 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 4 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 5 i 0)))))
		(_port(_int PCout 1 0 34(_ent(_out))))
		(_sig(_int s1 -2 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 63(_array -2((_dto c 6 i 0)))))
		(_sig(_int s2 2 0 63(_arch(_uni))))
		(_sig(_int s3 2 0 63(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PC 7 -1)
)
I 000043 55 1113          1652460092057 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1652460092058 2022.05.13 18:41:32)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 71732070732725677022612b237671777276717772)
	(_ent
		(_time 1652460092055)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_sig(_int s1 -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 64(_array -2((_dto c 3 i 0)))))
		(_sig(_int s2 2 0 64(_arch(_uni))))
		(_sig(_int s3 2 0 64(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(3))(_sens(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . PC 4 -1)
)
I 000043 55 1275          1652460298780 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1652460298781 2022.05.13 18:44:58)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code fff0feafaaa9abe9feadefa5adf8fff9fcf8fff9fc)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_sig(_int c -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 64(_array -2((_dto c 4 i 0)))))
		(_sig(_int s1 2 0 64(_arch(_uni))))
		(_sig(_int s2 2 0 64(_arch(_uni))))
		(_sig(_int s3 2 0 64(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(5))(_sens(2)))))
			(line__67(_arch 1 0 67(_prcs(_simple)(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PC 5 -1)
)
I 000043 55 1417          1652460443928 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1652460443929 2022.05.13 18:47:23)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 03560a050355571502521359510403050004030500)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 4 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_sig(_int c -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 64(_array -2((_dto c 5 i 0)))))
		(_sig(_int s1 2 0 64(_arch(_uni))))
		(_sig(_int s2 2 0 64(_arch(_uni))))
		(_sig(_int s3 2 0 64(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(5))(_sens(2)))))
			(line__67(_arch 1 0 67(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(5)))))
			(line__73(_arch 2 0 73(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PC 6 -1)
)
I 000043 55 1339          1652460484002 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1652460484003 2022.05.13 18:48:03)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 8280878c83d4d69483d392d8d08582848185828481)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 4 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_sig(_int c -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 64(_array -2((_dto c 5 i 0)))))
		(_sig(_int s1 2 0 64(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(5))(_sens(2)))))
			(line__67(_arch 1 0 67(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(5)))))
			(line__73(_arch 2 0 73(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PC 6 -1)
)
I 000043 55 1277          1652460756083 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1652460756084 2022.05.13 18:52:36)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 50500353530604465102400a025750565357505653)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_sig(_int c -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 64(_array -2((_dto c 4 i 0)))))
		(_sig(_int s1 2 0 64(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(2)))))
			(line__72(_arch 1 0 72(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PC 5 -1)
)
I 000043 55 1280          1652461210547 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1652461210548 2022.05.13 19:00:10)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code a4a5f6f3a3f2f0b2a4a3b4fef6a3a4a2a7a3a4a2a7)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_sig(_int c -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 64(_array -2((_dto c 4 i 0)))))
		(_sig(_int s1 2 0 64(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(5)(2)))))
			(line__74(_arch 1 0 74(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PC 5 -1)
)
I 000043 55 1224          1652461261014 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1652461261015 2022.05.13 19:01:00)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code babebaeee8eceeacbabdaae0e8bdbabcb9bdbabcb9)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_sig(_int c -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 64(_array -2((_dto c 4 i 0)))))
		(_sig(_int s1 2 0 64(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_read(5)(2)))))
			(line__74(_arch 1 0 74(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . PC 5 -1)
)
I 000043 55 1183          1652461487470 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1652461487471 2022.05.13 19:04:47)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 5e085b5d08080a485c084e040c595e585d595e585d)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_sig(_int s1 2 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . PC 5 -1)
)
I 000043 55 1183          1652461940950 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1652461940951 2022.05.13 19:12:20)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code aba5abfcfafdffbda9fdbbf1f9acabada8acabada8)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_sig(_int s1 2 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . PC 5 -1)
)
I 000050 55 892           1652467385220 Control_U
(_unit VHDL(control_u 0 28(control_u 0 39))
	(_version vef)
	(_time 1652467385221 2022.05.13 20:43:05)
	(_source(\../src/ControlUnit .vhd\))
	(_parameters tan)
	(_code 65326565363264726060773f626336603362606366)
	(_ent
		(_time 1652467385218)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent((i 16)))))
		(_port(_int MR -2 0 31(_ent(_out))))
		(_port(_int MW -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~12}~12 0 33(_array -2((_dto i 15 i 12)))))
		(_port(_int OPcode 0 0 33(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(2)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . Control_U 2 -1)
)
I 000050 55 896           1652467408210 Control_U
(_unit VHDL(control_u 0 28(control_u 0 39))
	(_version vef)
	(_time 1652467408211 2022.05.13 20:43:28)
	(_source(\../src/ControlUnit .vhd\))
	(_parameters tan)
	(_code 3d6d6a383f6a3c2a38382f673a3b6e386b3a383b3e)
	(_ent
		(_time 1652467408208)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int MR -2 0 31(_ent(_out))))
		(_port(_int MW -2 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 33(_array -2((_dto c 2 i 12)))))
		(_port(_int OPcode 0 0 33(_ent(_in))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(2)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . Control_U 3 -1)
)
I 000049 55 1102          1652467912210 ALU_Selc
(_unit VHDL(alu_selc 0 28(alu_selc 0 39))
	(_version vef)
	(_time 1652467912211 2022.05.13 20:51:52)
	(_source(\../src/ALU_Selc.vhd\))
	(_parameters tan)
	(_code fdaaa8adfaabace8aaafeea7a9fbaefbfefbfcfbae)
	(_ent
		(_time 1652467610421)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int EN -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 1 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int S 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686275)
		(50463235)
		(33751555)
		(50463491)
		(50528771)
		(33686018)
		(33751811)
		(50529027)
	)
	(_model . ALU_Selc 2 -1)
)
I 000049 55 1105          1652468040161 ALU_Selc
(_unit VHDL(alu_selc 0 28(alu_selc 0 39))
	(_version vef)
	(_time 1652468040162 2022.05.13 20:54:00)
	(_source(\../src/ALU_Selc.vhd\))
	(_parameters tan)
	(_code ce99ce9bc8989fdb999cdd949ac89dc8cdc8cfc89d)
	(_ent
		(_time 1652467610421)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int EN -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 1 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int S 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686275)
		(50463235)
		(33751555)
		(50463491)
		(50528771)
		(33686018)
		(33751811)
		(50529027)
	)
	(_model . ALU_Selc 2 -1)
)
I 000050 55 1279          1652468624653 Control_U
(_unit VHDL(control_u 0 28(control_u 0 38))
	(_version vef)
	(_time 1652468624654 2022.05.13 21:03:44)
	(_source(\../src/ControlUnit .vhd\))
	(_parameters tan)
	(_code f2fca2a2a6a5f3e5f7f1e0a8f5f4a1f7a4f5f7f4f1)
	(_ent
		(_time 1652468624651)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int MR -2 0 31(_ent(_out))))
		(_port(_int MW -2 0 31(_ent(_out))))
		(_port(_int ALU_EN -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 5 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_sig(_int w -2 0 39(_arch(_uni))))
		(_sig(_int r -2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(5))(_sens(3)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2))(_sens(4)(5)))))
			(line__45(_arch 3 0 45(_assignment(_alias((MR)(r)))(_simpleassign BUF)(_trgt(0))(_sens(5)))))
			(line__46(_arch 4 0 46(_assignment(_alias((MW)(w)))(_simpleassign BUF)(_trgt(1))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . Control_U 6 -1)
)
I 000050 55 1279          1652468812789 Control_U
(_unit VHDL(control_u 0 28(control_u 0 38))
	(_version vef)
	(_time 1652468812790 2022.05.13 21:06:52)
	(_source(\../src/ControlUnit .vhd\))
	(_parameters tan)
	(_code cfcf9e9acf98ced8caccdd95c8c99cca99c8cac9cc)
	(_ent
		(_time 1652468624650)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int MR -2 0 31(_ent(_out))))
		(_port(_int MW -2 0 31(_ent(_out))))
		(_port(_int ALU_EN -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 5 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_sig(_int w -2 0 39(_arch(_uni))))
		(_sig(_int r -2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(5))(_sens(3)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2))(_sens(4)(5)))))
			(line__45(_arch 3 0 45(_assignment(_alias((MR)(r)))(_simpleassign BUF)(_trgt(0))(_sens(5)))))
			(line__46(_arch 4 0 46(_assignment(_alias((MW)(w)))(_simpleassign BUF)(_trgt(1))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . Control_U 6 -1)
)
I 000050 55 1279          1652468875788 Control_U
(_unit VHDL(control_u 0 28(control_u 0 38))
	(_version vef)
	(_time 1652468875789 2022.05.13 21:07:55)
	(_source(\../src/ControlUnit .vhd\))
	(_parameters tan)
	(_code f7f7f5a7a6a0f6e0f2f4e5adf0f1a4f2a1f0f2f1f4)
	(_ent
		(_time 1652468624650)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int MR -2 0 31(_ent(_out))))
		(_port(_int MW -2 0 31(_ent(_out))))
		(_port(_int ALU_EN -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 5 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_sig(_int w -2 0 39(_arch(_uni))))
		(_sig(_int r -2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(5))(_sens(3)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2))(_sens(4)(5)))))
			(line__45(_arch 3 0 45(_assignment(_alias((MR)(r)))(_simpleassign BUF)(_trgt(0))(_sens(5)))))
			(line__46(_arch 4 0 46(_assignment(_alias((MW)(w)))(_simpleassign BUF)(_trgt(1))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . Control_U 6 -1)
)
I 000043 55 724           1652468880956 FA
(_unit VHDL(fa 0 28(fa 0 40))
	(_version vef)
	(_time 1652468880957 2022.05.13 21:08:00)
	(_source(\../src/FA.vhd\))
	(_parameters tan)
	(_code 1b1a1b1c484c490d1b190d414b1d1d1d1a1d1d1d1a)
	(_ent
		(_time 1652456693024)
	)
	(_object
		(_port(_int A -1 0 30(_ent(_in))))
		(_port(_int B -1 0 31(_ent(_in))))
		(_port(_int CIN -1 0 32(_ent(_in))))
		(_port(_int S -1 0 33(_ent(_out))))
		(_port(_int COUT -1 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . FA 2 -1)
)
I 000056 55 1943          1652468880963 \Add_sub_model\
(_unit VHDL(\add_sub\ 0 28(\Add_sub_model\ 0 41))
	(_version vef)
	(_time 1652468880964 2022.05.13 21:08:00)
	(_source(\../src/NBitAdder.vhd\))
	(_parameters tan)
	(_code 2b297e2f787c7b3d2d2c6d70792c2e2d292e782e78)
	(_ent
		(_time 1652456879200)
	)
	(_comp
		(FA
			(_object
				(_port(_int A -2 0 44(_ent (_in))))
				(_port(_int B -2 0 45(_ent (_in))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_port(_int S -2 0 47(_ent (_out))))
				(_port(_int COUT -2 0 48(_ent (_out))))
			)
		)
	)
	(_generate Loop1 0 54(_for 4 )
		(_inst adder 0 55(_comp FA)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((CIN)(temp(_object 1)))
				((S)(S(_object 1)))
				((COUT)(temp(_index 2)))
			)
			(_use(_ent . FA)
			)
		)
		(_object
			(_cnst(_int i 4 0 54(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int S 2 0 36(_ent(_out))))
		(_port(_int COUT -2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 51(_array -2((_dto c 6 i 0)))))
		(_sig(_int temp 3 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 54(_scalar (_to i 0 c 7))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_alias((temp(0))(CIN)))(_trgt(5(0)))(_sens(0)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Add_sub_model\ 8 -1)
)
I 000054 55 3842          1652468880971 \PartA_model\
(_unit VHDL(parta 0 28(\PartA_model\ 0 44))
	(_version vef)
	(_time 1652468880972 2022.05.13 21:08:00)
	(_source(\../src/PartA.vhd\))
	(_parameters tan)
	(_code 3a3a3c3f6a6c6c2d3c682b616b3c3b3d383d3e3c3b)
	(_ent
		(_time 1652456994694)
	)
	(_comp
		(\add_sub\
			(_object
				(_gen(_int n -1 0 47(_ent((i 16)))))
				(_port(_int CIN -2 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 51(_array -2((_dto c 3 i 0)))))
				(_port(_int A 5 0 51(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 52(_array -2((_dto c 4 i 0)))))
				(_port(_int B 6 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 53(_array -2((_dto c 5 i 0)))))
				(_port(_int S 7 0 53(_ent (_out))))
				(_port(_int COUT -2 0 54(_ent (_out))))
			)
		)
	)
	(_inst add1 0 61(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(_string \"0000000000000000"\))
			((S)(t))
			((COUT)(p))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add2 0 62(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(B))
			((S)(c))
			((COUT)(d))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add3 0 63(_comp \add_sub\)
		(_port
			((CIN)((i 3)))
			((A)(A))
			((B)(e))
			((S)(o))
			((COUT)(g))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add4 0 64(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(o))
			((B)(_string \"0001000100010001"\))
			((S)(h))
			((COUT)(i))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add5 0 65(_comp \add_sub\)
		(_port
			((CIN)((i 2)))
			((A)(A))
			((B)(_string \"0001000100010001"\))
			((S)(j))
			((COUT)(k))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 6 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 7 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -2((_dto i 1 i 0)))))
		(_port(_int S 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 37(_array -2((_dto c 8 i 0)))))
		(_port(_int F 3 0 37(_ent(_out))))
		(_port(_int COUT -2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 57(_array -2((_dto c 9 i 0)))))
		(_sig(_int t 4 0 57(_arch(_uni))))
		(_sig(_int c 4 0 57(_arch(_uni))))
		(_sig(_int e 4 0 57(_arch(_uni))))
		(_sig(_int o 4 0 57(_arch(_uni))))
		(_sig(_int h 4 0 57(_arch(_uni))))
		(_sig(_int j 4 0 57(_arch(_uni))))
		(_sig(_int p -2 0 58(_arch(_uni))))
		(_sig(_int d -2 0 58(_arch(_uni))))
		(_sig(_int g -2 0 58(_arch(_uni))))
		(_sig(_int i -2 0 58(_arch(_uni))))
		(_sig(_int k -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(8))(_sens(2)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(4))(_sens(0)(3)(6)(7)(9)(10)(11)))))
			(line__69(_arch 2 0 69(_assignment(_trgt(5))(_sens(0)(3)(12)(13)(14)(15)(16)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . \PartA_model\ 10 -1)
)
I 000052 55 1118          1652468880979 PartB_model
(_unit VHDL(partb 0 28(partb_model 0 43))
	(_version vef)
	(_time 1652468880980 2022.05.13 21:08:00)
	(_source(\../src/PartB.vhd\))
	(_parameters tan)
	(_code 3a3a3c3f6a6c6c2d3f6d28616b3c3b3d383d3e3c38)
	(_ent
		(_time 1652457224660)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -2((_dto i 1 i 0)))))
		(_port(_int S 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 37(_array -2((_dto c 3 i 0)))))
		(_port(_int F 3 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . PartB_model 4 -1)
)
I 000046 55 1168          1652468880985 PartC
(_unit VHDL(partc 0 28(partc 0 42))
	(_version vef)
	(_time 1652468880986 2022.05.13 21:08:00)
	(_source(\../src/PartC.vhd\))
	(_parameters tan)
	(_code 3a3a3c3f6a6c6c2d3f3b29616b3c3b3d383d3e3c39)
	(_ent
		(_time 1652457258132)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int CIN -2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -2((_dto i 1 i 0)))))
		(_port(_int S 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 2 i 0)))))
		(_port(_int F 2 0 36(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(3))(_sens(0(_range 3))(0(_index 4))(0(_range 5))(0(_range 6))(0(0))(0(_range 7))(1)(2))(_read(0(_range 8))(0(_index 9))(0(_range 10))(0(_range 11))(0(_range 12))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . PartC 13 -1)
)
I 000046 55 1106          1652468880991 PartD
(_unit VHDL(partd 0 28(partd 0 42))
	(_version vef)
	(_time 1652468880992 2022.05.13 21:08:00)
	(_source(\../src/PartD.vhd\))
	(_parameters tan)
	(_code 4a4a4c481a1c1c5d4f445e111b4c4b4d484d4e4c4e)
	(_ent
		(_time 1652457301189)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -2((_dto i 1 i 0)))))
		(_port(_int S 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 2 i 0)))))
		(_port(_int F 2 0 36(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(3))(_sens(0)(1(_index 3))(1(d_14_0))(2))(_read(1(_index 4))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . PartD 5 -1)
)
I 000044 55 5735          1652468880997 ALU
(_unit VHDL(alu 0 28(alu 0 47))
	(_version vef)
	(_time 1652468880998 2022.05.13 21:08:00)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4a4b4d48481c1b5c4e4a09111e4c4b4c194d4f4c4b)
	(_ent
		(_time 1652457344133)
	)
	(_comp
		(PartA
			(_object
				(_gen(_int n -1 0 50(_ent((i 16)))))
				(_port(_int CIN -2 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 54(_array -2((_dto c 9 i 0)))))
				(_port(_int A 10 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 55(_array -2((_dto c 10 i 0)))))
				(_port(_int B 11 0 55(_ent (_in))))
				(_port(_int S 4 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 57(_array -2((_dto c 11 i 0)))))
				(_port(_int F 12 0 57(_ent (_out))))
				(_port(_int COUT -2 0 58(_ent (_out))))
			)
		)
		(PartB
			(_object
				(_gen(_int n -1 0 63(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 67(_array -2((_dto c 12 i 0)))))
				(_port(_int A 10 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 68(_array -2((_dto c 13 i 0)))))
				(_port(_int B 11 0 68(_ent (_in))))
				(_port(_int S 5 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 70(_array -2((_dto c 14 i 0)))))
				(_port(_int F 12 0 70(_ent (_out))))
			)
		)
		(PartC
			(_object
				(_gen(_int n -1 0 75(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 78(_array -2((_dto c 15 i 0)))))
				(_port(_int A 10 0 78(_ent (_in))))
				(_port(_int CIN -2 0 79(_ent (_in))))
				(_port(_int S 6 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 81(_array -2((_dto c 16 i 0)))))
				(_port(_int F 11 0 81(_ent (_out))))
			)
		)
		(PartD
			(_object
				(_gen(_int n -1 0 86(_ent((i 16)))))
				(_port(_int CIN -2 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 90(_array -2((_dto c 17 i 0)))))
				(_port(_int A 10 0 90(_ent (_in))))
				(_port(_int S 7 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 92(_array -2((_dto c 18 i 0)))))
				(_port(_int F 11 0 92(_ent (_out))))
			)
		)
	)
	(_inst ParA 0 102(_comp PartA)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(o))
			((COUT)(g))
		)
		(_use(_ent . PartA)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((COUT)(COUT))
			)
		)
	)
	(_inst ParB 0 103(_comp PartB)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(l))
		)
		(_use(_ent . PartB)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParC 0 104(_comp PartC)
		(_port
			((A)(A))
			((CIN)(CIN))
			((S)(s1))
			((F)(c))
		)
		(_use(_ent . PartC)
			(_port
				((A)(A))
				((CIN)(CIN))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParD 0 105(_comp PartD)
		(_port
			((CIN)(CIN))
			((A)(A))
			((S)(s1))
			((F)(d))
		)
		(_use(_ent . PartD)
			(_port
				((CIN)(CIN))
				((A)(A))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_port(_int COUT -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 35(_array -2((_dto c 19 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 20 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -2((_dto i 3 i 0)))))
		(_port(_int S 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 38(_array -2((_dto c 21 i 0)))))
		(_port(_int F 3 0 38(_ent(_out))))
		(_port(_int Negative -2 0 39(_ent(_out))))
		(_port(_int Zero -2 0 40(_ent(_out))))
		(_port(_int Carry -2 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 69(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 80(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 91(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 95(_array -2((_dto i 1 i 0)))))
		(_sig(_int s1 8 0 95(_arch(_uni))))
		(_sig(_int s2 8 0 95(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 96(_array -2((_dto c 22 i 0)))))
		(_sig(_int o 9 0 96(_arch(_uni))))
		(_sig(_int l 9 0 96(_arch(_uni))))
		(_sig(_int c 9 0 96(_arch(_uni))))
		(_sig(_int d 9 0 96(_arch(_uni))))
		(_sig(_int e 9 0 96(_arch(_uni))))
		(_sig(_int g -2 0 97(_arch(_uni))))
		(_sig(_int h -2 0 97(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_alias((s1)(S(d_1_0))))(_trgt(9))(_sens(4(d_1_0))))))
			(line__100(_arch 1 0 100(_assignment(_alias((s2)(S(d_3_2))))(_trgt(10))(_sens(4(d_3_2))))))
			(line__106(_arch 2 0 106(_assignment(_trgt(15))(_sens(10)(11)(12)(13)(14)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(17))(_sens(10)(16)))))
			(line__108(_arch 4 0 108(_assignment(_trgt(6))(_sens(15(_index 23)))(_read(15(_index 24))))))
			(line__109(_arch 5 0 109(_assignment(_trgt(7))(_sens(15)))))
			(line__110(_arch 6 0 110(_assignment(_trgt(8))(_sens(17)))))
			(line__111(_arch 7 0 111(_assignment(_trgt(5))(_sens(15)))))
			(line__112(_arch 8 0 112(_assignment(_alias((COUT)(h)))(_simpleassign BUF)(_trgt(1))(_sens(17)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ALU 25 -1)
)
I 000060 55 2798          1652468881004 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1652468881005 2022.05.13 21:08:00)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 5a580f5b5f0d0f4c575c1f040b5e0e5c5f5c0e5c0c)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(50463234 33751811 33751554 33751811)
		(50528770 33751811 33751554 50529027)
		(33751554 33751811 50528770 33686018)
		(50463234 33751811 50528770 50463234)
		(33751554 33751811 50528770 33751554)
		(33751554 33751811 50528770 50528770)
		(50463234 33751811 50528770 33686274)
		(50463234 33751811 50528770 50463490)
		(50528770 33751811 50528770 33751810)
		(33751554 33751811 50528770 50529026)
		(50528770 33751811 50528770 33686019)
		(50463234 33751811 50528770 50463235)
		(50463234 33751811 50528770 33751555)
		(50463234 33751811 50528770 50528771)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000051 55 1003          1652468881012 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1652468881013 2022.05.13 21:08:01)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 5a580f5a090d0b4c5c5a4301085d5e5c5f5d585f09)
	(_ent
		(_time 1652457838329)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Dataout 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Register\ 3 -1)
)
I 000043 55 1183          1652468881020 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1652468881021 2022.05.13 21:08:01)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 5a5a5c59080c0e4c580c4a00085d5a5c595d5a5c59)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_sig(_int s1 2 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . PC 5 -1)
)
I 000050 55 1279          1652468881026 Control_U
(_unit VHDL(control_u 0 28(control_u 0 38))
	(_version vef)
	(_time 1652468881027 2022.05.13 21:08:01)
	(_source(\../src/ControlUnit .vhd\))
	(_parameters tan)
	(_code 69686c69363e687e6c6a7b336e6f3a6c3f6e6c6f6a)
	(_ent
		(_time 1652468624650)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int MR -2 0 31(_ent(_out))))
		(_port(_int MW -2 0 31(_ent(_out))))
		(_port(_int ALU_EN -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 5 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_sig(_int w -2 0 39(_arch(_uni))))
		(_sig(_int r -2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(5))(_sens(3)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2))(_sens(4)(5)))))
			(line__45(_arch 3 0 45(_assignment(_alias((MR)(r)))(_simpleassign BUF)(_trgt(0))(_sens(5)))))
			(line__46(_arch 4 0 46(_assignment(_alias((MW)(w)))(_simpleassign BUF)(_trgt(1))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . Control_U 6 -1)
)
I 000049 55 1105          1652468881032 ALU_Selc
(_unit VHDL(alu_selc 0 28(alu_selc 0 39))
	(_version vef)
	(_time 1652468881033 2022.05.13 21:08:01)
	(_source(\../src/ALU_Selc.vhd\))
	(_parameters tan)
	(_code 69686e69333f387c3e3b7a333d6f3a6f6a6f686f3a)
	(_ent
		(_time 1652467610421)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int EN -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 1 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int S 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686275)
		(50463235)
		(33751555)
		(50463491)
		(50528771)
		(33686018)
		(33751811)
		(50529027)
	)
	(_model . ALU_Selc 2 -1)
)
I 000043 55 724           1652468884653 FA
(_unit VHDL(fa 0 28(fa 0 40))
	(_version vef)
	(_time 1652468884654 2022.05.13 21:08:04)
	(_source(\../src/FA.vhd\))
	(_parameters tan)
	(_code 929c909d91c5c084929084c8c29494949394949493)
	(_ent
		(_time 1652456693024)
	)
	(_object
		(_port(_int A -1 0 30(_ent(_in))))
		(_port(_int B -1 0 31(_ent(_in))))
		(_port(_int CIN -1 0 32(_ent(_in))))
		(_port(_int S -1 0 33(_ent(_out))))
		(_port(_int COUT -1 0 34(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . FA 2 -1)
)
I 000056 55 1943          1652468884659 \Add_sub_model\
(_unit VHDL(\add_sub\ 0 28(\Add_sub_model\ 0 41))
	(_version vef)
	(_time 1652468884660 2022.05.13 21:08:04)
	(_source(\../src/NBitAdder.vhd\))
	(_parameters tan)
	(_code 929fc59d91c5c2849495d4c9c09597949097c197c1)
	(_ent
		(_time 1652456879200)
	)
	(_comp
		(FA
			(_object
				(_port(_int A -2 0 44(_ent (_in))))
				(_port(_int B -2 0 45(_ent (_in))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_port(_int S -2 0 47(_ent (_out))))
				(_port(_int COUT -2 0 48(_ent (_out))))
			)
		)
	)
	(_generate Loop1 0 54(_for 4 )
		(_inst adder 0 55(_comp FA)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((CIN)(temp(_object 1)))
				((S)(S(_object 1)))
				((COUT)(temp(_index 2)))
			)
			(_use(_ent . FA)
			)
		)
		(_object
			(_cnst(_int i 4 0 54(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int S 2 0 36(_ent(_out))))
		(_port(_int COUT -2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 51(_array -2((_dto c 6 i 0)))))
		(_sig(_int temp 3 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 54(_scalar (_to i 0 c 7))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_alias((temp(0))(CIN)))(_trgt(5(0)))(_sens(0)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Add_sub_model\ 8 -1)
)
I 000054 55 3842          1652468884667 \PartA_model\
(_unit VHDL(parta 0 28(\PartA_model\ 0 44))
	(_version vef)
	(_time 1652468884668 2022.05.13 21:08:04)
	(_source(\../src/PartA.vhd\))
	(_parameters tan)
	(_code a2ada6f5a1f4f4b5a4f0b3f9f3a4a3a5a0a5a6a4a3)
	(_ent
		(_time 1652456994694)
	)
	(_comp
		(\add_sub\
			(_object
				(_gen(_int n -1 0 47(_ent((i 16)))))
				(_port(_int CIN -2 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 51(_array -2((_dto c 3 i 0)))))
				(_port(_int A 5 0 51(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 52(_array -2((_dto c 4 i 0)))))
				(_port(_int B 6 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 53(_array -2((_dto c 5 i 0)))))
				(_port(_int S 7 0 53(_ent (_out))))
				(_port(_int COUT -2 0 54(_ent (_out))))
			)
		)
	)
	(_inst add1 0 61(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(_string \"0000000000000000"\))
			((S)(t))
			((COUT)(p))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add2 0 62(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(B))
			((S)(c))
			((COUT)(d))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add3 0 63(_comp \add_sub\)
		(_port
			((CIN)((i 3)))
			((A)(A))
			((B)(e))
			((S)(o))
			((COUT)(g))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add4 0 64(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(o))
			((B)(_string \"0001000100010001"\))
			((S)(h))
			((COUT)(i))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add5 0 65(_comp \add_sub\)
		(_port
			((CIN)((i 2)))
			((A)(A))
			((B)(_string \"0001000100010001"\))
			((S)(j))
			((COUT)(k))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 6 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 7 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -2((_dto i 1 i 0)))))
		(_port(_int S 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 37(_array -2((_dto c 8 i 0)))))
		(_port(_int F 3 0 37(_ent(_out))))
		(_port(_int COUT -2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 57(_array -2((_dto c 9 i 0)))))
		(_sig(_int t 4 0 57(_arch(_uni))))
		(_sig(_int c 4 0 57(_arch(_uni))))
		(_sig(_int e 4 0 57(_arch(_uni))))
		(_sig(_int o 4 0 57(_arch(_uni))))
		(_sig(_int h 4 0 57(_arch(_uni))))
		(_sig(_int j 4 0 57(_arch(_uni))))
		(_sig(_int p -2 0 58(_arch(_uni))))
		(_sig(_int d -2 0 58(_arch(_uni))))
		(_sig(_int g -2 0 58(_arch(_uni))))
		(_sig(_int i -2 0 58(_arch(_uni))))
		(_sig(_int k -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(8))(_sens(2)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(4))(_sens(0)(3)(6)(7)(9)(10)(11)))))
			(line__69(_arch 2 0 69(_assignment(_trgt(5))(_sens(0)(3)(12)(13)(14)(15)(16)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . \PartA_model\ 10 -1)
)
I 000052 55 1118          1652468884675 PartB_model
(_unit VHDL(partb 0 28(partb_model 0 43))
	(_version vef)
	(_time 1652468884676 2022.05.13 21:08:04)
	(_source(\../src/PartB.vhd\))
	(_parameters tan)
	(_code a2ada6f5a1f4f4b5a7f5b0f9f3a4a3a5a0a5a6a4a0)
	(_ent
		(_time 1652457224660)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -2((_dto i 1 i 0)))))
		(_port(_int S 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 37(_array -2((_dto c 3 i 0)))))
		(_port(_int F 3 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . PartB_model 4 -1)
)
I 000046 55 1168          1652468884681 PartC
(_unit VHDL(partc 0 28(partc 0 42))
	(_version vef)
	(_time 1652468884682 2022.05.13 21:08:04)
	(_source(\../src/PartC.vhd\))
	(_parameters tan)
	(_code b1beb5e5b1e7e7a6b4b0a2eae0b7b0b6b3b6b5b7b2)
	(_ent
		(_time 1652457258132)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int CIN -2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -2((_dto i 1 i 0)))))
		(_port(_int S 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 2 i 0)))))
		(_port(_int F 2 0 36(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(3))(_sens(0(_range 3))(0(_index 4))(0(_range 5))(0(_range 6))(0(0))(0(_range 7))(1)(2))(_read(0(_range 8))(0(_index 9))(0(_range 10))(0(_range 11))(0(_range 12))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . PartC 13 -1)
)
I 000046 55 1106          1652468884687 PartD
(_unit VHDL(partd 0 28(partd 0 42))
	(_version vef)
	(_time 1652468884688 2022.05.13 21:08:04)
	(_source(\../src/PartD.vhd\))
	(_parameters tan)
	(_code b1beb5e5b1e7e7a6b4bfa5eae0b7b0b6b3b6b5b7b5)
	(_ent
		(_time 1652457301189)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -2((_dto i 1 i 0)))))
		(_port(_int S 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 2 i 0)))))
		(_port(_int F 2 0 36(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(3))(_sens(0)(1(_index 3))(1(d_14_0))(2))(_read(1(_index 4))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . PartD 5 -1)
)
I 000044 55 5735          1652468884693 ALU
(_unit VHDL(alu 0 28(alu 0 47))
	(_version vef)
	(_time 1652468884694 2022.05.13 21:08:04)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b1bfb4e5e3e7e0a7b5b1f2eae5b7b0b7e2b6b4b7b0)
	(_ent
		(_time 1652457344133)
	)
	(_comp
		(PartA
			(_object
				(_gen(_int n -1 0 50(_ent((i 16)))))
				(_port(_int CIN -2 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 54(_array -2((_dto c 9 i 0)))))
				(_port(_int A 10 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 55(_array -2((_dto c 10 i 0)))))
				(_port(_int B 11 0 55(_ent (_in))))
				(_port(_int S 4 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 57(_array -2((_dto c 11 i 0)))))
				(_port(_int F 12 0 57(_ent (_out))))
				(_port(_int COUT -2 0 58(_ent (_out))))
			)
		)
		(PartB
			(_object
				(_gen(_int n -1 0 63(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 67(_array -2((_dto c 12 i 0)))))
				(_port(_int A 10 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 68(_array -2((_dto c 13 i 0)))))
				(_port(_int B 11 0 68(_ent (_in))))
				(_port(_int S 5 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 70(_array -2((_dto c 14 i 0)))))
				(_port(_int F 12 0 70(_ent (_out))))
			)
		)
		(PartC
			(_object
				(_gen(_int n -1 0 75(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 78(_array -2((_dto c 15 i 0)))))
				(_port(_int A 10 0 78(_ent (_in))))
				(_port(_int CIN -2 0 79(_ent (_in))))
				(_port(_int S 6 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 81(_array -2((_dto c 16 i 0)))))
				(_port(_int F 11 0 81(_ent (_out))))
			)
		)
		(PartD
			(_object
				(_gen(_int n -1 0 86(_ent((i 16)))))
				(_port(_int CIN -2 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 90(_array -2((_dto c 17 i 0)))))
				(_port(_int A 10 0 90(_ent (_in))))
				(_port(_int S 7 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 92(_array -2((_dto c 18 i 0)))))
				(_port(_int F 11 0 92(_ent (_out))))
			)
		)
	)
	(_inst ParA 0 102(_comp PartA)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(o))
			((COUT)(g))
		)
		(_use(_ent . PartA)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((COUT)(COUT))
			)
		)
	)
	(_inst ParB 0 103(_comp PartB)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(l))
		)
		(_use(_ent . PartB)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParC 0 104(_comp PartC)
		(_port
			((A)(A))
			((CIN)(CIN))
			((S)(s1))
			((F)(c))
		)
		(_use(_ent . PartC)
			(_port
				((A)(A))
				((CIN)(CIN))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParD 0 105(_comp PartD)
		(_port
			((CIN)(CIN))
			((A)(A))
			((S)(s1))
			((F)(d))
		)
		(_use(_ent . PartD)
			(_port
				((CIN)(CIN))
				((A)(A))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_port(_int COUT -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 35(_array -2((_dto c 19 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 20 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -2((_dto i 3 i 0)))))
		(_port(_int S 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 38(_array -2((_dto c 21 i 0)))))
		(_port(_int F 3 0 38(_ent(_out))))
		(_port(_int Negative -2 0 39(_ent(_out))))
		(_port(_int Zero -2 0 40(_ent(_out))))
		(_port(_int Carry -2 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 69(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 80(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 91(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 95(_array -2((_dto i 1 i 0)))))
		(_sig(_int s1 8 0 95(_arch(_uni))))
		(_sig(_int s2 8 0 95(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 96(_array -2((_dto c 22 i 0)))))
		(_sig(_int o 9 0 96(_arch(_uni))))
		(_sig(_int l 9 0 96(_arch(_uni))))
		(_sig(_int c 9 0 96(_arch(_uni))))
		(_sig(_int d 9 0 96(_arch(_uni))))
		(_sig(_int e 9 0 96(_arch(_uni))))
		(_sig(_int g -2 0 97(_arch(_uni))))
		(_sig(_int h -2 0 97(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_alias((s1)(S(d_1_0))))(_trgt(9))(_sens(4(d_1_0))))))
			(line__100(_arch 1 0 100(_assignment(_alias((s2)(S(d_3_2))))(_trgt(10))(_sens(4(d_3_2))))))
			(line__106(_arch 2 0 106(_assignment(_trgt(15))(_sens(10)(11)(12)(13)(14)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(17))(_sens(10)(16)))))
			(line__108(_arch 4 0 108(_assignment(_trgt(6))(_sens(15(_index 23)))(_read(15(_index 24))))))
			(line__109(_arch 5 0 109(_assignment(_trgt(7))(_sens(15)))))
			(line__110(_arch 6 0 110(_assignment(_trgt(8))(_sens(17)))))
			(line__111(_arch 7 0 111(_assignment(_trgt(5))(_sens(15)))))
			(line__112(_arch 8 0 112(_assignment(_alias((COUT)(h)))(_simpleassign BUF)(_trgt(1))(_sens(17)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ALU 25 -1)
)
I 000060 55 2798          1652468884699 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1652468884700 2022.05.13 21:08:04)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code c1cc9696949694d7ccc7849f90c595c7c4c795c797)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(50463234 33751811 33751554 33751811)
		(50528770 33751811 33751554 50529027)
		(33751554 33751811 50528770 33686018)
		(50463234 33751811 50528770 50463234)
		(33751554 33751811 50528770 33751554)
		(33751554 33751811 50528770 50528770)
		(50463234 33751811 50528770 33686274)
		(50463234 33751811 50528770 50463490)
		(50528770 33751811 50528770 33751810)
		(33751554 33751811 50528770 50529026)
		(50528770 33751811 50528770 33686019)
		(50463234 33751811 50528770 50463235)
		(50463234 33751811 50528770 33751555)
		(50463234 33751811 50528770 50528771)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000051 55 1003          1652468884707 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1652468884708 2022.05.13 21:08:04)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code c1cc9697c29690d7c7c1d89a93c6c5c7c4c6c3c492)
	(_ent
		(_time 1652457838329)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Dataout 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Register\ 3 -1)
)
I 000043 55 1183          1652468884715 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1652468884716 2022.05.13 21:08:04)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code c1cec594c39795d7c397d19b93c6c1c7c2c6c1c7c2)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_sig(_int s1 2 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)(4)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . PC 5 -1)
)
I 000050 55 1279          1652468884721 Control_U
(_unit VHDL(control_u 0 28(control_u 0 38))
	(_version vef)
	(_time 1652468884722 2022.05.13 21:08:04)
	(_source(\../src/ControlUnit .vhd\))
	(_parameters tan)
	(_code d1dfd6838686d0c6d4d2c38bd6d782d487d6d4d7d2)
	(_ent
		(_time 1652468624650)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int MR -2 0 31(_ent(_out))))
		(_port(_int MW -2 0 31(_ent(_out))))
		(_port(_int ALU_EN -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 5 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_sig(_int w -2 0 39(_arch(_uni))))
		(_sig(_int r -2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(5))(_sens(3)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2))(_sens(4)(5)))))
			(line__45(_arch 3 0 45(_assignment(_alias((MR)(r)))(_simpleassign BUF)(_trgt(0))(_sens(5)))))
			(line__46(_arch 4 0 46(_assignment(_alias((MW)(w)))(_simpleassign BUF)(_trgt(1))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . Control_U 6 -1)
)
I 000049 55 1105          1652468884727 ALU_Selc
(_unit VHDL(alu_selc 0 28(alu_selc 0 39))
	(_version vef)
	(_time 1652468884728 2022.05.13 21:08:04)
	(_source(\../src/ALU_Selc.vhd\))
	(_parameters tan)
	(_code e0eee5b3b3b6b1f5b7b2f3bab4e6b3e6e3e6e1e6b3)
	(_ent
		(_time 1652467610421)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int EN -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 1 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int S 1 0 33(_ent(_out))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686275)
		(50463235)
		(33751555)
		(50463491)
		(50528771)
		(33686018)
		(33751811)
		(50529027)
	)
	(_model . ALU_Selc 2 -1)
)
I 000043 55 724           1652469311049 FA
(_unit VHDL(fa 0 28(fa 0 39))
	(_version vef)
	(_time 1652469311050 2022.05.13 21:15:11)
	(_source(\../src/FA.vhd\))
	(_parameters tan)
	(_code 383e383d316f6a2e383a2e62683e3e3e393e3e3e39)
	(_ent
		(_time 1652456693024)
	)
	(_object
		(_port(_int A -1 0 30(_ent(_in))))
		(_port(_int B -1 0 31(_ent(_in))))
		(_port(_int CIN -1 0 32(_ent(_in))))
		(_port(_int S -1 0 33(_ent(_out))))
		(_port(_int COUT -1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . FA 2 -1)
)
I 000056 55 1943          1652469312977 \Add_sub_model\
(_unit VHDL(\add_sub\ 0 28(\Add_sub_model\ 0 41))
	(_version vef)
	(_time 1652469312978 2022.05.13 21:15:12)
	(_source(\../src/NBitAdder.vhd\))
	(_parameters tan)
	(_code babfbdeeeaedeaacbcbdfce1e8bdbfbcb8bfe9bfe9)
	(_ent
		(_time 1652456879200)
	)
	(_comp
		(FA
			(_object
				(_port(_int A -2 0 44(_ent (_in))))
				(_port(_int B -2 0 45(_ent (_in))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_port(_int S -2 0 47(_ent (_out))))
				(_port(_int COUT -2 0 48(_ent (_out))))
			)
		)
	)
	(_generate Loop1 0 54(_for 4 )
		(_inst adder 0 55(_comp FA)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((CIN)(temp(_object 1)))
				((S)(S(_object 1)))
				((COUT)(temp(_index 2)))
			)
			(_use(_ent . FA)
			)
		)
		(_object
			(_cnst(_int i 4 0 54(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int S 2 0 36(_ent(_out))))
		(_port(_int COUT -2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 51(_array -2((_dto c 6 i 0)))))
		(_sig(_int temp 3 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 54(_scalar (_to i 0 c 7))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_alias((temp(0))(CIN)))(_trgt(5(0)))(_sens(0)))))
			(line__57(_arch 1 0 57(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Add_sub_model\ 8 -1)
)
I 000054 55 3842          1652469314311 \PartA_model\
(_unit VHDL(parta 0 28(\PartA_model\ 0 44))
	(_version vef)
	(_time 1652469314312 2022.05.13 21:15:14)
	(_source(\../src/PartA.vhd\))
	(_parameters tan)
	(_code eaece8b9babcbcfdecb8fbb1bbecebede8edeeeceb)
	(_ent
		(_time 1652456994694)
	)
	(_comp
		(\add_sub\
			(_object
				(_gen(_int n -1 0 47(_ent((i 16)))))
				(_port(_int CIN -2 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 51(_array -2((_dto c 3 i 0)))))
				(_port(_int A 5 0 51(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 52(_array -2((_dto c 4 i 0)))))
				(_port(_int B 6 0 52(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 53(_array -2((_dto c 5 i 0)))))
				(_port(_int S 7 0 53(_ent (_out))))
				(_port(_int COUT -2 0 54(_ent (_out))))
			)
		)
	)
	(_inst add1 0 61(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(_string \"0000000000000000"\))
			((S)(t))
			((COUT)(p))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add2 0 62(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(B))
			((S)(c))
			((COUT)(d))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add3 0 63(_comp \add_sub\)
		(_port
			((CIN)((i 3)))
			((A)(A))
			((B)(e))
			((S)(o))
			((COUT)(g))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add4 0 64(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(o))
			((B)(_string \"0001000100010001"\))
			((S)(h))
			((COUT)(i))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add5 0 65(_comp \add_sub\)
		(_port
			((CIN)((i 2)))
			((A)(A))
			((B)(_string \"0001000100010001"\))
			((S)(j))
			((COUT)(k))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 6 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 7 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -2((_dto i 1 i 0)))))
		(_port(_int S 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 37(_array -2((_dto c 8 i 0)))))
		(_port(_int F 3 0 37(_ent(_out))))
		(_port(_int COUT -2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 57(_array -2((_dto c 9 i 0)))))
		(_sig(_int t 4 0 57(_arch(_uni))))
		(_sig(_int c 4 0 57(_arch(_uni))))
		(_sig(_int e 4 0 57(_arch(_uni))))
		(_sig(_int o 4 0 57(_arch(_uni))))
		(_sig(_int h 4 0 57(_arch(_uni))))
		(_sig(_int j 4 0 57(_arch(_uni))))
		(_sig(_int p -2 0 58(_arch(_uni))))
		(_sig(_int d -2 0 58(_arch(_uni))))
		(_sig(_int g -2 0 58(_arch(_uni))))
		(_sig(_int i -2 0 58(_arch(_uni))))
		(_sig(_int k -2 0 58(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(8))(_sens(2)))))
			(line__66(_arch 1 0 66(_assignment(_trgt(4))(_sens(0)(3)(6)(7)(9)(10)(11)))))
			(line__69(_arch 2 0 69(_assignment(_trgt(5))(_sens(0)(3)(12)(13)(14)(15)(16)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . \PartA_model\ 10 -1)
)
I 000052 55 1118          1652469315783 PartB_model
(_unit VHDL(partb 0 28(partb_model 0 43))
	(_version vef)
	(_time 1652469315784 2022.05.13 21:15:15)
	(_source(\../src/PartB.vhd\))
	(_parameters tan)
	(_code a7a1aff0a1f1f1b0a2f0b5fcf6a1a6a0a5a0a3a1a5)
	(_ent
		(_time 1652457224660)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -2((_dto i 1 i 0)))))
		(_port(_int S 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 37(_array -2((_dto c 3 i 0)))))
		(_port(_int F 3 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . PartB_model 4 -1)
)
I 000046 55 1168          1652469317366 PartC
(_unit VHDL(partc 0 28(partc 0 42))
	(_version vef)
	(_time 1652469317367 2022.05.13 21:15:17)
	(_source(\../src/PartC.vhd\))
	(_parameters tan)
	(_code d1d78483d18787c6d4d0c28a80d7d0d6d3d6d5d7d2)
	(_ent
		(_time 1652457258132)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int CIN -2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -2((_dto i 1 i 0)))))
		(_port(_int S 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 2 i 0)))))
		(_port(_int F 2 0 36(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(3))(_sens(0(_range 3))(0(_index 4))(0(_range 5))(0(_range 6))(0(0))(0(_range 7))(1)(2))(_read(0(_range 8))(0(_index 9))(0(_range 10))(0(_range 11))(0(_range 12))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . PartC 13 -1)
)
I 000046 55 1106          1652469319415 PartD
(_unit VHDL(partd 0 28(partd 0 42))
	(_version vef)
	(_time 1652469319416 2022.05.13 21:15:19)
	(_source(\../src/PartD.vhd\))
	(_parameters tan)
	(_code e0e5e6b3e1b6b6f7e5eef4bbb1e6e1e7e2e7e4e6e4)
	(_ent
		(_time 1652457301189)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -2((_dto i 1 i 0)))))
		(_port(_int S 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 2 i 0)))))
		(_port(_int F 2 0 36(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(3))(_sens(0)(1(_index 3))(1(d_14_0))(2))(_read(1(_index 4))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . PartD 5 -1)
)
I 000044 55 5735          1652469321671 ALU
(_unit VHDL(alu 0 28(alu 0 47))
	(_version vef)
	(_time 1652469321672 2022.05.13 21:15:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code aaaefdfda8fcfbbcaeaae9f1feacabacf9adafacab)
	(_ent
		(_time 1652457344133)
	)
	(_comp
		(PartA
			(_object
				(_gen(_int n -1 0 50(_ent((i 16)))))
				(_port(_int CIN -2 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 54(_array -2((_dto c 9 i 0)))))
				(_port(_int A 10 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 55(_array -2((_dto c 10 i 0)))))
				(_port(_int B 11 0 55(_ent (_in))))
				(_port(_int S 4 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 57(_array -2((_dto c 11 i 0)))))
				(_port(_int F 12 0 57(_ent (_out))))
				(_port(_int COUT -2 0 58(_ent (_out))))
			)
		)
		(PartB
			(_object
				(_gen(_int n -1 0 63(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 67(_array -2((_dto c 12 i 0)))))
				(_port(_int A 10 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 68(_array -2((_dto c 13 i 0)))))
				(_port(_int B 11 0 68(_ent (_in))))
				(_port(_int S 5 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 70(_array -2((_dto c 14 i 0)))))
				(_port(_int F 12 0 70(_ent (_out))))
			)
		)
		(PartC
			(_object
				(_gen(_int n -1 0 75(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 78(_array -2((_dto c 15 i 0)))))
				(_port(_int A 10 0 78(_ent (_in))))
				(_port(_int CIN -2 0 79(_ent (_in))))
				(_port(_int S 6 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 81(_array -2((_dto c 16 i 0)))))
				(_port(_int F 11 0 81(_ent (_out))))
			)
		)
		(PartD
			(_object
				(_gen(_int n -1 0 86(_ent((i 16)))))
				(_port(_int CIN -2 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 90(_array -2((_dto c 17 i 0)))))
				(_port(_int A 10 0 90(_ent (_in))))
				(_port(_int S 7 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 92(_array -2((_dto c 18 i 0)))))
				(_port(_int F 11 0 92(_ent (_out))))
			)
		)
	)
	(_inst ParA 0 102(_comp PartA)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(o))
			((COUT)(g))
		)
		(_use(_ent . PartA)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((COUT)(COUT))
			)
		)
	)
	(_inst ParB 0 103(_comp PartB)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(l))
		)
		(_use(_ent . PartB)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParC 0 104(_comp PartC)
		(_port
			((A)(A))
			((CIN)(CIN))
			((S)(s1))
			((F)(c))
		)
		(_use(_ent . PartC)
			(_port
				((A)(A))
				((CIN)(CIN))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParD 0 105(_comp PartD)
		(_port
			((CIN)(CIN))
			((A)(A))
			((S)(s1))
			((F)(d))
		)
		(_use(_ent . PartD)
			(_port
				((CIN)(CIN))
				((A)(A))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_port(_int COUT -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 35(_array -2((_dto c 19 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 20 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -2((_dto i 3 i 0)))))
		(_port(_int S 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 38(_array -2((_dto c 21 i 0)))))
		(_port(_int F 3 0 38(_ent(_out))))
		(_port(_int Negative -2 0 39(_ent(_out))))
		(_port(_int Zero -2 0 40(_ent(_out))))
		(_port(_int Carry -2 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 69(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 80(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 91(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 95(_array -2((_dto i 1 i 0)))))
		(_sig(_int s1 8 0 95(_arch(_uni))))
		(_sig(_int s2 8 0 95(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 96(_array -2((_dto c 22 i 0)))))
		(_sig(_int o 9 0 96(_arch(_uni))))
		(_sig(_int l 9 0 96(_arch(_uni))))
		(_sig(_int c 9 0 96(_arch(_uni))))
		(_sig(_int d 9 0 96(_arch(_uni))))
		(_sig(_int e 9 0 96(_arch(_uni))))
		(_sig(_int g -2 0 97(_arch(_uni))))
		(_sig(_int h -2 0 97(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_alias((s1)(S(d_1_0))))(_trgt(9))(_sens(4(d_1_0))))))
			(line__100(_arch 1 0 100(_assignment(_alias((s2)(S(d_3_2))))(_trgt(10))(_sens(4(d_3_2))))))
			(line__106(_arch 2 0 106(_assignment(_trgt(15))(_sens(10)(11)(12)(13)(14)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(17))(_sens(10)(16)))))
			(line__108(_arch 4 0 108(_assignment(_trgt(6))(_sens(15(_index 23)))(_read(15(_index 24))))))
			(line__109(_arch 5 0 109(_assignment(_trgt(7))(_sens(15)))))
			(line__110(_arch 6 0 110(_assignment(_trgt(8))(_sens(17)))))
			(line__111(_arch 7 0 111(_assignment(_trgt(5))(_sens(15)))))
			(line__112(_arch 8 0 112(_assignment(_alias((COUT)(h)))(_simpleassign BUF)(_trgt(1))(_sens(17)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ALU 25 -1)
)
I 000060 55 2798          1652469323423 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1652469323424 2022.05.13 21:15:23)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 8f89da838dd8da998289cad1de8bdb898a89db89d9)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(50463234 33751811 33751554 33751811)
		(50528770 33751811 33751554 50529027)
		(33751554 33751811 50528770 33686018)
		(50463234 33751811 50528770 50463234)
		(33751554 33751811 50528770 33751554)
		(33751554 33751811 50528770 50528770)
		(50463234 33751811 50528770 33686274)
		(50463234 33751811 50528770 50463490)
		(50528770 33751811 50528770 33751810)
		(33751554 33751811 50528770 50529026)
		(50528770 33751811 50528770 33686019)
		(50463234 33751811 50528770 50463235)
		(50463234 33751811 50528770 33751555)
		(50463234 33751811 50528770 50528771)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000051 55 1003          1652469325333 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1652469325334 2022.05.13 21:15:25)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 020404070255531404021b59500506040705000751)
	(_ent
		(_time 1652457838329)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Dataout 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Register\ 3 -1)
)
I 000043 55 1183          1652469327640 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1652469327641 2022.05.13 21:15:27)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code fbf8fdabaaadafedf9adeba1a9fcfbfdf8fcfbfdf8)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_sig(_int s1 2 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . PC 5 -1)
)
I 000050 55 1279          1652469330255 Control_U
(_unit VHDL(control_u 0 28(control_u 0 38))
	(_version vef)
	(_time 1652469330256 2022.05.13 21:15:30)
	(_source(\../src/ControlUnit .vhd\))
	(_parameters tan)
	(_code 2c2f2e28297b2d3b292f3e762b2a7f297a2b292a2f)
	(_ent
		(_time 1652468624650)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int MR -2 0 31(_ent(_out))))
		(_port(_int MW -2 0 31(_ent(_out))))
		(_port(_int ALU_EN -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 5 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_sig(_int w -2 0 39(_arch(_uni))))
		(_sig(_int r -2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(5))(_sens(3)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2))(_sens(4)(5)))))
			(line__45(_arch 3 0 45(_assignment(_alias((MR)(r)))(_simpleassign BUF)(_trgt(0))(_sens(5)))))
			(line__46(_arch 4 0 46(_assignment(_alias((MW)(w)))(_simpleassign BUF)(_trgt(1))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . Control_U 6 -1)
)
I 000050 55 713           1652688244883 Processor
(_unit VHDL(processor 0 28(processor 0 40))
	(_version vef)
	(_time 1652688244884 2022.05.16 10:04:04)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 26732223227124302422337d742125207021242126)
	(_ent
		(_time 1652688244881)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 33(_array -2((_dto i 15 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_port(_int AC 0 0 34(_ent(_in))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000060 55 2798          1652688481189 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1652688481190 2022.05.16 10:08:01)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 2f2e2a292d787a3922296a717e2b7b292a297b2979)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(6)(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0)))(_sens(0)(1))(_mon)(_read(2)(3)(4)(5)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(50463234 33751811 33751554 33751811)
		(50528770 33751811 33751554 50529027)
		(33751554 33751811 50528770 33686018)
		(50463234 33751811 50528770 50463234)
		(33751554 33751811 50528770 33751554)
		(33751554 33751811 50528770 50528770)
		(50463234 33751811 50528770 33686274)
		(50463234 33751811 50528770 50463490)
		(50528770 33751811 50528770 33751810)
		(33751554 33751811 50528770 50529026)
		(50528770 33751811 50528770 33686019)
		(50463234 33751811 50528770 50463235)
		(50463234 33751811 50528770 33751555)
		(50463234 33751811 50528770 50528771)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000060 55 2798          1652688504276 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1652688504277 2022.05.16 10:08:24)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 65313f67343230736863203b346131636063316333)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(50463234 33751811 33751554 33751811)
		(50528770 33751811 33751554 50529027)
		(33751554 33751811 50528770 33686018)
		(50463234 33751811 50528770 50463234)
		(33751554 33751811 50528770 33751554)
		(33751554 33751811 50528770 50528770)
		(50463234 33751811 50528770 33686274)
		(50463234 33751811 50528770 50463490)
		(50528770 33751811 50528770 33751810)
		(33751554 33751811 50528770 50529026)
		(50528770 33751811 50528770 33686019)
		(50463234 33751811 50528770 50463235)
		(50463234 33751811 50528770 33751555)
		(50463234 33751811 50528770 50528771)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000050 55 997           1652688726808 Processor
(_unit VHDL(processor 0 28(processor 0 40))
	(_version vef)
	(_time 1652688726809 2022.05.16 10:12:06)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code a8affdfea2ffaabeaea8bdf3faafabaefeafaaafa8)
	(_ent
		(_time 1652688726806)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 0 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int AC 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 101(_array -2((_dto i 3 i 0)))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 2 -1)
)
I 000049 55 1148          1652905729556 ALU_Selc
(_unit VHDL(alu_selc 0 28(alu_selc 0 40))
	(_version vef)
	(_time 1652905729557 2022.05.18 22:28:49)
	(_source(\../src/ALU_Selc.vhd\))
	(_parameters tan)
	(_code 8486808ad3d2d591d3d597ded082d78287828582d7)
	(_ent
		(_time 1652905729554)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int EN -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 1 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int S 1 0 33(_ent(_out))))
		(_port(_int Carry -2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686275)
		(50463235)
		(33751555)
		(50463491)
		(50528771)
		(33686018)
		(33751811)
		(50529027)
	)
	(_model . ALU_Selc 2 -1)
)
I 000049 55 1148          1652905743462 ALU_Selc
(_unit VHDL(alu_selc 0 28(alu_selc 0 40))
	(_version vef)
	(_time 1652905743463 2022.05.18 22:29:03)
	(_source(\../src/ALU_Selc.vhd\))
	(_parameters tan)
	(_code e6e7b5b5b3b0b7f3b1b7f5bcb2e0b5e0e5e0e7e0b5)
	(_ent
		(_time 1652905729553)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int EN -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 1 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int S 1 0 33(_ent(_out))))
		(_port(_int Carry -2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686275)
		(50463235)
		(33751555)
		(50463491)
		(50528771)
		(33686018)
		(33751811)
		(50529027)
	)
	(_model . ALU_Selc 2 -1)
)
I 000049 55 1213          1652905864744 ALU_Selc
(_unit VHDL(alu_selc 0 28(alu_selc 0 40))
	(_version vef)
	(_time 1652905864745 2022.05.18 22:31:04)
	(_source(\../src/ALU_Selc.vhd\))
	(_parameters tan)
	(_code 97949398c3c1c682c39184cdc391c49194919691c4)
	(_ent
		(_time 1652905729553)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int EN -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 2 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int S 1 0 33(_ent(_out))))
		(_port(_int Carry -2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__58(_arch 1 0 58(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686275)
		(50463235)
		(33751555)
		(50463491)
		(50528771)
		(33686018)
		(33751811)
		(50529027)
	)
	(_model . ALU_Selc 3 -1)
)
I 000050 55 1805          1652906389126 Processor
(_unit VHDL(processor 0 28(processor 0 40))
	(_version vef)
	(_time 1652906389127 2022.05.18 22:39:49)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code fefcfbafa9a9fce8f8faeba5acf9fdf8a8f9fcf9fe)
	(_ent
		(_time 1652688726805)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 81(_ent((i 16)))))
				(_port(_int Rst -2 0 83(_ent (_in))))
				(_port(_int CLK -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 85(_array -2((_dto c 0 i 0)))))
				(_port(_int PCin 5 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 86(_array -2((_dto c 1 i 0)))))
				(_port(_int PCout 6 0 86(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 107(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(PCin))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int AC 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 101(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 4 i 0)))))
		(_sig(_int pcout 4 0 104(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 5 -1)
)
I 000050 55 3811          1652907075655 Processor
(_unit VHDL(processor 0 28(processor 0 40))
	(_version vef)
	(_time 1652907075656 2022.05.18 22:51:15)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code c1959795c296c3d7c7c2d49a93c6c2c797c6c3c6c1)
	(_ent
		(_time 1652688726805)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 81(_ent((i 16)))))
				(_port(_int Rst -2 0 83(_ent (_in))))
				(_port(_int CLK -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 85(_array -2((_dto c 0 i 0)))))
				(_port(_int PCin 5 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 86(_array -2((_dto c 1 i 0)))))
				(_port(_int PCout 6 0 86(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 59(_ent((i 16)))))
				(_port(_int clk -2 0 62(_ent (_in))))
				(_port(_int rst -2 0 63(_ent (_in))))
				(_port(_int MR -2 0 64(_ent (_in))))
				(_port(_int MW -2 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 66(_array -2((_dto c 2 i 0)))))
				(_port(_int address 5 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 67(_array -2((_dto c 3 i 0)))))
				(_port(_int WD 6 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 68(_array -2((_dto c 4 i 0)))))
				(_port(_int RD 7 0 68(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 72(_ent((i 16)))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_port(_int Rst -2 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 76(_array -2((_dto c 5 i 0)))))
				(_port(_int Datain 5 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 77(_array -2((_dto c 6 i 0)))))
				(_port(_int Dataout 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 108(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(PCin))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst m_m 0 109(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 110(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 7 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 8 i 0)))))
		(_port(_int AC 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 101(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 104(_arch(_uni))))
		(_sig(_int mw -2 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 105(_array -2((_dto c 9 i 0)))))
		(_sig(_int pcout 4 0 105(_arch(_uni))))
		(_sig(_int addr 4 0 105(_arch(_uni))))
		(_sig(_int wd 4 0 105(_arch(_uni))))
		(_sig(_int rd 4 0 105(_arch(_uni))))
		(_sig(_int data_in 4 0 105(_arch(_uni))))
		(_sig(_int data_out 4 0 105(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 10 -1)
)
I 000050 55 4516          1652907797084 Processor
(_unit VHDL(processor 0 28(processor 0 40))
	(_version vef)
	(_time 1652907797085 2022.05.18 23:03:17)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code cf9cce9b9b98cdd9c9cfda949dc8ccc999c8cdc8cf)
	(_ent
		(_time 1652688726805)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 81(_ent((i 16)))))
				(_port(_int Rst -2 0 83(_ent (_in))))
				(_port(_int CLK -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 85(_array -2((_dto c 0 i 0)))))
				(_port(_int PCin 5 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 86(_array -2((_dto c 1 i 0)))))
				(_port(_int PCout 6 0 86(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 90(_ent((i 16)))))
				(_port(_int MR -2 0 92(_ent (_out))))
				(_port(_int MW -2 0 92(_ent (_out))))
				(_port(_int ALU_EN -2 0 92(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 93(_array -2((_dto c 2 i 12)))))
				(_port(_int OPcode 5 0 93(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 59(_ent((i 16)))))
				(_port(_int clk -2 0 62(_ent (_in))))
				(_port(_int rst -2 0 63(_ent (_in))))
				(_port(_int MR -2 0 64(_ent (_in))))
				(_port(_int MW -2 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int address 5 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 67(_array -2((_dto c 4 i 0)))))
				(_port(_int WD 6 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 68(_array -2((_dto c 5 i 0)))))
				(_port(_int RD 7 0 68(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 72(_ent((i 16)))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_port(_int Rst -2 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 76(_array -2((_dto c 6 i 0)))))
				(_port(_int Datain 5 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 77(_array -2((_dto c 7 i 0)))))
				(_port(_int Dataout 6 0 77(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 108(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(PCin))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 109(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode(_range 8)))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 110(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 111(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 9 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 10 i 0)))))
		(_port(_int AC 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 101(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 104(_arch(_uni))))
		(_sig(_int mw -2 0 104(_arch(_uni))))
		(_sig(_int aluen -2 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 105(_array -2((_dto c 11 i 0)))))
		(_sig(_int pcout 4 0 105(_arch(_uni))))
		(_sig(_int addr 4 0 105(_arch(_uni))))
		(_sig(_int wd 4 0 105(_arch(_uni))))
		(_sig(_int rd 4 0 105(_arch(_uni))))
		(_sig(_int data_in 4 0 105(_arch(_uni))))
		(_sig(_int data_out 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 12 -1)
)
I 000050 55 5317          1652908611503 Processor
(_unit VHDL(processor 0 28(processor 0 40))
	(_version vef)
	(_time 1652908611504 2022.05.18 23:16:51)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 2521732022722733232a307e772226237322272225)
	(_ent
		(_time 1652688726805)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 81(_ent((i 16)))))
				(_port(_int Rst -2 0 83(_ent (_in))))
				(_port(_int CLK -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 85(_array -2((_dto c 0 i 0)))))
				(_port(_int PCin 6 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 86(_array -2((_dto c 1 i 0)))))
				(_port(_int PCout 7 0 86(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 90(_ent((i 16)))))
				(_port(_int MR -2 0 92(_ent (_out))))
				(_port(_int MW -2 0 92(_ent (_out))))
				(_port(_int ALU_EN -2 0 92(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 93(_array -2((_dto c 2 i 12)))))
				(_port(_int OPcode 6 0 93(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 59(_ent((i 16)))))
				(_port(_int clk -2 0 62(_ent (_in))))
				(_port(_int rst -2 0 63(_ent (_in))))
				(_port(_int MR -2 0 64(_ent (_in))))
				(_port(_int MW -2 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int address 6 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 67(_array -2((_dto c 4 i 0)))))
				(_port(_int WD 7 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 68(_array -2((_dto c 5 i 0)))))
				(_port(_int RD 8 0 68(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 72(_ent((i 16)))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_port(_int Rst -2 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 76(_array -2((_dto c 6 i 0)))))
				(_port(_int Datain 6 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 77(_array -2((_dto c 7 i 0)))))
				(_port(_int Dataout 7 0 77(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 97(_ent((i 16)))))
				(_port(_int EN -2 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 100(_array -2((_dto c 8 i 12)))))
				(_port(_int OPcode 6 0 100(_ent (_in))))
				(_port(_int S 3 0 101(_ent (_out))))
				(_port(_int Carry -2 0 102(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(PCin))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 112(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 113(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 114(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 9 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 10 i 0)))))
		(_port(_int AC 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 101(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 105(_arch(_uni))))
		(_sig(_int mw -2 0 105(_arch(_uni))))
		(_sig(_int aluen -2 0 105(_arch(_uni))))
		(_sig(_int Cin -2 0 105(_arch(_uni))))
		(_sig(_int Cout -2 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 106(_array -2((_dto c 11 i 0)))))
		(_sig(_int pcout 4 0 106(_arch(_uni))))
		(_sig(_int addr 4 0 106(_arch(_uni))))
		(_sig(_int wd 4 0 106(_arch(_uni))))
		(_sig(_int rd 4 0 106(_arch(_uni))))
		(_sig(_int data_in 4 0 106(_arch(_uni))))
		(_sig(_int data_out 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 107(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 5 0 107(_arch(_uni))))
		(_sig(_int opcode 5 0 107(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 12 -1)
)
I 000044 55 5747          1652915394109 ALU
(_unit VHDL(alu 0 28(alu 0 47))
	(_version vef)
	(_time 1652915394110 2022.05.19 01:09:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a7f3f2f0f3f1f6b1a3a7e4fcf3a1a6a1f4a0a2a1a6)
	(_ent
		(_time 1652915394107)
	)
	(_comp
		(PartA
			(_object
				(_gen(_int n -1 0 50(_ent((i 16)))))
				(_port(_int CIN -2 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 54(_array -2((_dto c 9 i 0)))))
				(_port(_int A 10 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 55(_array -2((_dto c 10 i 0)))))
				(_port(_int B 11 0 55(_ent (_in))))
				(_port(_int S 4 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 57(_array -2((_dto c 11 i 0)))))
				(_port(_int F 12 0 57(_ent (_out))))
				(_port(_int COUT -2 0 58(_ent (_out))))
			)
		)
		(PartB
			(_object
				(_gen(_int n -1 0 63(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 67(_array -2((_dto c 12 i 0)))))
				(_port(_int A 10 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 68(_array -2((_dto c 13 i 0)))))
				(_port(_int B 11 0 68(_ent (_in))))
				(_port(_int S 5 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 70(_array -2((_dto c 14 i 0)))))
				(_port(_int F 12 0 70(_ent (_out))))
			)
		)
		(PartC
			(_object
				(_gen(_int n -1 0 75(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 78(_array -2((_dto c 15 i 0)))))
				(_port(_int A 10 0 78(_ent (_in))))
				(_port(_int CIN -2 0 79(_ent (_in))))
				(_port(_int S 6 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 81(_array -2((_dto c 16 i 0)))))
				(_port(_int F 11 0 81(_ent (_out))))
			)
		)
		(PartD
			(_object
				(_gen(_int n -1 0 86(_ent((i 16)))))
				(_port(_int CIN -2 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 90(_array -2((_dto c 17 i 0)))))
				(_port(_int A 10 0 90(_ent (_in))))
				(_port(_int S 7 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 92(_array -2((_dto c 18 i 0)))))
				(_port(_int F 11 0 92(_ent (_out))))
			)
		)
	)
	(_inst ParA 0 102(_comp PartA)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(o))
			((COUT)(g))
		)
		(_use(_ent . PartA)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((COUT)(COUT))
			)
		)
	)
	(_inst ParB 0 103(_comp PartB)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(l))
		)
		(_use(_ent . PartB)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParC 0 104(_comp PartC)
		(_port
			((A)(A))
			((CIN)(CIN))
			((S)(s1))
			((F)(c))
		)
		(_use(_ent . PartC)
			(_port
				((A)(A))
				((CIN)(CIN))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParD 0 105(_comp PartD)
		(_port
			((CIN)(CIN))
			((A)(A))
			((S)(s1))
			((F)(d))
		)
		(_use(_ent . PartD)
			(_port
				((CIN)(CIN))
				((A)(A))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_port(_int COUT -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 35(_array -2((_dto c 19 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 20 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -2((_dto i 3 i 0)))))
		(_port(_int S 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 38(_array -2((_dto c 21 i 0)))))
		(_port(_int F 3 0 38(_ent(_out))))
		(_port(_int Negativeflag -2 0 39(_ent(_out))))
		(_port(_int Zeroflag -2 0 40(_ent(_out))))
		(_port(_int Carryflag -2 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 69(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 80(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 91(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 95(_array -2((_dto i 1 i 0)))))
		(_sig(_int s1 8 0 95(_arch(_uni))))
		(_sig(_int s2 8 0 95(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 96(_array -2((_dto c 22 i 0)))))
		(_sig(_int o 9 0 96(_arch(_uni))))
		(_sig(_int l 9 0 96(_arch(_uni))))
		(_sig(_int c 9 0 96(_arch(_uni))))
		(_sig(_int d 9 0 96(_arch(_uni))))
		(_sig(_int e 9 0 96(_arch(_uni))))
		(_sig(_int g -2 0 97(_arch(_uni))))
		(_sig(_int h -2 0 97(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_alias((s1)(S(d_1_0))))(_trgt(9))(_sens(4(d_1_0))))))
			(line__100(_arch 1 0 100(_assignment(_alias((s2)(S(d_3_2))))(_trgt(10))(_sens(4(d_3_2))))))
			(line__106(_arch 2 0 106(_assignment(_trgt(15))(_sens(10)(11)(12)(13)(14)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(17))(_sens(10)(16)))))
			(line__108(_arch 4 0 108(_assignment(_trgt(6))(_sens(15(_index 23)))(_read(15(_index 24))))))
			(line__109(_arch 5 0 109(_assignment(_trgt(7))(_sens(15)))))
			(line__110(_arch 6 0 110(_assignment(_trgt(8))(_sens(17)))))
			(line__111(_arch 7 0 111(_assignment(_trgt(5))(_sens(15)))))
			(line__112(_arch 8 0 112(_assignment(_alias((COUT)(h)))(_simpleassign BUF)(_trgt(1))(_sens(17)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ALU 25 -1)
)
I 000050 55 7156          1652915431252 Processor
(_unit VHDL(processor 0 28(processor 0 40))
	(_version vef)
	(_time 1652915431253 2022.05.19 01:10:31)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code cbc89e9f9b9cc9ddcd9cde9099ccc8cd9dccc9cccb)
	(_ent
		(_time 1652688726805)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 81(_ent((i 16)))))
				(_port(_int Rst -2 0 83(_ent (_in))))
				(_port(_int CLK -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 85(_array -2((_dto c 0 i 0)))))
				(_port(_int PCin 6 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 86(_array -2((_dto c 1 i 0)))))
				(_port(_int PCout 7 0 86(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 90(_ent((i 16)))))
				(_port(_int MR -2 0 92(_ent (_out))))
				(_port(_int MW -2 0 92(_ent (_out))))
				(_port(_int ALU_EN -2 0 92(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 93(_array -2((_dto c 2 i 12)))))
				(_port(_int OPcode 6 0 93(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 59(_ent((i 16)))))
				(_port(_int clk -2 0 62(_ent (_in))))
				(_port(_int rst -2 0 63(_ent (_in))))
				(_port(_int MR -2 0 64(_ent (_in))))
				(_port(_int MW -2 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int address 6 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 67(_array -2((_dto c 4 i 0)))))
				(_port(_int WD 7 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 68(_array -2((_dto c 5 i 0)))))
				(_port(_int RD 8 0 68(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 72(_ent((i 16)))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_port(_int Rst -2 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 76(_array -2((_dto c 6 i 0)))))
				(_port(_int Datain 6 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 77(_array -2((_dto c 7 i 0)))))
				(_port(_int Dataout 7 0 77(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 97(_ent((i 16)))))
				(_port(_int EN -2 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 100(_array -2((_dto c 8 i 12)))))
				(_port(_int OPcode 6 0 100(_ent (_in))))
				(_port(_int S 3 0 101(_ent (_out))))
				(_port(_int Carry -2 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 43(_ent((i 16)))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_port(_int COUT -2 0 47(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 48(_array -2((_dto c 9 i 0)))))
				(_port(_int A 6 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 49(_array -2((_dto c 10 i 0)))))
				(_port(_int B 7 0 49(_ent (_in))))
				(_port(_int S 2 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 51(_array -2((_dto c 11 i 0)))))
				(_port(_int F 8 0 51(_ent (_out))))
				(_port(_int Negativeflag -2 0 52(_ent (_out))))
				(_port(_int Zeroflag -2 0 53(_ent (_out))))
				(_port(_int Carryflag -2 0 54(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(PCin))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 112(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf1 0 113(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in1))
			((Dataout)(data_out1))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 114(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 115(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(A))
			((B)(B))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_inst buf2 0 116(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in2))
			((Dataout)(data_out2))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 12 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 13 i 0)))))
		(_port(_int AC 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 101(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 105(_arch(_uni))))
		(_sig(_int mw -2 0 105(_arch(_uni))))
		(_sig(_int aluen -2 0 105(_arch(_uni))))
		(_sig(_int Cin -2 0 105(_arch(_uni))))
		(_sig(_int Cout -2 0 105(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 105(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 105(_arch(_uni))))
		(_sig(_int Carryflag -2 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 106(_array -2((_dto c 14 i 0)))))
		(_sig(_int pcout 4 0 106(_arch(_uni))))
		(_sig(_int addr 4 0 106(_arch(_uni))))
		(_sig(_int wd 4 0 106(_arch(_uni))))
		(_sig(_int rd 4 0 106(_arch(_uni))))
		(_sig(_int data_in1 4 0 106(_arch(_uni))))
		(_sig(_int data_out1 4 0 106(_arch(_uni))))
		(_sig(_int A 4 0 106(_arch(_uni))))
		(_sig(_int B 4 0 106(_arch(_uni))))
		(_sig(_int F 4 0 106(_arch(_uni))))
		(_sig(_int data_in2 4 0 106(_arch(_uni))))
		(_sig(_int data_out2 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 107(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 5 0 107(_arch(_uni))))
		(_sig(_int opcode 5 0 107(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 15 -1)
)
I 000044 55 5747          1652916213038 ALU
(_unit VHDL(alu 0 28(alu 0 47))
	(_version vef)
	(_time 1652916213039 2022.05.19 01:23:33)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code ece9bbbfecbabdfae8ecafb7b8eaedeabfebe9eaed)
	(_ent
		(_time 1652915394106)
	)
	(_comp
		(PartA
			(_object
				(_gen(_int n -1 0 50(_ent((i 16)))))
				(_port(_int CIN -2 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 54(_array -2((_dto c 9 i 0)))))
				(_port(_int A 10 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 55(_array -2((_dto c 10 i 0)))))
				(_port(_int B 11 0 55(_ent (_in))))
				(_port(_int S 4 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 57(_array -2((_dto c 11 i 0)))))
				(_port(_int F 12 0 57(_ent (_out))))
				(_port(_int COUT -2 0 58(_ent (_out))))
			)
		)
		(PartB
			(_object
				(_gen(_int n -1 0 63(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 67(_array -2((_dto c 12 i 0)))))
				(_port(_int A 10 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 68(_array -2((_dto c 13 i 0)))))
				(_port(_int B 11 0 68(_ent (_in))))
				(_port(_int S 5 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 70(_array -2((_dto c 14 i 0)))))
				(_port(_int F 12 0 70(_ent (_out))))
			)
		)
		(PartC
			(_object
				(_gen(_int n -1 0 75(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 78(_array -2((_dto c 15 i 0)))))
				(_port(_int A 10 0 78(_ent (_in))))
				(_port(_int CIN -2 0 79(_ent (_in))))
				(_port(_int S 6 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 81(_array -2((_dto c 16 i 0)))))
				(_port(_int F 11 0 81(_ent (_out))))
			)
		)
		(PartD
			(_object
				(_gen(_int n -1 0 86(_ent((i 16)))))
				(_port(_int CIN -2 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 90(_array -2((_dto c 17 i 0)))))
				(_port(_int A 10 0 90(_ent (_in))))
				(_port(_int S 7 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 92(_array -2((_dto c 18 i 0)))))
				(_port(_int F 11 0 92(_ent (_out))))
			)
		)
	)
	(_inst ParA 0 102(_comp PartA)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(o))
			((COUT)(g))
		)
		(_use(_ent . PartA)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((COUT)(COUT))
			)
		)
	)
	(_inst ParB 0 103(_comp PartB)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(l))
		)
		(_use(_ent . PartB)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParC 0 104(_comp PartC)
		(_port
			((A)(A))
			((CIN)(CIN))
			((S)(s1))
			((F)(c))
		)
		(_use(_ent . PartC)
			(_port
				((A)(A))
				((CIN)(CIN))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParD 0 105(_comp PartD)
		(_port
			((CIN)(CIN))
			((A)(A))
			((S)(s1))
			((F)(d))
		)
		(_use(_ent . PartD)
			(_port
				((CIN)(CIN))
				((A)(A))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_port(_int COUT -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 35(_array -2((_dto c 19 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 20 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -2((_dto i 3 i 0)))))
		(_port(_int S 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 38(_array -2((_dto c 21 i 0)))))
		(_port(_int F 3 0 38(_ent(_out))))
		(_port(_int Negativeflag -2 0 39(_ent(_out))))
		(_port(_int Zeroflag -2 0 40(_ent(_out))))
		(_port(_int Carryflag -2 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 69(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 80(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 91(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 95(_array -2((_dto i 1 i 0)))))
		(_sig(_int s1 8 0 95(_arch(_uni))))
		(_sig(_int s2 8 0 95(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 96(_array -2((_dto c 22 i 0)))))
		(_sig(_int o 9 0 96(_arch(_uni))))
		(_sig(_int l 9 0 96(_arch(_uni))))
		(_sig(_int c 9 0 96(_arch(_uni))))
		(_sig(_int d 9 0 96(_arch(_uni))))
		(_sig(_int e 9 0 96(_arch(_uni))))
		(_sig(_int g -2 0 97(_arch(_uni))))
		(_sig(_int h -2 0 97(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_alias((s1)(S(d_1_0))))(_trgt(9))(_sens(4(d_1_0))))))
			(line__100(_arch 1 0 100(_assignment(_alias((s2)(S(d_3_2))))(_trgt(10))(_sens(4(d_3_2))))))
			(line__106(_arch 2 0 106(_assignment(_trgt(15))(_sens(10)(11)(12)(13)(14)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(17))(_sens(10)(16)))))
			(line__108(_arch 4 0 108(_assignment(_trgt(6))(_sens(15(_index 23)))(_read(15(_index 24))))))
			(line__109(_arch 5 0 109(_assignment(_trgt(7))(_sens(15)))))
			(line__110(_arch 6 0 110(_assignment(_trgt(8))(_sens(17)))))
			(line__111(_arch 7 0 111(_assignment(_trgt(5))(_sens(15)))))
			(line__112(_arch 8 0 112(_assignment(_alias((COUT)(h)))(_simpleassign BUF)(_trgt(1))(_sens(17)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ALU 25 -1)
)
I 000050 55 7156          1652916442495 Processor
(_unit VHDL(processor 0 28(processor 0 40))
	(_version vef)
	(_time 1652916442496 2022.05.19 01:27:22)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 396d393d326e3b2f3f6e2c626b3e3a3f6f3e3b3e39)
	(_ent
		(_time 1652688726805)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 81(_ent((i 16)))))
				(_port(_int Rst -2 0 83(_ent (_in))))
				(_port(_int CLK -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 85(_array -2((_dto c 0 i 0)))))
				(_port(_int PCin 6 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 86(_array -2((_dto c 1 i 0)))))
				(_port(_int PCout 7 0 86(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 90(_ent((i 16)))))
				(_port(_int MR -2 0 92(_ent (_out))))
				(_port(_int MW -2 0 92(_ent (_out))))
				(_port(_int ALU_EN -2 0 92(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 93(_array -2((_dto c 2 i 12)))))
				(_port(_int OPcode 6 0 93(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 59(_ent((i 16)))))
				(_port(_int clk -2 0 62(_ent (_in))))
				(_port(_int rst -2 0 63(_ent (_in))))
				(_port(_int MR -2 0 64(_ent (_in))))
				(_port(_int MW -2 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int address 6 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 67(_array -2((_dto c 4 i 0)))))
				(_port(_int WD 7 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 68(_array -2((_dto c 5 i 0)))))
				(_port(_int RD 8 0 68(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 72(_ent((i 16)))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_port(_int Rst -2 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 76(_array -2((_dto c 6 i 0)))))
				(_port(_int Datain 6 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 77(_array -2((_dto c 7 i 0)))))
				(_port(_int Dataout 7 0 77(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 97(_ent((i 16)))))
				(_port(_int EN -2 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 100(_array -2((_dto c 8 i 12)))))
				(_port(_int OPcode 6 0 100(_ent (_in))))
				(_port(_int S 3 0 101(_ent (_out))))
				(_port(_int Carry -2 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 43(_ent((i 16)))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_port(_int COUT -2 0 47(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 48(_array -2((_dto c 9 i 0)))))
				(_port(_int A 6 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 49(_array -2((_dto c 10 i 0)))))
				(_port(_int B 7 0 49(_ent (_in))))
				(_port(_int S 2 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 51(_array -2((_dto c 11 i 0)))))
				(_port(_int F 8 0 51(_ent (_out))))
				(_port(_int Negativeflag -2 0 52(_ent (_out))))
				(_port(_int Zeroflag -2 0 53(_ent (_out))))
				(_port(_int Carryflag -2 0 54(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(PCin))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 112(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf1 0 113(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in1))
			((Dataout)(data_out1))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 114(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 115(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(A))
			((B)(B))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_inst buf2 0 116(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in2))
			((Dataout)(data_out2))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 12 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 13 i 0)))))
		(_port(_int AC 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 101(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 105(_arch(_uni))))
		(_sig(_int mw -2 0 105(_arch(_uni))))
		(_sig(_int aluen -2 0 105(_arch(_uni))))
		(_sig(_int Cin -2 0 105(_arch(_uni))))
		(_sig(_int Cout -2 0 105(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 105(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 105(_arch(_uni))))
		(_sig(_int Carryflag -2 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 106(_array -2((_dto c 14 i 0)))))
		(_sig(_int pcout 4 0 106(_arch(_uni))))
		(_sig(_int addr 4 0 106(_arch(_uni))))
		(_sig(_int wd 4 0 106(_arch(_uni))))
		(_sig(_int rd 4 0 106(_arch(_uni))))
		(_sig(_int data_in1 4 0 106(_arch(_uni))))
		(_sig(_int data_out1 4 0 106(_arch(_uni))))
		(_sig(_int A 4 0 106(_arch(_uni))))
		(_sig(_int B 4 0 106(_arch(_uni))))
		(_sig(_int F 4 0 106(_arch(_uni))))
		(_sig(_int data_in2 4 0 106(_arch(_uni))))
		(_sig(_int data_out2 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 107(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 5 0 107(_arch(_uni))))
		(_sig(_int opcode 5 0 107(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 15 -1)
)
I 000060 55 2798          1652917377939 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1652917377940 2022.05.19 01:42:57)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 56530357040103405b501308075202505350025000)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(50463234 33751811 33751554 33751811)
		(50528770 33751811 33751554 50529027)
		(33751554 33751811 50528770 33686018)
		(50463234 33751811 50528770 50463234)
		(33751554 33751811 50528770 33751554)
		(33751554 33751811 50528770 50528770)
		(50463234 33751811 50528770 33686274)
		(50463234 33751811 50528770 50463490)
		(50528770 33751811 50528770 33751810)
		(33751554 33751811 50528770 50529026)
		(50528770 33751811 50528770 33686019)
		(50463234 33751811 50528770 50463235)
		(50463234 33751811 50528770 33751555)
		(50463234 33751811 50528770 50528771)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000060 55 2539          1652918811202 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1652918811203 2022.05.19 02:06:51)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code f8a8afaaa4afadeef2f6bda6a9fcacfefdfeacfeae)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000060 55 2539          1652918922001 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1652918922002 2022.05.19 02:08:41)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code c5c99392949290d3cfcb809b94c191c3c0c391c393)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000050 55 1279          1652963125803 Control_U
(_unit VHDL(control_u 0 28(control_u 0 38))
	(_version vef)
	(_time 1652963125804 2022.05.19 14:25:25)
	(_source(\../src/ControlUnit .vhd\))
	(_parameters tan)
	(_code 25242f21767224322026377f222376207322202326)
	(_ent
		(_time 1652468624650)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int MR -2 0 31(_ent(_out))))
		(_port(_int MW -2 0 31(_ent(_out))))
		(_port(_int ALU_EN -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 5 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_sig(_int w -2 0 39(_arch(_uni))))
		(_sig(_int r -2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(5))(_sens(3)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2))(_sens(4)(5)))))
			(line__45(_arch 3 0 45(_assignment(_alias((MR)(r)))(_simpleassign BUF)(_trgt(0))(_sens(5)))))
			(line__46(_arch 4 0 46(_assignment(_alias((MW)(w)))(_simpleassign BUF)(_trgt(1))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . Control_U 6 -1)
)
I 000051 55 1003          1652963737322 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1652963737323 2022.05.19 14:35:37)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code e1b7e6b1e2b6b0f7e7e1f8bab3e6e5e7e4e6e3e4b2)
	(_ent
		(_time 1652963737318)
	)
	(_object
		(_gen(_int n -1 0 29 \34\ (_ent gms((i 34)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Dataout 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Register\ 3 -1)
)
I 000050 55 6864          1652963868575 Processor
(_unit VHDL(processor 0 28(processor 0 40))
	(_version vef)
	(_time 1652963868576 2022.05.19 14:37:48)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 83d7d68c82d4819585d796d8d1848085d584818483)
	(_ent
		(_time 1652688726805)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 81(_ent((i 16)))))
				(_port(_int Rst -2 0 83(_ent (_in))))
				(_port(_int CLK -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 85(_array -2((_dto c 0 i 0)))))
				(_port(_int PCin 7 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 86(_array -2((_dto c 1 i 0)))))
				(_port(_int PCout 8 0 86(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 90(_ent((i 16)))))
				(_port(_int MR -2 0 92(_ent (_out))))
				(_port(_int MW -2 0 92(_ent (_out))))
				(_port(_int ALU_EN -2 0 92(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 93(_array -2((_dto c 2 i 12)))))
				(_port(_int OPcode 7 0 93(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 59(_ent((i 16)))))
				(_port(_int clk -2 0 62(_ent (_in))))
				(_port(_int rst -2 0 63(_ent (_in))))
				(_port(_int MR -2 0 64(_ent (_in))))
				(_port(_int MW -2 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int address 7 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 67(_array -2((_dto c 4 i 0)))))
				(_port(_int WD 8 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 68(_array -2((_dto c 5 i 0)))))
				(_port(_int RD 9 0 68(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 72(_ent((i 34)))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_port(_int Rst -2 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 76(_array -2((_dto c 6 i 0)))))
				(_port(_int Datain 7 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 77(_array -2((_dto c 7 i 0)))))
				(_port(_int Dataout 8 0 77(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 97(_ent((i 16)))))
				(_port(_int EN -2 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 100(_array -2((_dto c 8 i 12)))))
				(_port(_int OPcode 7 0 100(_ent (_in))))
				(_port(_int S 3 0 101(_ent (_out))))
				(_port(_int Carry -2 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 43(_ent((i 16)))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_port(_int COUT -2 0 47(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 48(_array -2((_dto c 9 i 0)))))
				(_port(_int A 7 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 49(_array -2((_dto c 10 i 0)))))
				(_port(_int B 8 0 49(_ent (_in))))
				(_port(_int S 2 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 51(_array -2((_dto c 11 i 0)))))
				(_port(_int F 9 0 51(_ent (_out))))
				(_port(_int Negativeflag -2 0 52(_ent (_out))))
				(_port(_int Zeroflag -2 0 53(_ent (_out))))
				(_port(_int Carryflag -2 0 54(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 111(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(PCin))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 112(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 114(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 115(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 116(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(A))
			((B)(B))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 12 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 13 i 0)))))
		(_port(_int AC 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 101(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 105(_arch(_uni))))
		(_sig(_int mw -2 0 105(_arch(_uni))))
		(_sig(_int aluen -2 0 105(_arch(_uni))))
		(_sig(_int Cin -2 0 105(_arch(_uni))))
		(_sig(_int Cout -2 0 105(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 105(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 105(_arch(_uni))))
		(_sig(_int Carryflag -2 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 106(_array -2((_dto c 14 i 0)))))
		(_sig(_int pcout 4 0 106(_arch(_uni))))
		(_sig(_int addr 4 0 106(_arch(_uni))))
		(_sig(_int wd 4 0 106(_arch(_uni))))
		(_sig(_int rd 4 0 106(_arch(_uni))))
		(_sig(_int A 4 0 106(_arch(_uni))))
		(_sig(_int B 4 0 106(_arch(_uni))))
		(_sig(_int F 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 107(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 5 0 107(_arch(_uni))))
		(_sig(_int opcode 5 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{33~downto~0}~13 0 108(_array -2((_dto i 33 i 0)))))
		(_sig(_int data_in 6 0 108(_arch(_uni))))
		(_sig(_int data_out 6 0 108(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 15 -1)
)
I 000050 55 7222          1652964797787 Processor
(_unit VHDL(processor 0 28(processor 0 40))
	(_version vef)
	(_time 1652964797788 2022.05.19 14:53:17)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 46171545421144504015531d144145401041444146)
	(_ent
		(_time 1652688726805)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 81(_ent((i 16)))))
				(_port(_int Rst -2 0 83(_ent (_in))))
				(_port(_int CLK -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 85(_array -2((_dto c 2 i 0)))))
				(_port(_int PCin 8 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 86(_array -2((_dto c 3 i 0)))))
				(_port(_int PCout 9 0 86(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 90(_ent((i 16)))))
				(_port(_int MR -2 0 92(_ent (_out))))
				(_port(_int MW -2 0 92(_ent (_out))))
				(_port(_int ALU_EN -2 0 92(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 93(_array -2((_dto c 4 i 12)))))
				(_port(_int OPcode 8 0 93(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 59(_ent((i 16)))))
				(_port(_int clk -2 0 62(_ent (_in))))
				(_port(_int rst -2 0 63(_ent (_in))))
				(_port(_int MR -2 0 64(_ent (_in))))
				(_port(_int MW -2 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 66(_array -2((_dto c 5 i 0)))))
				(_port(_int address 8 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 67(_array -2((_dto c 6 i 0)))))
				(_port(_int WD 9 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 68(_array -2((_dto c 7 i 0)))))
				(_port(_int RD 10 0 68(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 72(_ent((i 34)))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_port(_int Rst -2 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 76(_array -2((_dto c 8 i 0)))))
				(_port(_int Datain 8 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 77(_array -2((_dto c 9 i 0)))))
				(_port(_int Dataout 9 0 77(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 97(_ent((i 16)))))
				(_port(_int EN -2 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 100(_array -2((_dto c 10 i 12)))))
				(_port(_int OPcode 8 0 100(_ent (_in))))
				(_port(_int S 3 0 101(_ent (_out))))
				(_port(_int Carry -2 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 43(_ent((i 16)))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_port(_int COUT -2 0 47(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 48(_array -2((_dto c 11 i 0)))))
				(_port(_int A 8 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 49(_array -2((_dto c 12 i 0)))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int S 2 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 51(_array -2((_dto c 13 i 0)))))
				(_port(_int F 10 0 51(_ent (_out))))
				(_port(_int Negativeflag -2 0 52(_ent (_out))))
				(_port(_int Zeroflag -2 0 53(_ent (_out))))
				(_port(_int Carryflag -2 0 54(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 112(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(PCin))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 113(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 114(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 117(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 118(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 119(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(A))
			((B)(B))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 14 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 15 i 0)))))
		(_port(_int AC 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 101(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 105(_arch(_uni))))
		(_sig(_int mw -2 0 105(_arch(_uni))))
		(_sig(_int aluen -2 0 105(_arch(_uni))))
		(_sig(_int Cin -2 0 105(_arch(_uni))))
		(_sig(_int Cout -2 0 105(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 105(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 105(_arch(_uni))))
		(_sig(_int Carryflag -2 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 106(_array -2((_dto c 16 i 0)))))
		(_sig(_int pcout 4 0 106(_arch(_uni))))
		(_sig(_int addr 4 0 106(_arch(_uni))))
		(_sig(_int wd 4 0 106(_arch(_uni))))
		(_sig(_int rd 4 0 106(_arch(_uni))))
		(_sig(_int A 4 0 106(_arch(_uni))))
		(_sig(_int B 4 0 106(_arch(_uni))))
		(_sig(_int F 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 107(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 5 0 107(_arch(_uni))))
		(_sig(_int opcode 5 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{33~downto~0}~13 0 108(_array -2((_dto i 33 i 0)))))
		(_sig(_int data_in 6 0 108(_arch(_uni))))
		(_sig(_int data_out 6 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 109(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 7 0 109(_arch(_uni))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(20))(_sens(15(d_15_12))))))
			(line__116(_arch 1 0 116(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(23))(_sens(15(d_11_0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 17 -1)
)
I 000050 55 7328          1652965223249 Processor
(_unit VHDL(processor 0 28(processor 0 40))
	(_version vef)
	(_time 1652965223250 2022.05.19 15:00:23)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 333362373264312535632668613430356534313433)
	(_ent
		(_time 1652688726805)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 81(_ent((i 16)))))
				(_port(_int Rst -2 0 83(_ent (_in))))
				(_port(_int CLK -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 85(_array -2((_dto c 3 i 0)))))
				(_port(_int PCin 8 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int PCout 9 0 86(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 90(_ent((i 16)))))
				(_port(_int MR -2 0 92(_ent (_out))))
				(_port(_int MW -2 0 92(_ent (_out))))
				(_port(_int ALU_EN -2 0 92(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 93(_array -2((_dto c 5 i 12)))))
				(_port(_int OPcode 8 0 93(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 59(_ent((i 16)))))
				(_port(_int clk -2 0 62(_ent (_in))))
				(_port(_int rst -2 0 63(_ent (_in))))
				(_port(_int MR -2 0 64(_ent (_in))))
				(_port(_int MW -2 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 66(_array -2((_dto c 6 i 0)))))
				(_port(_int address 8 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 67(_array -2((_dto c 7 i 0)))))
				(_port(_int WD 9 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 68(_array -2((_dto c 8 i 0)))))
				(_port(_int RD 10 0 68(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 72(_ent((i 34)))))
				(_port(_int CLK -2 0 74(_ent (_in))))
				(_port(_int Rst -2 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 76(_array -2((_dto c 9 i 0)))))
				(_port(_int Datain 8 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 77(_array -2((_dto c 10 i 0)))))
				(_port(_int Dataout 9 0 77(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 97(_ent((i 16)))))
				(_port(_int EN -2 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 100(_array -2((_dto c 11 i 12)))))
				(_port(_int OPcode 8 0 100(_ent (_in))))
				(_port(_int S 3 0 101(_ent (_out))))
				(_port(_int Carry -2 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 43(_ent((i 16)))))
				(_port(_int CIN -2 0 46(_ent (_in))))
				(_port(_int COUT -2 0 47(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 48(_array -2((_dto c 12 i 0)))))
				(_port(_int A 8 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 49(_array -2((_dto c 13 i 0)))))
				(_port(_int B 9 0 49(_ent (_in))))
				(_port(_int S 2 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 51(_array -2((_dto c 14 i 0)))))
				(_port(_int F 10 0 51(_ent (_out))))
				(_port(_int Negativeflag -2 0 52(_ent (_out))))
				(_port(_int Zeroflag -2 0 53(_ent (_out))))
				(_port(_int Carryflag -2 0 54(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 112(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(PCin))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 113(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 114(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 120(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(A))
			((B)(B))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 15 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 16 i 0)))))
		(_port(_int AC 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 101(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 105(_arch(_uni))))
		(_sig(_int mw -2 0 105(_arch(_uni))))
		(_sig(_int aluen -2 0 105(_arch(_uni))))
		(_sig(_int Cin -2 0 105(_arch(_uni))))
		(_sig(_int Cout -2 0 105(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 105(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 105(_arch(_uni))))
		(_sig(_int Carryflag -2 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 106(_array -2((_dto c 17 i 0)))))
		(_sig(_int pcout 4 0 106(_arch(_uni))))
		(_sig(_int addr 4 0 106(_arch(_uni))))
		(_sig(_int wd 4 0 106(_arch(_uni))))
		(_sig(_int rd 4 0 106(_arch(_uni))))
		(_sig(_int A 4 0 106(_arch(_uni))))
		(_sig(_int B 4 0 106(_arch(_uni))))
		(_sig(_int F 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 107(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 5 0 107(_arch(_uni))))
		(_sig(_int opcode 5 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{33~downto~0}~13 0 108(_array -2((_dto i 33 i 0)))))
		(_sig(_int data_in 6 0 108(_arch(_uni))))
		(_sig(_int data_out 6 0 108(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 109(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 7 0 109(_arch(_uni))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(20))(_sens(15(d_15_12))))))
			(line__116(_arch 1 0 116(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(23))(_sens(15(d_11_0))))))
			(line__117(_arch 2 0 117(_assignment(_trgt(13))(_sens(4)(5)(12)(23)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 18 -1)
)
I 000049 55 1213          1652965548619 ALU_Selc
(_unit VHDL(alu_selc 0 28(alu_selc 0 40))
	(_version vef)
	(_time 1652965548620 2022.05.19 15:05:48)
	(_source(\../src/ALU_Selc.vhd\))
	(_parameters tan)
	(_code 323332376364632766342168663461343134333461)
	(_ent
		(_time 1652905729553)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int EN -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 2 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int S 1 0 33(_ent(_out))))
		(_port(_int Carry -2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__58(_arch 1 0 58(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686275)
		(50463235)
		(33751555)
		(50463491)
		(50528771)
		(33686018)
		(33751811)
		(50529027)
	)
	(_model . ALU_Selc 3 -1)
)
I 000049 55 1213          1652965549209 ALU_Selc
(_unit VHDL(alu_selc 0 28(alu_selc 0 40))
	(_version vef)
	(_time 1652965549210 2022.05.19 15:05:49)
	(_source(\../src/ALU_Selc.vhd\))
	(_parameters tan)
	(_code 8485868ad3d2d591d08297ded082d78287828582d7)
	(_ent
		(_time 1652905729553)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int EN -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~12 0 32(_array -2((_dto c 2 i 12)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -2((_dto i 3 i 0)))))
		(_port(_int S 1 0 33(_ent(_out))))
		(_port(_int Carry -2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__58(_arch 1 0 58(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686275)
		(50463235)
		(33751555)
		(50463491)
		(50528771)
		(33686018)
		(33751811)
		(50529027)
	)
	(_model . ALU_Selc 3 -1)
)
I 000050 55 7238          1652965824755 Processor
(_unit VHDL(processor 0 28(processor 0 39))
	(_version vef)
	(_time 1652965824756 2022.05.19 15:10:24)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code df89d88c8b88ddc9d98fca848dd8dcd989d8ddd8df)
	(_ent
		(_time 1652965824751)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 80(_ent((i 16)))))
				(_port(_int Rst -2 0 82(_ent (_in))))
				(_port(_int CLK -2 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 84(_array -2((_dto c 4 i 0)))))
				(_port(_int PCin 7 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 85(_array -2((_dto c 5 i 0)))))
				(_port(_int PCout 8 0 85(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 89(_ent((i 16)))))
				(_port(_int MR -2 0 91(_ent (_out))))
				(_port(_int MW -2 0 91(_ent (_out))))
				(_port(_int ALU_EN -2 0 91(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 92(_array -2((_dto c 6 i 12)))))
				(_port(_int OPcode 7 0 92(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 58(_ent((i 16)))))
				(_port(_int clk -2 0 61(_ent (_in))))
				(_port(_int rst -2 0 62(_ent (_in))))
				(_port(_int MR -2 0 63(_ent (_in))))
				(_port(_int MW -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 65(_array -2((_dto c 7 i 0)))))
				(_port(_int address 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 66(_array -2((_dto c 8 i 0)))))
				(_port(_int WD 8 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 67(_array -2((_dto c 9 i 0)))))
				(_port(_int RD 9 0 67(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 71(_ent((i 34)))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_port(_int Rst -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 75(_array -2((_dto c 10 i 0)))))
				(_port(_int Datain 7 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 76(_array -2((_dto c 11 i 0)))))
				(_port(_int Dataout 8 0 76(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 96(_ent((i 16)))))
				(_port(_int EN -2 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 99(_array -2((_dto c 12 i 12)))))
				(_port(_int OPcode 7 0 99(_ent (_in))))
				(_port(_int S 2 0 100(_ent (_out))))
				(_port(_int Carry -2 0 101(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 42(_ent((i 16)))))
				(_port(_int CIN -2 0 45(_ent (_in))))
				(_port(_int COUT -2 0 46(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 13 i 0)))))
				(_port(_int A 7 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 14 i 0)))))
				(_port(_int B 8 0 48(_ent (_in))))
				(_port(_int S 1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 50(_array -2((_dto c 15 i 0)))))
				(_port(_int F 9 0 50(_ent (_out))))
				(_port(_int Negativeflag -2 0 51(_ent (_out))))
				(_port(_int Zeroflag -2 0 52(_ent (_out))))
				(_port(_int Carryflag -2 0 53(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 111(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(PCin))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 112(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 117(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 118(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 120(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 16 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 100(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 104(_arch(_uni))))
		(_sig(_int mw -2 0 104(_arch(_uni))))
		(_sig(_int aluen -2 0 104(_arch(_uni))))
		(_sig(_int Cin -2 0 104(_arch(_uni))))
		(_sig(_int Cout -2 0 104(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 104(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 104(_arch(_uni))))
		(_sig(_int Carryflag -2 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 105(_array -2((_dto c 17 i 0)))))
		(_sig(_int pcout 3 0 105(_arch(_uni))))
		(_sig(_int addr 3 0 105(_arch(_uni))))
		(_sig(_int wd 3 0 105(_arch(_uni))))
		(_sig(_int rd 3 0 105(_arch(_uni))))
		(_sig(_int F 3 0 105(_arch(_uni))))
		(_sig(_int AC 3 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 106(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 106(_arch(_uni))))
		(_sig(_int opcode 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{33~downto~0}~13 0 107(_array -2((_dto i 33 i 0)))))
		(_sig(_int data_in 5 0 107(_arch(_uni))))
		(_sig(_int data_out 5 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 108(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 6 0 108(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(18))(_sens(14(d_15_12))))))
			(line__115(_arch 1 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(21))(_sens(14(d_11_0))))))
			(line__116(_arch 2 0 116(_assignment(_trgt(12))(_sens(3)(4)(11)(21)))))
			(line__121(_arch 3 0 121(_assignment(_trgt(16))(_sens(5)(14)(15)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 18 -1)
)
I 000050 55 7308          1652966061582 Processor
(_unit VHDL(processor 0 28(processor 0 39))
	(_version vef)
	(_time 1652966061583 2022.05.19 15:14:21)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code fbf8ffaaabacf9edfefdeea0a9fcf8fdadfcf9fcfb)
	(_ent
		(_time 1652965824750)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 80(_ent((i 16)))))
				(_port(_int Rst -2 0 82(_ent (_in))))
				(_port(_int CLK -2 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 84(_array -2((_dto c 5 i 0)))))
				(_port(_int PCin 7 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 85(_array -2((_dto c 6 i 0)))))
				(_port(_int PCout 8 0 85(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 89(_ent((i 16)))))
				(_port(_int MR -2 0 91(_ent (_out))))
				(_port(_int MW -2 0 91(_ent (_out))))
				(_port(_int ALU_EN -2 0 91(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 92(_array -2((_dto c 7 i 12)))))
				(_port(_int OPcode 7 0 92(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 58(_ent((i 16)))))
				(_port(_int clk -2 0 61(_ent (_in))))
				(_port(_int rst -2 0 62(_ent (_in))))
				(_port(_int MR -2 0 63(_ent (_in))))
				(_port(_int MW -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 65(_array -2((_dto c 8 i 0)))))
				(_port(_int address 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 66(_array -2((_dto c 9 i 0)))))
				(_port(_int WD 8 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 67(_array -2((_dto c 10 i 0)))))
				(_port(_int RD 9 0 67(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 71(_ent((i 34)))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_port(_int Rst -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Datain 7 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 76(_array -2((_dto c 12 i 0)))))
				(_port(_int Dataout 8 0 76(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 96(_ent((i 16)))))
				(_port(_int EN -2 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 99(_array -2((_dto c 13 i 12)))))
				(_port(_int OPcode 7 0 99(_ent (_in))))
				(_port(_int S 2 0 100(_ent (_out))))
				(_port(_int Carry -2 0 101(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 42(_ent((i 16)))))
				(_port(_int CIN -2 0 45(_ent (_in))))
				(_port(_int COUT -2 0 46(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 14 i 0)))))
				(_port(_int A 7 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 15 i 0)))))
				(_port(_int B 8 0 48(_ent (_in))))
				(_port(_int S 1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 50(_array -2((_dto c 16 i 0)))))
				(_port(_int F 9 0 50(_ent (_out))))
				(_port(_int Negativeflag -2 0 51(_ent (_out))))
				(_port(_int Zeroflag -2 0 52(_ent (_out))))
				(_port(_int Carryflag -2 0 53(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 111(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(PCin))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 112(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 114(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 17 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 100(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 104(_arch(_uni))))
		(_sig(_int mw -2 0 104(_arch(_uni))))
		(_sig(_int aluen -2 0 104(_arch(_uni))))
		(_sig(_int Cin -2 0 104(_arch(_uni))))
		(_sig(_int Cout -2 0 104(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 104(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 104(_arch(_uni))))
		(_sig(_int Carryflag -2 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 105(_array -2((_dto c 18 i 0)))))
		(_sig(_int pcout 3 0 105(_arch(_uni))))
		(_sig(_int addr 3 0 105(_arch(_uni))))
		(_sig(_int wd 3 0 105(_arch(_uni))))
		(_sig(_int rd 3 0 105(_arch(_uni))))
		(_sig(_int F 3 0 105(_arch(_uni))))
		(_sig(_int AC 3 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 106(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 106(_arch(_uni))))
		(_sig(_int opcode 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{33~downto~0}~13 0 107(_array -2((_dto i 33 i 0)))))
		(_sig(_int data_in 5 0 107(_arch(_uni))))
		(_sig(_int data_out 5 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 108(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 6 0 108(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(13))(_sens(4)(16)))))
			(line__115(_arch 1 0 115(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(18))(_sens(14(d_15_12))))))
			(line__116(_arch 2 0 116(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(21))(_sens(14(d_11_0))))))
			(line__117(_arch 3 0 117(_assignment(_trgt(12))(_sens(3)(4)(11)(21)))))
			(line__122(_arch 4 0 122(_assignment(_trgt(16))(_sens(5)(14)(15)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 19 -1)
)
I 000050 55 7308          1652966338749 Processor
(_unit VHDL(processor 0 28(processor 0 39))
	(_version vef)
	(_time 1652966338750 2022.05.19 15:18:58)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code afaff9f9fbf8adb9aaa9baf4fda8aca9f9a8ada8af)
	(_ent
		(_time 1652965824750)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 80(_ent((i 16)))))
				(_port(_int Rst -2 0 82(_ent (_in))))
				(_port(_int CLK -2 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 84(_array -2((_dto c 5 i 0)))))
				(_port(_int PCin 7 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 85(_array -2((_dto c 6 i 0)))))
				(_port(_int PCout 8 0 85(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 89(_ent((i 16)))))
				(_port(_int MR -2 0 91(_ent (_out))))
				(_port(_int MW -2 0 91(_ent (_out))))
				(_port(_int ALU_EN -2 0 91(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 92(_array -2((_dto c 7 i 12)))))
				(_port(_int OPcode 7 0 92(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 58(_ent((i 16)))))
				(_port(_int clk -2 0 61(_ent (_in))))
				(_port(_int rst -2 0 62(_ent (_in))))
				(_port(_int MR -2 0 63(_ent (_in))))
				(_port(_int MW -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 65(_array -2((_dto c 8 i 0)))))
				(_port(_int address 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 66(_array -2((_dto c 9 i 0)))))
				(_port(_int WD 8 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 67(_array -2((_dto c 10 i 0)))))
				(_port(_int RD 9 0 67(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 71(_ent((i 34)))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_port(_int Rst -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Datain 7 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 76(_array -2((_dto c 12 i 0)))))
				(_port(_int Dataout 8 0 76(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 96(_ent((i 16)))))
				(_port(_int EN -2 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 99(_array -2((_dto c 13 i 12)))))
				(_port(_int OPcode 7 0 99(_ent (_in))))
				(_port(_int S 2 0 100(_ent (_out))))
				(_port(_int Carry -2 0 101(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 42(_ent((i 16)))))
				(_port(_int CIN -2 0 45(_ent (_in))))
				(_port(_int COUT -2 0 46(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 14 i 0)))))
				(_port(_int A 7 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 15 i 0)))))
				(_port(_int B 8 0 48(_ent (_in))))
				(_port(_int S 1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 50(_array -2((_dto c 16 i 0)))))
				(_port(_int F 9 0 50(_ent (_out))))
				(_port(_int Negativeflag -2 0 51(_ent (_out))))
				(_port(_int Zeroflag -2 0 52(_ent (_out))))
				(_port(_int Carryflag -2 0 53(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 111(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(PCin))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 112(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 114(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 17 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 100(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 104(_arch(_uni))))
		(_sig(_int mw -2 0 104(_arch(_uni))))
		(_sig(_int aluen -2 0 104(_arch(_uni))))
		(_sig(_int Cin -2 0 104(_arch(_uni))))
		(_sig(_int Cout -2 0 104(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 104(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 104(_arch(_uni))))
		(_sig(_int Carryflag -2 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 105(_array -2((_dto c 18 i 0)))))
		(_sig(_int pcout 3 0 105(_arch(_uni))))
		(_sig(_int addr 3 0 105(_arch(_uni))))
		(_sig(_int wd 3 0 105(_arch(_uni))))
		(_sig(_int rd 3 0 105(_arch(_uni))))
		(_sig(_int F 3 0 105(_arch(_uni))))
		(_sig(_int AC 3 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 106(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 106(_arch(_uni))))
		(_sig(_int opcode 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{33~downto~0}~13 0 107(_array -2((_dto i 33 i 0)))))
		(_sig(_int data_in 5 0 107(_arch(_uni))))
		(_sig(_int data_out 5 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 108(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 6 0 108(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(13))(_sens(4)(16)))))
			(line__115(_arch 1 0 115(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(18))(_sens(14(d_15_12))))))
			(line__116(_arch 2 0 116(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(21))(_sens(14(d_11_0))))))
			(line__117(_arch 3 0 117(_assignment(_trgt(12))(_sens(3)(4)(11)(21)))))
			(line__122(_arch 4 0 122(_assignment(_trgt(16))(_sens(5)(14)(15)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 19 -1)
)
I 000043 55 1180          1652967991588 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1652967991589 2022.05.19 15:46:31)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 0b5e030d5a5d5f1d09051b51590c0b0d080c0b0d08)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -2((_dto c 3 i 0)))))
		(_sig(_int s1 2 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1))(_read(4)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
	)
	(_model . PC 4 -1)
)
I 000050 55 7309          1652969418764 Processor
(_unit VHDL(processor 0 28(processor 0 39))
	(_version vef)
	(_time 1652969418765 2022.05.19 16:10:18)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code efefbabdbbb8edf9eae9fab4bde8ece9b9e8ede8ef)
	(_ent
		(_time 1652965824750)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 80(_ent((i 16)))))
				(_port(_int Rst -2 0 82(_ent (_in))))
				(_port(_int CLK -2 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 84(_array -2((_dto c 5 i 0)))))
				(_port(_int PCin 7 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 85(_array -2((_dto c 6 i 0)))))
				(_port(_int PCout 8 0 85(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 89(_ent((i 16)))))
				(_port(_int MR -2 0 91(_ent (_out))))
				(_port(_int MW -2 0 91(_ent (_out))))
				(_port(_int ALU_EN -2 0 91(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 92(_array -2((_dto c 7 i 12)))))
				(_port(_int OPcode 7 0 92(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 58(_ent((i 16)))))
				(_port(_int clk -2 0 61(_ent (_in))))
				(_port(_int rst -2 0 62(_ent (_in))))
				(_port(_int MR -2 0 63(_ent (_in))))
				(_port(_int MW -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 65(_array -2((_dto c 8 i 0)))))
				(_port(_int address 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 66(_array -2((_dto c 9 i 0)))))
				(_port(_int WD 8 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 67(_array -2((_dto c 10 i 0)))))
				(_port(_int RD 9 0 67(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 71(_ent((i 34)))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_port(_int Rst -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 75(_array -2((_dto c 11 i 0)))))
				(_port(_int Datain 7 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 76(_array -2((_dto c 12 i 0)))))
				(_port(_int Dataout 8 0 76(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 96(_ent((i 16)))))
				(_port(_int EN -2 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 99(_array -2((_dto c 13 i 12)))))
				(_port(_int OPcode 7 0 99(_ent (_in))))
				(_port(_int S 2 0 100(_ent (_out))))
				(_port(_int Carry -2 0 101(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 42(_ent((i 16)))))
				(_port(_int CIN -2 0 45(_ent (_in))))
				(_port(_int COUT -2 0 46(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 14 i 0)))))
				(_port(_int A 7 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 15 i 0)))))
				(_port(_int B 8 0 48(_ent (_in))))
				(_port(_int S 1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 50(_array -2((_dto c 16 i 0)))))
				(_port(_int F 9 0 50(_ent (_out))))
				(_port(_int Negativeflag -2 0 51(_ent (_out))))
				(_port(_int Zeroflag -2 0 52(_ent (_out))))
				(_port(_int Carryflag -2 0 53(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 111(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(pcout))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 112(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 114(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 17 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 100(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 104(_arch(_uni))))
		(_sig(_int mw -2 0 104(_arch(_uni))))
		(_sig(_int aluen -2 0 104(_arch(_uni))))
		(_sig(_int Cin -2 0 104(_arch(_uni))))
		(_sig(_int Cout -2 0 104(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 104(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 104(_arch(_uni))))
		(_sig(_int Carryflag -2 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 105(_array -2((_dto c 18 i 0)))))
		(_sig(_int pcout 3 0 105(_arch(_uni))))
		(_sig(_int addr 3 0 105(_arch(_uni))))
		(_sig(_int wd 3 0 105(_arch(_uni))))
		(_sig(_int rd 3 0 105(_arch(_uni))))
		(_sig(_int F 3 0 105(_arch(_uni))))
		(_sig(_int AC 3 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 106(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 106(_arch(_uni))))
		(_sig(_int opcode 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{33~downto~0}~13 0 107(_array -2((_dto i 33 i 0)))))
		(_sig(_int data_in 5 0 107(_arch(_uni))))
		(_sig(_int data_out 5 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 108(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 6 0 108(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(13))(_sens(4)(16)))))
			(line__115(_arch 1 0 115(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(18))(_sens(14(d_15_12))))))
			(line__116(_arch 2 0 116(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(21))(_sens(14(d_11_0))))))
			(line__117(_arch 3 0 117(_assignment(_trgt(12))(_sens(3)(4)(11)(21)))))
			(line__122(_arch 4 0 122(_assignment(_trgt(16))(_sens(5)(14)(15)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 19 -1)
)
I 000050 55 7405          1652969686520 Processor
(_unit VHDL(processor 0 28(processor 0 39))
	(_version vef)
	(_time 1652969686521 2022.05.19 16:14:46)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code e5ebe1b7e2b2e7f3e0e2f0beb7e2e6e3b3e2e7e2e5)
	(_ent
		(_time 1652965824750)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 80(_ent((i 16)))))
				(_port(_int Rst -2 0 82(_ent (_in))))
				(_port(_int CLK -2 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 84(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 7 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 85(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 8 0 85(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 89(_ent((i 16)))))
				(_port(_int MR -2 0 91(_ent (_out))))
				(_port(_int MW -2 0 91(_ent (_out))))
				(_port(_int ALU_EN -2 0 91(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 92(_array -2((_dto c 8 i 12)))))
				(_port(_int OPcode 7 0 92(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 58(_ent((i 16)))))
				(_port(_int clk -2 0 61(_ent (_in))))
				(_port(_int rst -2 0 62(_ent (_in))))
				(_port(_int MR -2 0 63(_ent (_in))))
				(_port(_int MW -2 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 65(_array -2((_dto c 9 i 0)))))
				(_port(_int address 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 66(_array -2((_dto c 10 i 0)))))
				(_port(_int WD 8 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 67(_array -2((_dto c 11 i 0)))))
				(_port(_int RD 9 0 67(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 71(_ent((i 34)))))
				(_port(_int CLK -2 0 73(_ent (_in))))
				(_port(_int Rst -2 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 75(_array -2((_dto c 12 i 0)))))
				(_port(_int Datain 7 0 75(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 76(_array -2((_dto c 13 i 0)))))
				(_port(_int Dataout 8 0 76(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 96(_ent((i 16)))))
				(_port(_int EN -2 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 99(_array -2((_dto c 14 i 12)))))
				(_port(_int OPcode 7 0 99(_ent (_in))))
				(_port(_int S 2 0 100(_ent (_out))))
				(_port(_int Carry -2 0 101(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 42(_ent((i 16)))))
				(_port(_int CIN -2 0 45(_ent (_in))))
				(_port(_int COUT -2 0 46(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 15 i 0)))))
				(_port(_int A 7 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 16 i 0)))))
				(_port(_int B 8 0 48(_ent (_in))))
				(_port(_int S 1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 50(_array -2((_dto c 17 i 0)))))
				(_port(_int F 9 0 50(_ent (_out))))
				(_port(_int Negativeflag -2 0 51(_ent (_out))))
				(_port(_int Zeroflag -2 0 52(_ent (_out))))
				(_port(_int Carryflag -2 0 53(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 111(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 112(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 114(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 119(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 120(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 122(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 18 i 0)))))
		(_port(_int PCin 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 100(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 104(_arch(_uni))))
		(_sig(_int mw -2 0 104(_arch(_uni))))
		(_sig(_int aluen -2 0 104(_arch(_uni))))
		(_sig(_int Cin -2 0 104(_arch(_uni))))
		(_sig(_int Cout -2 0 104(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 104(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 104(_arch(_uni))))
		(_sig(_int Carryflag -2 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 105(_array -2((_dto c 19 i 0)))))
		(_sig(_int pcout 3 0 105(_arch(_uni))))
		(_sig(_int addr 3 0 105(_arch(_uni))))
		(_sig(_int wd 3 0 105(_arch(_uni))))
		(_sig(_int rd 3 0 105(_arch(_uni))))
		(_sig(_int F 3 0 105(_arch(_uni))))
		(_sig(_int AC 3 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 106(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 106(_arch(_uni))))
		(_sig(_int opcode 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 107(_array -2((_dto i 15 i 0)))))
		(_sig(_int data_in 5 0 107(_arch(_uni))))
		(_sig(_int data_out 5 0 107(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 108(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 6 0 108(_arch(_uni))))
		(_prcs
			(line__113(_arch 0 0 113(_assignment(_trgt(13))(_sens(4)(16)))))
			(line__115(_arch 1 0 115(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(18))(_sens(14(d_15_12))))))
			(line__116(_arch 2 0 116(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(21))(_sens(14(d_11_0))))))
			(line__117(_arch 3 0 117(_assignment(_trgt(12))(_sens(3)(4)(11)(21)))))
			(line__118(_arch 4 0 118(_assignment(_alias((data_in)(PCout)))(_trgt(19))(_sens(11)))))
			(line__123(_arch 5 0 123(_assignment(_trgt(16))(_sens(5)(14)(15)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 20 -1)
)
I 000050 55 7278          1652969733384 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1652969733385 2022.05.19 16:15:33)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code f0f3a2a1f2a7f2e6f5f6e5aba2f7f3f6a6f7f2f7f0)
	(_ent
		(_time 1652969733377)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 91(_array -2((_dto c 8 i 12)))))
				(_port(_int OPcode 6 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 9 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 10 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 11 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 34)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 12 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 13 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 98(_array -2((_dto c 14 i 12)))))
				(_port(_int OPcode 6 0 98(_ent (_in))))
				(_port(_int S 1 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 15 i 0)))))
				(_port(_int A 6 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 16 i 0)))))
				(_port(_int B 7 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 17 i 0)))))
				(_port(_int F 8 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 99(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 18 i 0)))))
		(_sig(_int pcout 2 0 104(_arch(_uni))))
		(_sig(_int addr 2 0 104(_arch(_uni))))
		(_sig(_int wd 2 0 104(_arch(_uni))))
		(_sig(_int rd 2 0 104(_arch(_uni))))
		(_sig(_int F 2 0 104(_arch(_uni))))
		(_sig(_int AC 2 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 3 0 105(_arch(_uni))))
		(_sig(_int opcode 3 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -2((_dto i 15 i 0)))))
		(_sig(_int data_in 4 0 106(_arch(_uni))))
		(_sig(_int data_out 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_alias((data_in)(PCout)))(_trgt(18))(_sens(10)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 19 -1)
)
I 000050 55 7278          1652969887112 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1652969887113 2022.05.19 16:18:07)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 76207276722174607370632d247175702071747176)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 91(_array -2((_dto c 8 i 12)))))
				(_port(_int OPcode 6 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 9 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 10 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 11 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 34)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 12 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 13 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 98(_array -2((_dto c 14 i 12)))))
				(_port(_int OPcode 6 0 98(_ent (_in))))
				(_port(_int S 1 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 15 i 0)))))
				(_port(_int A 6 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 16 i 0)))))
				(_port(_int B 7 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 17 i 0)))))
				(_port(_int F 8 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 99(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 18 i 0)))))
		(_sig(_int pcout 2 0 104(_arch(_uni))))
		(_sig(_int addr 2 0 104(_arch(_uni))))
		(_sig(_int wd 2 0 104(_arch(_uni))))
		(_sig(_int rd 2 0 104(_arch(_uni))))
		(_sig(_int F 2 0 104(_arch(_uni))))
		(_sig(_int AC 2 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 3 0 105(_arch(_uni))))
		(_sig(_int opcode 3 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -2((_dto i 15 i 0)))))
		(_sig(_int data_in 4 0 106(_arch(_uni))))
		(_sig(_int data_out 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_alias((data_in)(PCout)))(_trgt(18))(_sens(10)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 19 -1)
)
I 000051 55 1003          1652969925942 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1652969925943 2022.05.19 16:18:45)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 222422252275733424223b79702526242725202771)
	(_ent
		(_time 1652969925940)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Dataout 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Register\ 3 -1)
)
I 000050 55 7313          1652969963945 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1652969963946 2022.05.19 16:19:23)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 92c1929c92c59084979487c9c0959194c495909592)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 91(_array -2((_dto c 8 i 12)))))
				(_port(_int OPcode 6 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 9 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 10 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 11 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 34)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 12 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 13 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 98(_array -2((_dto c 14 i 12)))))
				(_port(_int OPcode 6 0 98(_ent (_in))))
				(_port(_int S 1 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 15 i 0)))))
				(_port(_int A 6 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 16 i 0)))))
				(_port(_int B 7 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 17 i 0)))))
				(_port(_int F 8 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_gen
				((n)((i 34)))
			)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 99(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 18 i 0)))))
		(_sig(_int pcout 2 0 104(_arch(_uni))))
		(_sig(_int addr 2 0 104(_arch(_uni))))
		(_sig(_int wd 2 0 104(_arch(_uni))))
		(_sig(_int rd 2 0 104(_arch(_uni))))
		(_sig(_int F 2 0 104(_arch(_uni))))
		(_sig(_int AC 2 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 3 0 105(_arch(_uni))))
		(_sig(_int opcode 3 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 106(_array -2((_dto i 15 i 0)))))
		(_sig(_int data_in 4 0 106(_arch(_uni))))
		(_sig(_int data_out 4 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_alias((data_in)(PCout)))(_trgt(18))(_sens(10)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 19 -1)
)
I 000050 55 7202          1652970005523 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1652970005524 2022.05.19 16:20:05)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code fdfdffacabaaffebf8fbe8a6affafefbabfafffafd)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 5 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 6 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 91(_array -2((_dto c 8 i 12)))))
				(_port(_int OPcode 5 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 9 i 0)))))
				(_port(_int address 5 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 10 i 0)))))
				(_port(_int WD 6 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 11 i 0)))))
				(_port(_int RD 7 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 34)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 12 i 0)))))
				(_port(_int Datain 5 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 13 i 0)))))
				(_port(_int Dataout 6 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 98(_array -2((_dto c 14 i 12)))))
				(_port(_int OPcode 5 0 98(_ent (_in))))
				(_port(_int S 1 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 15 i 0)))))
				(_port(_int A 5 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 16 i 0)))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 17 i 0)))))
				(_port(_int F 7 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_gen
				((n)((i 34)))
			)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 99(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 18 i 0)))))
		(_sig(_int pcout 2 0 104(_arch(_uni))))
		(_sig(_int addr 2 0 104(_arch(_uni))))
		(_sig(_int wd 2 0 104(_arch(_uni))))
		(_sig(_int rd 2 0 104(_arch(_uni))))
		(_sig(_int F 2 0 104(_arch(_uni))))
		(_sig(_int AC 2 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 3 0 105(_arch(_uni))))
		(_sig(_int opcode 3 0 105(_arch(_uni))))
		(_sig(_int data_in 2 0 106(_arch(_uni))))
		(_sig(_int data_out 2 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 4 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_trgt(18))(_sens(10)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 19 -1)
)
I 000050 55 7202          1652970080389 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1652970080390 2022.05.19 16:21:20)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 68666f69623f6a7e6d6e7d333a6f6b6e3e6f6a6f68)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 5 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 6 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 91(_array -2((_dto c 8 i 12)))))
				(_port(_int OPcode 5 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 9 i 0)))))
				(_port(_int address 5 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 10 i 0)))))
				(_port(_int WD 6 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 11 i 0)))))
				(_port(_int RD 7 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 34)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 12 i 0)))))
				(_port(_int Datain 5 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 13 i 0)))))
				(_port(_int Dataout 6 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 98(_array -2((_dto c 14 i 12)))))
				(_port(_int OPcode 5 0 98(_ent (_in))))
				(_port(_int S 1 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 15 i 0)))))
				(_port(_int A 5 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 16 i 0)))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 17 i 0)))))
				(_port(_int F 7 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_gen
				((n)((i 34)))
			)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 99(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 18 i 0)))))
		(_sig(_int pcout 2 0 104(_arch(_uni))))
		(_sig(_int addr 2 0 104(_arch(_uni))))
		(_sig(_int wd 2 0 104(_arch(_uni))))
		(_sig(_int rd 2 0 104(_arch(_uni))))
		(_sig(_int F 2 0 104(_arch(_uni))))
		(_sig(_int AC 2 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 3 0 105(_arch(_uni))))
		(_sig(_int opcode 3 0 105(_arch(_uni))))
		(_sig(_int data_in 2 0 106(_arch(_uni))))
		(_sig(_int data_out 2 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 4 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_trgt(18))(_sens(10)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 19 -1)
)
I 000050 55 7167          1652970147799 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1652970147800 2022.05.19 16:22:27)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code b6b8e3e3b2e1b4a0b3b0a3ede4b1b5b0e0b1b4b1b6)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 5 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 6 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~13 0 91(_array -2((_dto c 8 i 12)))))
				(_port(_int OPcode 5 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 9 i 0)))))
				(_port(_int address 5 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 10 i 0)))))
				(_port(_int WD 6 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 11 i 0)))))
				(_port(_int RD 7 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 12 i 0)))))
				(_port(_int Datain 5 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 13 i 0)))))
				(_port(_int Dataout 6 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~12}~1320 0 98(_array -2((_dto c 14 i 12)))))
				(_port(_int OPcode 5 0 98(_ent (_in))))
				(_port(_int S 1 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 15 i 0)))))
				(_port(_int A 5 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 16 i 0)))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 17 i 0)))))
				(_port(_int F 7 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
			(_port
				((MR)(MR))
				((MW)(MW))
				((ALU_EN)(ALU_EN))
				((OPcode)(OPcode))
			)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
			(_port
				((EN)(EN))
				((OPcode)(OPcode))
				((S)(S))
				((Carry)(Carry))
			)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 99(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 18 i 0)))))
		(_sig(_int pcout 2 0 104(_arch(_uni))))
		(_sig(_int addr 2 0 104(_arch(_uni))))
		(_sig(_int wd 2 0 104(_arch(_uni))))
		(_sig(_int rd 2 0 104(_arch(_uni))))
		(_sig(_int F 2 0 104(_arch(_uni))))
		(_sig(_int AC 2 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 3 0 105(_arch(_uni))))
		(_sig(_int opcode 3 0 105(_arch(_uni))))
		(_sig(_int data_in 2 0 106(_arch(_uni))))
		(_sig(_int data_out 2 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 4 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_trgt(18))(_sens(10)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 19 -1)
)
I 000050 55 1271          1653016449382 Control_U
(_unit VHDL(control_u 0 28(control_u 0 38))
	(_version vef)
	(_time 1653016449383 2022.05.20 05:14:09)
	(_source(\../src/ControlUnit .vhd\))
	(_parameters tan)
	(_code 50545353060751475553420a575603550657555653)
	(_ent
		(_time 1653016449380)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent((i 16)))))
		(_port(_int MR -2 0 31(_ent(_out))))
		(_port(_int MW -2 0 31(_ent(_out))))
		(_port(_int ALU_EN -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -2((_dto i 3 i 0)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_sig(_int w -2 0 39(_arch(_uni))))
		(_sig(_int r -2 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(5))(_sens(3)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(3)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(2))(_sens(4)(5)))))
			(line__45(_arch 3 0 45(_assignment(_alias((MR)(r)))(_simpleassign BUF)(_trgt(0))(_sens(5)))))
			(line__46(_arch 4 0 46(_assignment(_alias((MW)(w)))(_simpleassign BUF)(_trgt(1))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . Control_U 5 -1)
)
I 000049 55 1123          1653016473535 ALU_Selc
(_unit VHDL(alu_selc 0 28(alu_selc 0 40))
	(_version vef)
	(_time 1653016473536 2022.05.20 05:14:33)
	(_source(\../src/ALU_Selc.vhd\))
	(_parameters tan)
	(_code acadf8fbacfafdb9f8aabff6f8aaffaaafaaadaaff)
	(_ent
		(_time 1653016473533)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent((i 16)))))
		(_port(_int EN -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -2((_dto i 3 i 0)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_port(_int S 0 0 33(_ent(_out))))
		(_port(_int Carry -2 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__58(_arch 1 0 58(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686275)
		(50463235)
		(33751555)
		(50463491)
		(50528771)
		(33686018)
		(33751811)
		(50529027)
	)
	(_model . ALU_Selc 2 -1)
)
I 000050 55 6881          1653016477399 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653016477400 2022.05.20 05:14:37)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code c0cf9494c297c2d6c5c6d59b92c7c3c696c7c2c7c0)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 8 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 9 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 10 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 11 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 12 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 13 i 0)))))
				(_port(_int A 6 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 14 i 0)))))
				(_port(_int B 7 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 15 i 0)))))
				(_port(_int F 8 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 16 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_trgt(18))(_sens(10)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 17 -1)
)
I 000060 55 2539          1653017492528 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1653017492529 2022.05.20 05:31:32)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 24212522747371322e2a617a752070222122702272)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000060 55 2539          1653017763844 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1653017763845 2022.05.20 05:36:03)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code f5f2f3a7a4a2a0e3fffbb0aba4f1a1f3f0f3a1f3a3)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000050 55 6852          1653017788839 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653017788840 2022.05.20 05:36:28)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 8d838d82dbda8f9b888b98d6df8a8e8bdb8a8f8a8d)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 8 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 9 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 10 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 11 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 12 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 13 i 0)))))
				(_port(_int A 6 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 14 i 0)))))
				(_port(_int B 7 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 15 i 0)))))
				(_port(_int F 8 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 16 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_trgt(18))(_sens(10)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 17 -1)
)
I 000060 55 2539          1653017979147 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1653017979148 2022.05.20 05:39:39)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code f6f4a2a4a4a1a3e0fcf8b3a8a7f2a2f0f3f0a2f0a0)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000050 55 6881          1653018117525 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653018117526 2022.05.20 05:41:57)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 7d73797d2b2a7f6b787b68262f7a7e7b2b7a7f7a7d)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 8 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 9 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 10 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 11 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 12 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 13 i 0)))))
				(_port(_int A 6 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 14 i 0)))))
				(_port(_int B 7 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 15 i 0)))))
				(_port(_int F 8 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 16 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_trgt(18))(_sens(10)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 17 -1)
)
I 000044 55 5747          1653061664053 ALU
(_unit VHDL(alu 0 28(alu 0 47))
	(_version vef)
	(_time 1653061664054 2022.05.20 17:47:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 20267224737671362420637b742621267327252621)
	(_ent
		(_time 1652915394106)
	)
	(_comp
		(PartA
			(_object
				(_gen(_int n -1 0 50(_ent((i 16)))))
				(_port(_int CIN -2 0 53(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 54(_array -2((_dto c 9 i 0)))))
				(_port(_int A 10 0 54(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 55(_array -2((_dto c 10 i 0)))))
				(_port(_int B 11 0 55(_ent (_in))))
				(_port(_int S 4 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 57(_array -2((_dto c 11 i 0)))))
				(_port(_int F 12 0 57(_ent (_out))))
				(_port(_int COUT -2 0 58(_ent (_out))))
			)
		)
		(PartB
			(_object
				(_gen(_int n -1 0 63(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 67(_array -2((_dto c 12 i 0)))))
				(_port(_int A 10 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 68(_array -2((_dto c 13 i 0)))))
				(_port(_int B 11 0 68(_ent (_in))))
				(_port(_int S 5 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 70(_array -2((_dto c 14 i 0)))))
				(_port(_int F 12 0 70(_ent (_out))))
			)
		)
		(PartC
			(_object
				(_gen(_int n -1 0 75(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 78(_array -2((_dto c 15 i 0)))))
				(_port(_int A 10 0 78(_ent (_in))))
				(_port(_int CIN -2 0 79(_ent (_in))))
				(_port(_int S 6 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 81(_array -2((_dto c 16 i 0)))))
				(_port(_int F 11 0 81(_ent (_out))))
			)
		)
		(PartD
			(_object
				(_gen(_int n -1 0 86(_ent((i 16)))))
				(_port(_int CIN -2 0 89(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 90(_array -2((_dto c 17 i 0)))))
				(_port(_int A 10 0 90(_ent (_in))))
				(_port(_int S 7 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 92(_array -2((_dto c 18 i 0)))))
				(_port(_int F 11 0 92(_ent (_out))))
			)
		)
	)
	(_inst ParA 0 102(_comp PartA)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(o))
			((COUT)(g))
		)
		(_use(_ent . PartA)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((COUT)(COUT))
			)
		)
	)
	(_inst ParB 0 103(_comp PartB)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(l))
		)
		(_use(_ent . PartB)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParC 0 104(_comp PartC)
		(_port
			((A)(A))
			((CIN)(CIN))
			((S)(s1))
			((F)(c))
		)
		(_use(_ent . PartC)
			(_port
				((A)(A))
				((CIN)(CIN))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParD 0 105(_comp PartD)
		(_port
			((CIN)(CIN))
			((A)(A))
			((S)(s1))
			((F)(d))
		)
		(_use(_ent . PartD)
			(_port
				((CIN)(CIN))
				((A)(A))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_port(_int COUT -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 35(_array -2((_dto c 19 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 20 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -2((_dto i 3 i 0)))))
		(_port(_int S 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 38(_array -2((_dto c 21 i 0)))))
		(_port(_int F 3 0 38(_ent(_out))))
		(_port(_int Negativeflag -2 0 39(_ent(_out))))
		(_port(_int Zeroflag -2 0 40(_ent(_out))))
		(_port(_int Carryflag -2 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 69(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 80(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 91(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 95(_array -2((_dto i 1 i 0)))))
		(_sig(_int s1 8 0 95(_arch(_uni))))
		(_sig(_int s2 8 0 95(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 96(_array -2((_dto c 22 i 0)))))
		(_sig(_int o 9 0 96(_arch(_uni))))
		(_sig(_int l 9 0 96(_arch(_uni))))
		(_sig(_int c 9 0 96(_arch(_uni))))
		(_sig(_int d 9 0 96(_arch(_uni))))
		(_sig(_int e 9 0 96(_arch(_uni))))
		(_sig(_int g -2 0 97(_arch(_uni))))
		(_sig(_int h -2 0 97(_arch(_uni))))
		(_prcs
			(line__99(_arch 0 0 99(_assignment(_alias((s1)(S(d_1_0))))(_trgt(9))(_sens(4(d_1_0))))))
			(line__100(_arch 1 0 100(_assignment(_alias((s2)(S(d_3_2))))(_trgt(10))(_sens(4(d_3_2))))))
			(line__106(_arch 2 0 106(_assignment(_trgt(15))(_sens(10)(11)(12)(13)(14)))))
			(line__107(_arch 3 0 107(_assignment(_trgt(17))(_sens(10)(16)))))
			(line__108(_arch 4 0 108(_assignment(_trgt(6))(_sens(15(_index 23)))(_read(15(_index 24))))))
			(line__109(_arch 5 0 109(_assignment(_trgt(7))(_sens(15)))))
			(line__110(_arch 6 0 110(_assignment(_trgt(8))(_sens(17)))))
			(line__111(_arch 7 0 111(_assignment(_trgt(5))(_sens(15)))))
			(line__112(_arch 8 0 112(_assignment(_alias((COUT)(h)))(_simpleassign BUF)(_trgt(1))(_sens(17)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ALU 25 -1)
)
I 000060 55 2542          1653062117068 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1653062117069 2022.05.20 17:55:17)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code b7e4e1e1e4e0e2a1bdb9f2e9e6b3e3b1b2b1e3b1e1)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000051 55 1006          1653063676699 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1653063676700 2022.05.20 18:21:16)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 10464114124741061610094b421714161517121543)
	(_ent
		(_time 1653063676697)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -2((_dto i 31 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_port(_int Dataout 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . \Register\ 1 -1)
)
I 000050 55 6932          1653063806243 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653063806244 2022.05.20 18:23:26)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 1b4e481d4b4c190d1e1d0e40491c181d4d1c191c1b)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 83(_array -2((_dto c 7 i 0)))))
				(_port(_int PCin 8 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 84(_array -2((_dto c 8 i 0)))))
				(_port(_int PCout 9 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 2 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 9 i 0)))))
				(_port(_int address 8 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 10 i 0)))))
				(_port(_int WD 9 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 11 i 0)))))
				(_port(_int RD 10 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_port(_int Datain 1 0 74(_ent (_in))))
				(_port(_int Dataout 1 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 3 0 98(_ent (_in))))
				(_port(_int S 3 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 12 i 0)))))
				(_port(_int A 8 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 13 i 0)))))
				(_port(_int B 9 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 14 i 0)))))
				(_port(_int F 10 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out(d_31_0)))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 119(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
		)
	)
	(_inst aluselc 0 120(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 74(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 104(_array -2((_dto c 15 i 0)))))
		(_sig(_int pcout 4 0 104(_arch(_uni))))
		(_sig(_int addr 4 0 104(_arch(_uni))))
		(_sig(_int wd 4 0 104(_arch(_uni))))
		(_sig(_int rd 4 0 104(_arch(_uni))))
		(_sig(_int F 4 0 104(_arch(_uni))))
		(_sig(_int AC 4 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 5 0 105(_arch(_uni))))
		(_sig(_int opcode 5 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 106(_array -2((_dto i 31 i 0)))))
		(_sig(_int data_in 6 0 106(_arch(_uni))))
		(_sig(_int data_out 6 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_alias((data_in(d_31_16))(pcout)))(_trgt(18(d_31_16)))(_sens(10)))))
			(line__118(_arch 5 0 118(_assignment(_alias((data_out(d_15_0))(rd)))(_trgt(19(d_15_0)))(_sens(13)))))
			(line__122(_arch 6 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 16 -1)
)
I 000050 55 6932          1653063879978 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653063879979 2022.05.20 18:24:39)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 21727224227623372427347a732622277726232621)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 83(_array -2((_dto c 7 i 0)))))
				(_port(_int PCin 8 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 84(_array -2((_dto c 8 i 0)))))
				(_port(_int PCout 9 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 2 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 9 i 0)))))
				(_port(_int address 8 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 10 i 0)))))
				(_port(_int WD 9 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 11 i 0)))))
				(_port(_int RD 10 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_port(_int Datain 1 0 74(_ent (_in))))
				(_port(_int Dataout 1 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 3 0 98(_ent (_in))))
				(_port(_int S 3 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 12 i 0)))))
				(_port(_int A 8 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 13 i 0)))))
				(_port(_int B 9 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 14 i 0)))))
				(_port(_int F 10 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out(d_31_16)))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 119(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
		)
	)
	(_inst aluselc 0 120(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 74(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 104(_array -2((_dto c 15 i 0)))))
		(_sig(_int pcout 4 0 104(_arch(_uni))))
		(_sig(_int addr 4 0 104(_arch(_uni))))
		(_sig(_int wd 4 0 104(_arch(_uni))))
		(_sig(_int rd 4 0 104(_arch(_uni))))
		(_sig(_int F 4 0 104(_arch(_uni))))
		(_sig(_int AC 4 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 5 0 105(_arch(_uni))))
		(_sig(_int opcode 5 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 106(_array -2((_dto i 31 i 0)))))
		(_sig(_int data_in 6 0 106(_arch(_uni))))
		(_sig(_int data_out 6 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_alias((data_in(d_31_16))(pcout)))(_trgt(18(d_31_16)))(_sens(10)))))
			(line__118(_arch 5 0 118(_assignment(_alias((data_in(d_15_0))(rd)))(_trgt(18(d_15_0)))(_sens(13)))))
			(line__122(_arch 6 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 16 -1)
)
I 000050 55 6966          1653064099596 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653064099597 2022.05.20 18:28:19)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code fbfffeaaabacf9edfefdeea0a9fcf8fdadfcf9fcfb)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 83(_array -2((_dto c 7 i 0)))))
				(_port(_int PCin 8 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 84(_array -2((_dto c 8 i 0)))))
				(_port(_int PCout 9 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 2 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 9 i 0)))))
				(_port(_int address 8 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 10 i 0)))))
				(_port(_int WD 9 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 11 i 0)))))
				(_port(_int RD 10 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_port(_int Datain 1 0 74(_ent (_in))))
				(_port(_int Dataout 1 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 3 0 98(_ent (_in))))
				(_port(_int S 3 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 12 i 0)))))
				(_port(_int A 8 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 13 i 0)))))
				(_port(_int B 9 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 14 i 0)))))
				(_port(_int F 10 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out(d_31_16)))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 119(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
		)
	)
	(_inst aluselc 0 120(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(data_out(d_15_0)))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 74(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 104(_array -2((_dto c 15 i 0)))))
		(_sig(_int pcout 4 0 104(_arch(_uni))))
		(_sig(_int addr 4 0 104(_arch(_uni))))
		(_sig(_int wd 4 0 104(_arch(_uni))))
		(_sig(_int rd 4 0 104(_arch(_uni))))
		(_sig(_int F 4 0 104(_arch(_uni))))
		(_sig(_int AC 4 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 5 0 105(_arch(_uni))))
		(_sig(_int opcode 5 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 106(_array -2((_dto i 31 i 0)))))
		(_sig(_int data_in 6 0 106(_arch(_uni))))
		(_sig(_int data_out 6 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 7 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(data_out(d_15_12))))(_trgt(17))(_sens(19(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(data_out(d_11_0))))(_trgt(20))(_sens(19(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_alias((data_in(d_31_16))(pcout)))(_trgt(18(d_31_16)))(_sens(10)))))
			(line__118(_arch 5 0 118(_assignment(_alias((data_in(d_15_0))(rd)))(_trgt(18(d_15_0)))(_sens(13)))))
			(line__122(_arch 6 0 122(_assignment(_trgt(15))(_sens(4)(14)(19(d_15_0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 16 -1)
)
I 000050 55 6881          1653066052887 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653066052888 2022.05.20 19:00:52)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 0c0b080b5d5b0e1a090a19575e0b0f0a5a0b0e0b0c)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 8 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 9 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 10 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 11 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 12 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 13 i 0)))))
				(_port(_int A 6 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 14 i 0)))))
				(_port(_int B 7 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 15 i 0)))))
				(_port(_int F 8 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 16 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_trgt(18))(_sens(10)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 17 -1)
)
I 000051 55 1003          1653066073950 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1653066073951 2022.05.20 19:01:13)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 525207525205034454524b09005556545755505701)
	(_ent
		(_time 1653066073948)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Dataout 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Register\ 3 -1)
)
I 000060 55 2624          1653066381427 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1653066381428 2022.05.20 19:06:21)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 5f5a0b5e5d080a49550b1a010e5b0b595a590b5909)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
		(16843009 16843009 16843009 16843009)
		(67372036 67372036 67372036 67372036)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000051 55 1003          1653066476618 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1653066476619 2022.05.20 19:07:56)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 323033343265632434322b69603536343735303761)
	(_ent
		(_time 1653066073947)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Dataout 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Register\ 3 -1)
)
I 000050 55 6881          1653066545170 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653066545171 2022.05.20 19:09:05)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 050a0202025207130003105e570206035302070205)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 8 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 9 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 10 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 11 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 12 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 13 i 0)))))
				(_port(_int A 6 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 14 i 0)))))
				(_port(_int B 7 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 15 i 0)))))
				(_port(_int F 8 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 16 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_trgt(18))(_sens(10)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 17 -1)
)
I 000051 55 1003          1653067488683 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1653067488684 2022.05.20 19:24:48)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code a0f0a0f4a2f7f1b6a6a0b9fbf2a7a4a6a5a7a2a5f3)
	(_ent
		(_time 1653066073947)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Dataout 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Register\ 3 -1)
)
I 000050 55 6881          1653067491976 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653067491977 2022.05.20 19:24:51)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 81d0888e82d68397848794dad3868287d786838681)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 8 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 9 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 10 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 11 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 12 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 13 i 0)))))
				(_port(_int A 6 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 14 i 0)))))
				(_port(_int B 7 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 15 i 0)))))
				(_port(_int F 8 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 16 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_trgt(18))(_sens(10)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 17 -1)
)
I 000050 55 6881          1653067828403 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653067828404 2022.05.20 19:30:28)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code a7a1f5f1a2f0a5b1a2a1b2fcf5a0a4a1f1a0a5a0a7)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 6 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 7 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 8 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 9 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 10 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 11 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 12 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 13 i 0)))))
				(_port(_int A 6 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 14 i 0)))))
				(_port(_int B 7 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 15 i 0)))))
				(_port(_int F 8 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst P_c 0 110(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst C_U 0 111(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(opcode))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst m_m 0 113(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst buf 0 118(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst aluselc 0 119(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(opcode))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 121(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 16 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_trgt(12))(_sens(3)(15)))))
			(line__114(_arch 1 0 114(_assignment(_alias((opcode)(rd(d_15_12))))(_trgt(17))(_sens(13(d_15_12))))))
			(line__115(_arch 2 0 115(_assignment(_alias((s_addr)(rd(d_11_0))))(_trgt(20))(_sens(13(d_11_0))))))
			(line__116(_arch 3 0 116(_assignment(_trgt(11))(_sens(2)(3)(10)(20)))))
			(line__117(_arch 4 0 117(_assignment(_trgt(18))(_sens(10)))))
			(line__122(_arch 5 0 122(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 17 -1)
)
I 000051 55 1003          1653067836026 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1653067836027 2022.05.20 19:30:36)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 61673b62623630776761783a336665676466636432)
	(_ent
		(_time 1653066073947)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Dataout 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Register\ 3 -1)
)
I 000060 55 2624          1653067865266 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1653067865267 2022.05.20 19:31:05)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code a3f7a2f6f4f4f6b5a9f7e6fdf2a7f7a5a6a5f7a5f5)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
		(16843009 16843009 16843009 16843009)
		(67372036 67372036 67372036 67372036)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000060 55 2624          1653073309767 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1653073309768 2022.05.20 21:01:49)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 37603230646062213d637269663363313231633161)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
		(16843009 16843009 16843009 16843009)
		(67372036 67372036 67372036 67372036)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000050 55 3300          1653073728523 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653073728524 2022.05.20 21:08:48)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code f5f0f7a4f2a2f7e3f3f5e0aea7f2f6f3a3f2f7f2f5)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 0 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 1 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 2 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 3 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 109(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 110(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(pcout))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 4 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 5 -1)
)
I 000050 55 4398          1653074029051 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653074029052 2022.05.20 21:13:49)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code e8bde0bae2bfeafeeee9fdb3baefebeebeefeaefe8)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 1 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 2 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 3 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 4 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 5 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 6 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 7 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 109(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 110(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(pcout))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst m_m 0 112(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 8 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(11))(_sens(2)(3)(10)(11(d_11_0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 9 -1)
)
I 000050 55 4398          1653074030771 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653074030772 2022.05.20 21:13:50)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 9fcac991cbc89d89999e8ac4cd989c99c9989d989f)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 1 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 2 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 3 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 4 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 5 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 6 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 7 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 109(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 110(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(pcout))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst m_m 0 112(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 8 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(11))(_sens(2)(3)(10)(11(d_11_0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 9 -1)
)
I 000050 55 5240          1653077168369 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653077168370 2022.05.20 22:06:08)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code e8e6bebae2bfeafeeebffdb3baefebeebeefeaefe8)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 1 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 2 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 3 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 4 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 5 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 6 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 7 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 109(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 110(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(pcout))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst m_m 0 112(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst C_U 0 113(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(rd(d_15_12)))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst sel 0 114(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(rd(d_15_12)))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 8 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(11))(_sens(2)(3)(10)(11(d_11_0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 9 -1)
)
I 000050 55 6515          1653078322421 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653078322422 2022.05.20 22:25:22)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code e7e3b5b5e2b0e5f1e1b0f2bcb5e0e4e1b1e0e5e0e7)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 2 i 0)))))
				(_port(_int PCin 6 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int PCout 7 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 4 i 0)))))
				(_port(_int Datain 6 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 5 i 0)))))
				(_port(_int Dataout 7 0 75(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 6 i 0)))))
				(_port(_int address 6 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 7 i 0)))))
				(_port(_int WD 7 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 8 i 0)))))
				(_port(_int RD 8 0 66(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 9 i 0)))))
				(_port(_int A 6 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 10 i 0)))))
				(_port(_int B 7 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 11 i 0)))))
				(_port(_int F 8 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 109(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 110(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(pcout))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst m_m 0 112(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst C_U 0 113(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(rd(d_15_12)))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst sel 0 114(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(rd(d_15_12)))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 115(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 12 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 107(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 107(_arch(_uni))))
		(_prcs
			(line__111(_arch 0 0 111(_assignment(_trgt(11))(_sens(2)(3)(10)(11(d_11_0))))))
			(line__116(_arch 1 0 116(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 13 -1)
)
I 000060 55 2624          1653078357309 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1653078357310 2022.05.20 22:25:57)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 31676636646664273b65746f603565373437653767)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
		(16843009 16843009 16843009 16843009)
		(67372036 67372036 67372036 67372036)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000050 55 6341          1653078416718 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653078416719 2022.05.20 22:26:56)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 4016134342174256464f551b124743461647424740)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 2 i 0)))))
				(_port(_int PCin 5 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int PCout 6 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 4 i 0)))))
				(_port(_int Datain 5 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 5 i 0)))))
				(_port(_int Dataout 6 0 75(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 6 i 0)))))
				(_port(_int address 5 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 7 i 0)))))
				(_port(_int WD 6 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 8 i 0)))))
				(_port(_int RD 7 0 66(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 9 i 0)))))
				(_port(_int A 5 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 10 i 0)))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 11 i 0)))))
				(_port(_int F 7 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 108(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 109(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(pcout))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst m_m 0 111(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst C_U 0 112(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(rd(d_15_12)))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst sel 0 113(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(rd(d_15_12)))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 114(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 12 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(11))(_sens(2)(3)(10)(11(d_11_0))))))
			(line__115(_arch 1 0 115(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Processor 13 -1)
)
I 000050 55 6370          1653078497520 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653078497521 2022.05.20 22:28:17)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code dd8fda8e8b8adfcbdbd2c8868fdadedb8bdadfdadd)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 2 i 0)))))
				(_port(_int PCin 5 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int PCout 6 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 4 i 0)))))
				(_port(_int Datain 5 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 5 i 0)))))
				(_port(_int Dataout 6 0 75(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 6 i 0)))))
				(_port(_int address 5 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 7 i 0)))))
				(_port(_int WD 6 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 8 i 0)))))
				(_port(_int RD 7 0 66(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 9 i 0)))))
				(_port(_int A 5 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 10 i 0)))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 11 i 0)))))
				(_port(_int F 7 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 108(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 109(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(pcout))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst m_m 0 111(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst C_U 0 112(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(rd(d_15_12)))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst sel 0 113(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(rd(d_15_12)))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 114(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 12 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(11))(_sens(2)(3)(10)(11(d_11_0))))))
			(line__115(_arch 1 0 115(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 13 -1)
)
I 000050 55 6478          1653078736288 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653078736289 2022.05.20 22:32:16)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 8a85d985d9dd889c8cdd9fd1d88d898cdc8d888d8a)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int PCin 5 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 4 i 0)))))
				(_port(_int PCout 6 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 5 i 0)))))
				(_port(_int Datain 5 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 6 i 0)))))
				(_port(_int Dataout 6 0 75(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 7 i 0)))))
				(_port(_int address 5 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 8 i 0)))))
				(_port(_int WD 6 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 9 i 0)))))
				(_port(_int RD 7 0 66(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 10 i 0)))))
				(_port(_int A 5 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 11 i 0)))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 12 i 0)))))
				(_port(_int F 7 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 108(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 109(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(pcout))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst m_m 0 111(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst C_U 0 112(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(rd(d_15_12)))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst sel 0 113(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(rd(d_15_12)))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 115(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(B))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 13 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_sig(_int B 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(11))(_sens(2)(3)(10)(11(d_11_0))))))
			(line__114(_arch 1 0 114(_assignment(_trgt(16))(_sens(4)(13)))))
			(line__116(_arch 2 0 116(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 14 -1)
)
I 000050 55 6525          1653078849092 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653078849093 2022.05.20 22:34:09)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 37343233326035213160226c653034316130353037)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int PCin 5 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 4 i 0)))))
				(_port(_int PCout 6 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 5 i 0)))))
				(_port(_int Datain 5 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 6 i 0)))))
				(_port(_int Dataout 6 0 75(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 7 i 0)))))
				(_port(_int address 5 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 8 i 0)))))
				(_port(_int WD 6 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 9 i 0)))))
				(_port(_int RD 7 0 66(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 10 i 0)))))
				(_port(_int A 5 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 11 i 0)))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 12 i 0)))))
				(_port(_int F 7 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 108(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 109(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst m_m 0 111(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst C_U 0 112(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(rd(d_15_12)))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst sel 0 113(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(rd(d_15_12)))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 115(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(B))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 13 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_sig(_int B 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(11))(_sens(2)(3)(10)(11(d_11_0))))))
			(line__114(_arch 1 0 114(_assignment(_trgt(16))(_sens(4)(13)))))
			(line__116(_arch 2 0 116(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 14 -1)
)
I 000050 55 6545          1653078964066 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653078964067 2022.05.20 22:36:04)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 4f48494c1b184d5949185a141d484c4919484d484f)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int PCin 5 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 4 i 0)))))
				(_port(_int PCout 6 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 5 i 0)))))
				(_port(_int Datain 5 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 6 i 0)))))
				(_port(_int Dataout 6 0 75(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 7 i 0)))))
				(_port(_int address 5 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 8 i 0)))))
				(_port(_int WD 6 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 9 i 0)))))
				(_port(_int RD 7 0 66(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 10 i 0)))))
				(_port(_int A 5 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 11 i 0)))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 12 i 0)))))
				(_port(_int F 7 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 108(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(_string \"0000000000000000"\))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 109(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst m_m 0 111(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst C_U 0 112(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(rd(d_15_12)))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst sel 0 113(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(rd(d_15_12)))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 115(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(B))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 13 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_sig(_int B 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(11))(_sens(2)(3)(10)(11(d_11_0))))))
			(line__114(_arch 1 0 114(_assignment(_trgt(16))(_sens(4)(13)))))
			(line__116(_arch 2 0 116(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 14 -1)
)
I 000043 55 1183          1653079335488 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1653079335489 2022.05.20 22:42:15)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2d782c297a7b793b2f7b3d777f2a2d2b2e2a2d2b2e)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_sig(_int s1 2 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . PC 5 -1)
)
I 000050 55 6476          1653079518224 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653079518225 2022.05.20 22:45:18)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code fcfcadadadabfeeafaf3e9a7aefbfffaaafbfefbfc)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 2 i 0)))))
				(_port(_int PCin 5 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int PCout 6 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 4 i 0)))))
				(_port(_int Datain 5 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 5 i 0)))))
				(_port(_int Dataout 6 0 75(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 6 i 0)))))
				(_port(_int address 5 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 7 i 0)))))
				(_port(_int WD 6 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 8 i 0)))))
				(_port(_int RD 7 0 66(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 9 i 0)))))
				(_port(_int A 5 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 10 i 0)))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 11 i 0)))))
				(_port(_int F 7 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 108(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(_string \"0000000000000000"\))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 109(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst m_m 0 111(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst C_U 0 112(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(rd(d_15_12)))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst sel 0 113(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(rd(d_15_12)))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 114(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 12 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_sig(_int B 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(11))(_sens(2)(3)(10)(11(d_11_0))))))
			(line__115(_arch 1 0 115(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 13 -1)
)
I 000060 55 2542          1653079696426 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1653079696427 2022.05.20 22:48:16)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 17114712444042011d195249461343111211431141)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000060 55 2624          1653079876956 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 46))
	(_version vef)
	(_time 1653079876957 2022.05.20 22:51:16)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 4a191d4a4f1d1f5c401e0f141b4e1e4c4f4c1e4c1c)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 47(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 47(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 48(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 48(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 49(_arch(_uni))))
		(_sig(_int rom 6 0 50(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
		(16843009 16843009 16843009 16843009)
		(67372036 67372036 67372036 67372036)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
I 000051 55 975           1653120560718 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1653120560719 2022.05.21 10:09:20)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 40174741421711564640591b124744464547424513)
	(_ent
		(_time 1653120560716)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~12 0 33(_array -2((_dto i 17 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_port(_int Dataout 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(67372036 67372036 67372036 67372036 1028)
	)
	(_model . \Register\ 1 -1)
)
I 000050 55 6524          1653120945294 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653120945295 2022.05.21 10:15:45)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 828cd08d82d5809484d597d9d0858184d485808582)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int PCin 7 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 84(_array -2((_dto c 4 i 0)))))
				(_port(_int PCout 8 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_port(_int Datain 1 0 74(_ent (_in))))
				(_port(_int Dataout 1 0 75(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 5 i 0)))))
				(_port(_int address 7 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 6 i 0)))))
				(_port(_int WD 8 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 7 i 0)))))
				(_port(_int RD 9 0 66(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 2 0 91(_ent (_in))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 3 0 98(_ent (_in))))
				(_port(_int S 3 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 8 i 0)))))
				(_port(_int A 7 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 9 i 0)))))
				(_port(_int B 8 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 10 i 0)))))
				(_port(_int F 9 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 108(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(_string \"0000000000000000"\))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 110(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
		)
	)
	(_inst m_m 0 112(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(data_out(17)))
			((MW)(data_out(16)))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst C_U 0 113(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(data_out(d_15_12)))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst sel 0 114(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(data_out(d_15_12)))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 115(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(data_out(d_15_0)))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~13 0 74(_array -2((_dto i 17 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 104(_array -2((_dto c 11 i 0)))))
		(_sig(_int pcout 4 0 104(_arch(_uni))))
		(_sig(_int addr 4 0 104(_arch(_uni))))
		(_sig(_int wd 4 0 104(_arch(_uni))))
		(_sig(_int rd 4 0 104(_arch(_uni))))
		(_sig(_int F 4 0 104(_arch(_uni))))
		(_sig(_int AC 4 0 104(_arch(_uni))))
		(_sig(_int B 4 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 5 0 105(_arch(_uni))))
		(_sig(_int opcode 5 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{17~downto~0}~1324 0 106(_array -2((_dto i 17 i 0)))))
		(_sig(_int data_in 6 0 106(_arch(_uni))))
		(_sig(_int data_out 6 0 106(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_alias((data_in)(mr)(mw)(rd)))(_trgt(19))(_sens(2)(3)(13)))))
			(line__111(_arch 1 0 111(_assignment(_trgt(11))(_sens(2)(3)(10)(20(d_11_0))))))
			(line__116(_arch 2 0 116(_assignment(_trgt(15))(_sens(4)(14)(20(d_15_0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 12 -1)
)
I 000043 55 1124          1653121143624 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1653121143625 2022.05.21 10:19:03)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2a7c282e787c7e3c28243a70782d2a2c292d2a2c29)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -2((_dto c 3 i 0)))))
		(_sig(_int s1 2 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1))(_read(4)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . PC 4 -1)
)
I 000051 55 1013          1653121212535 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1653121212536 2022.05.21 10:20:12)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 643061676233357262647d3f366360626163666137)
	(_ent
		(_time 1653121212533)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{34~downto~0}~12 0 33(_array -2((_dto i 34 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_port(_int Dataout 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 263172)
	)
	(_model . \Register\ 1 -1)
)
I 000051 55 1011          1653121261354 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1653121261355 2022.05.21 10:21:01)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 11121715124640071711084a431615171416131442)
	(_ent
		(_time 1653121261352)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{33~downto~0}~12 0 33(_array -2((_dto i 33 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_port(_int Dataout 0 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036 1028)
	)
	(_model . \Register\ 1 -1)
)
I 000050 55 6486          1653121320868 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653121320869 2022.05.21 10:22:00)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 8c8e8a83dddb8e9a8adb99d7de8b8f8ada8b8e8b8c)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int PCin 7 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 84(_array -2((_dto c 4 i 0)))))
				(_port(_int PCout 8 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_port(_int Datain 1 0 74(_ent (_in))))
				(_port(_int Dataout 1 0 75(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 5 i 0)))))
				(_port(_int address 7 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 6 i 0)))))
				(_port(_int WD 8 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 7 i 0)))))
				(_port(_int RD 9 0 66(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 2 0 91(_ent (_in))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 3 0 98(_ent (_in))))
				(_port(_int S 3 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 8 i 0)))))
				(_port(_int A 7 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 9 i 0)))))
				(_port(_int B 8 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 10 i 0)))))
				(_port(_int F 9 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 108(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(data_out(d_33_18)))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 110(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
		)
	)
	(_inst m_m 0 112(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(data_out(17)))
			((MW)(data_out(16)))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst C_U 0 113(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(data_out(d_15_12)))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst sel 0 114(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(data_out(d_15_12)))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 115(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(data_out(d_15_0)))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{33~downto~0}~13 0 74(_array -2((_dto i 33 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 104(_array -2((_dto c 11 i 0)))))
		(_sig(_int pcout 4 0 104(_arch(_uni))))
		(_sig(_int addr 4 0 104(_arch(_uni))))
		(_sig(_int wd 4 0 104(_arch(_uni))))
		(_sig(_int rd 4 0 104(_arch(_uni))))
		(_sig(_int F 4 0 104(_arch(_uni))))
		(_sig(_int AC 4 0 104(_arch(_uni))))
		(_sig(_int B 4 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 5 0 105(_arch(_uni))))
		(_sig(_int opcode 5 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{33~downto~0}~1324 0 106(_array -2((_dto i 33 i 0)))))
		(_sig(_int data_in 6 0 106(_arch(_uni))))
		(_sig(_int data_out 6 0 106(_arch(_uni))))
		(_prcs
			(line__109(_arch 0 0 109(_assignment(_trgt(19))(_sens(2)(3)(10)(13)))))
			(line__111(_arch 1 0 111(_assignment(_trgt(11))(_sens(2)(3)(10)(20(d_11_0))))))
			(line__116(_arch 2 0 116(_assignment(_trgt(15))(_sens(4)(14)(20(d_15_0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 12 -1)
)
I 000051 55 1003          1653121455933 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 40))
	(_version vef)
	(_time 1653121455934 2022.05.21 10:24:15)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code 232076242274723525233a78712427252624212670)
	(_ent
		(_time 1653121455931)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Dataout 1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Register\ 3 -1)
)
I 000043 55 1183          1653121464828 PC
(_unit VHDL(pc 0 29(pc 0 41))
	(_version vef)
	(_time 1653121464829 2022.05.21 10:24:24)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code ede2e5bebabbb9fbefbbfdb7bfeaedebeeeaedebee)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 42(_array -2((_dto c 4 i 0)))))
		(_sig(_int s1 2 0 42(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . PC 5 -1)
)
I 000050 55 6476          1653121468595 Processor
(_unit VHDL(processor 0 28(processor 0 38))
	(_version vef)
	(_time 1653121468596 2022.05.21 10:24:28)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 939d949d92c49185959c86c8c1949095c594919493)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 79(_ent((i 16)))))
				(_port(_int Rst -2 0 81(_ent (_in))))
				(_port(_int CLK -2 0 82(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 83(_array -2((_dto c 2 i 0)))))
				(_port(_int PCin 5 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int PCout 6 0 84(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 70(_ent((i 16)))))
				(_port(_int CLK -2 0 72(_ent (_in))))
				(_port(_int Rst -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 74(_array -2((_dto c 4 i 0)))))
				(_port(_int Datain 5 0 74(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 75(_array -2((_dto c 5 i 0)))))
				(_port(_int Dataout 6 0 75(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 57(_ent((i 16)))))
				(_port(_int clk -2 0 60(_ent (_in))))
				(_port(_int rst -2 0 61(_ent (_in))))
				(_port(_int MR -2 0 62(_ent (_in))))
				(_port(_int MW -2 0 63(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 64(_array -2((_dto c 6 i 0)))))
				(_port(_int address 5 0 64(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 65(_array -2((_dto c 7 i 0)))))
				(_port(_int WD 6 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 66(_array -2((_dto c 8 i 0)))))
				(_port(_int RD 7 0 66(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 88(_ent((i 16)))))
				(_port(_int MR -2 0 90(_ent (_out))))
				(_port(_int MW -2 0 90(_ent (_out))))
				(_port(_int ALU_EN -2 0 90(_ent (_out))))
				(_port(_int OPcode 1 0 91(_ent (_in))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 95(_ent((i 16)))))
				(_port(_int EN -2 0 97(_ent (_in))))
				(_port(_int OPcode 2 0 98(_ent (_in))))
				(_port(_int S 2 0 99(_ent (_out))))
				(_port(_int Carry -2 0 100(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 41(_ent((i 16)))))
				(_port(_int CIN -2 0 44(_ent (_in))))
				(_port(_int COUT -2 0 45(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 46(_array -2((_dto c 9 i 0)))))
				(_port(_int A 5 0 46(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 47(_array -2((_dto c 10 i 0)))))
				(_port(_int B 6 0 47(_ent (_in))))
				(_port(_int S 0 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 49(_array -2((_dto c 11 i 0)))))
				(_port(_int F 7 0 49(_ent (_out))))
				(_port(_int Negativeflag -2 0 50(_ent (_out))))
				(_port(_int Zeroflag -2 0 51(_ent (_out))))
				(_port(_int Carryflag -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 108(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(_string \"0000000000000000"\))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 109(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst m_m 0 111(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst C_U 0 112(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(rd(d_15_12)))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst sel 0 113(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(rd(d_15_12)))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 114(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 48(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 91(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 98(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 103(_arch(_uni))))
		(_sig(_int mw -2 0 103(_arch(_uni))))
		(_sig(_int aluen -2 0 103(_arch(_uni))))
		(_sig(_int Cin -2 0 103(_arch(_uni))))
		(_sig(_int Cout -2 0 103(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 103(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 103(_arch(_uni))))
		(_sig(_int Carryflag -2 0 103(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 104(_array -2((_dto c 12 i 0)))))
		(_sig(_int pcout 3 0 104(_arch(_uni))))
		(_sig(_int addr 3 0 104(_arch(_uni))))
		(_sig(_int wd 3 0 104(_arch(_uni))))
		(_sig(_int rd 3 0 104(_arch(_uni))))
		(_sig(_int F 3 0 104(_arch(_uni))))
		(_sig(_int AC 3 0 104(_arch(_uni))))
		(_sig(_int B 3 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 105(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 105(_arch(_uni))))
		(_sig(_int opcode 4 0 105(_arch(_uni))))
		(_sig(_int data_in 3 0 106(_arch(_uni))))
		(_sig(_int data_out 3 0 106(_arch(_uni))))
		(_prcs
			(line__110(_arch 0 0 110(_assignment(_trgt(11))(_sens(2)(3)(10)(11(d_11_0))))))
			(line__115(_arch 1 0 115(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 13 -1)
)
I 000050 55 6444          1653168593127 Processor
(_unit VHDL(processor 0 28(processor 0 14))
	(_version vef)
	(_time 1653168593128 2022.05.21 23:29:53)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code d680d185d281d4c0d0d9c38d84d1d5d080d1d4d1d6)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 55(_ent((i 16)))))
				(_port(_int Rst -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 59(_array -2((_dto c 2 i 0)))))
				(_port(_int PCin 5 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -2((_dto c 3 i 0)))))
				(_port(_int PCout 6 0 60(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 46(_ent((i 16)))))
				(_port(_int CLK -2 0 48(_ent (_in))))
				(_port(_int Rst -2 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 50(_array -2((_dto c 4 i 0)))))
				(_port(_int Datain 5 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 51(_array -2((_dto c 5 i 0)))))
				(_port(_int Dataout 6 0 51(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 33(_ent((i 16)))))
				(_port(_int clk -2 0 36(_ent (_in))))
				(_port(_int rst -2 0 37(_ent (_in))))
				(_port(_int MR -2 0 38(_ent (_in))))
				(_port(_int MW -2 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 40(_array -2((_dto c 6 i 0)))))
				(_port(_int address 5 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 41(_array -2((_dto c 7 i 0)))))
				(_port(_int WD 6 0 41(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 42(_array -2((_dto c 8 i 0)))))
				(_port(_int RD 7 0 42(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 64(_ent((i 16)))))
				(_port(_int MR -2 0 66(_ent (_out))))
				(_port(_int MW -2 0 66(_ent (_out))))
				(_port(_int ALU_EN -2 0 66(_ent (_out))))
				(_port(_int OPcode 1 0 67(_ent (_in))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 71(_ent((i 16)))))
				(_port(_int EN -2 0 73(_ent (_in))))
				(_port(_int OPcode 2 0 74(_ent (_in))))
				(_port(_int S 2 0 75(_ent (_out))))
				(_port(_int Carry -2 0 76(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 17(_ent((i 16)))))
				(_port(_int CIN -2 0 20(_ent (_in))))
				(_port(_int COUT -2 0 21(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 9 i 0)))))
				(_port(_int A 5 0 22(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 23(_array -2((_dto c 10 i 0)))))
				(_port(_int B 6 0 23(_ent (_in))))
				(_port(_int S 0 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 25(_array -2((_dto c 11 i 0)))))
				(_port(_int F 7 0 25(_ent (_out))))
				(_port(_int Negativeflag -2 0 26(_ent (_out))))
				(_port(_int Zeroflag -2 0 27(_ent (_out))))
				(_port(_int Carryflag -2 0 28(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 84(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(_string \"0000000000000000"\))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 85(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst m_m 0 87(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst C_U 0 88(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(rd(d_15_12)))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst sel 0 89(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(rd(d_15_12)))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 90(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 67(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 74(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 79(_arch(_uni))))
		(_sig(_int mw -2 0 79(_arch(_uni))))
		(_sig(_int aluen -2 0 79(_arch(_uni))))
		(_sig(_int Cin -2 0 79(_arch(_uni))))
		(_sig(_int Cout -2 0 79(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 79(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 79(_arch(_uni))))
		(_sig(_int Carryflag -2 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 80(_array -2((_dto c 12 i 0)))))
		(_sig(_int pcout 3 0 80(_arch(_uni))))
		(_sig(_int addr 3 0 80(_arch(_uni))))
		(_sig(_int wd 3 0 80(_arch(_uni))))
		(_sig(_int rd 3 0 80(_arch(_uni))))
		(_sig(_int F 3 0 80(_arch(_uni))))
		(_sig(_int AC 3 0 80(_arch(_uni))))
		(_sig(_int B 3 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 81(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 81(_arch(_uni))))
		(_sig(_int opcode 4 0 81(_arch(_uni))))
		(_sig(_int data_in 3 0 82(_arch(_uni))))
		(_sig(_int data_out 3 0 82(_arch(_uni))))
		(_prcs
			(line__86(_arch 0 0 86(_assignment(_trgt(11))(_sens(2)(3)(10)(11(d_11_0))))))
			(line__91(_arch 1 0 91(_assignment(_trgt(15))(_sens(4)(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 13 -1)
)
V 000049 55 1123          1653168603710 ALU_Selc
(_unit VHDL(alu_selc 0 28(alu_selc 0 16))
	(_version vef)
	(_time 1653168603711 2022.05.21 23:30:03)
	(_source(\../src/ALU_Selc.vhd\))
	(_parameters tan)
	(_code 287a282c737e793d7c2e3b727c2e7b2e2b2e292e7b)
	(_ent
		(_time 1653016473532)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent((i 16)))))
		(_port(_int EN -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -2((_dto i 3 i 0)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_port(_int S 0 0 33(_ent(_out))))
		(_port(_int Carry -2 0 34(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33751554)
		(50463234)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(33686275)
		(50463235)
		(33751555)
		(50463491)
		(50528771)
		(33686018)
		(33751811)
		(50529027)
	)
	(_model . ALU_Selc 2 -1)
)
I 000050 55 1271          1653168613533 Control_U
(_unit VHDL(control_u 0 28(control_u 0 14))
	(_version vef)
	(_time 1653168613534 2022.05.21 23:30:13)
	(_source(\../src/ControlUnit .vhd\))
	(_parameters tan)
	(_code 8cdc888289db8d9b898f9ed68b8adf89da8b898a8f)
	(_ent
		(_time 1653016449379)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent((i 16)))))
		(_port(_int MR -2 0 31(_ent(_out))))
		(_port(_int MW -2 0 31(_ent(_out))))
		(_port(_int ALU_EN -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -2((_dto i 3 i 0)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_sig(_int w -2 0 15(_arch(_uni))))
		(_sig(_int r -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(5))(_sens(3)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(3)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(2))(_sens(4)(5)))))
			(line__21(_arch 3 0 21(_assignment(_alias((MR)(r)))(_simpleassign BUF)(_trgt(0))(_sens(5)))))
			(line__22(_arch 4 0 22(_assignment(_alias((MW)(w)))(_simpleassign BUF)(_trgt(1))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . Control_U 5 -1)
)
I 000043 55 1183          1653168622273 PC
(_unit VHDL(pc 0 29(pc 0 17))
	(_version vef)
	(_time 1653168622274 2022.05.21 23:30:22)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code abada2fcfafdffbda9fdbbf1f9acabada8acabada8)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_sig(_int s1 2 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . PC 5 -1)
)
V 000051 55 1003          1653168629678 \Register\
(_unit VHDL(\Register\ 0 28(\Register\ 0 16))
	(_version vef)
	(_time 1653168629679 2022.05.21 23:30:29)
	(_source(\../src/Register.vhd\))
	(_parameters tan)
	(_code a8aefdfca2fff9beaea8b1f3faafacaeadafaaadfb)
	(_ent
		(_time 1653121455930)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in)(_event))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Datain 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Dataout 1 0 34(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(3))(_sens(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Register\ 3 -1)
)
I 000060 55 2624          1653168641996 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 22))
	(_version vef)
	(_time 1653168641997 2022.05.21 23:30:41)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code b1b2e4e7e4e6e4a7bbe5f4efe0b5e5b7b4b7e5b7e7)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 1 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 2 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 3 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2((_dto c 4 i 0)))))
		(_type(_int RAM_TYPE 0 23(_array 3((_to i 0 c 5)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 24(_array -2((_dto c 6 i 0)))))
		(_type(_int ROM_TYPE 0 24(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 25(_arch(_uni))))
		(_sig(_int rom 6 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
		(16843009 16843009 16843009 16843009)
		(67372036 67372036 67372036 67372036)
	)
	(_model . \Main_Memory_model\ 7 -1)
)
V 000044 55 5727          1653168651629 ALU
(_unit VHDL(alu 0 28(alu 0 23))
	(_version vef)
	(_time 1653168651630 2022.05.21 23:30:51)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5a540859580c0b4c5e5a19010e5c5b5c095d5f5c5b)
	(_ent
		(_time 1652915394106)
	)
	(_comp
		(PartA
			(_object
				(_gen(_int n -1 0 26(_ent((i 16)))))
				(_port(_int CIN -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 30(_array -2((_dto c 9 i 0)))))
				(_port(_int A 10 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 31(_array -2((_dto c 10 i 0)))))
				(_port(_int B 11 0 31(_ent (_in))))
				(_port(_int S 4 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 33(_array -2((_dto c 11 i 0)))))
				(_port(_int F 12 0 33(_ent (_out))))
				(_port(_int COUT -2 0 34(_ent (_out))))
			)
		)
		(PartB
			(_object
				(_gen(_int n -1 0 39(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 43(_array -2((_dto c 12 i 0)))))
				(_port(_int A 10 0 43(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 44(_array -2((_dto c 13 i 0)))))
				(_port(_int B 11 0 44(_ent (_in))))
				(_port(_int S 5 0 45(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 46(_array -2((_dto c 14 i 0)))))
				(_port(_int F 12 0 46(_ent (_out))))
			)
		)
		(PartC
			(_object
				(_gen(_int n -1 0 51(_ent((i 16)))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 54(_array -2((_dto c 15 i 0)))))
				(_port(_int A 10 0 54(_ent (_in))))
				(_port(_int CIN -2 0 55(_ent (_in))))
				(_port(_int S 6 0 56(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 57(_array -2((_dto c 16 i 0)))))
				(_port(_int F 11 0 57(_ent (_out))))
			)
		)
		(PartD
			(_object
				(_gen(_int n -1 0 62(_ent((i 16)))))
				(_port(_int CIN -2 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1320 0 66(_array -2((_dto c 17 i 0)))))
				(_port(_int A 10 0 66(_ent (_in))))
				(_port(_int S 7 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 68(_array -2((_dto c 18 i 0)))))
				(_port(_int F 11 0 68(_ent (_out))))
			)
		)
	)
	(_inst ParA 0 78(_comp PartA)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(o))
			((COUT)(g))
		)
		(_use(_ent . PartA)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((COUT)(COUT))
			)
		)
	)
	(_inst ParB 0 79(_comp PartB)
		(_port
			((A)(A))
			((B)(B))
			((S)(s1))
			((F)(l))
		)
		(_use(_ent . PartB)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParC 0 80(_comp PartC)
		(_port
			((A)(A))
			((CIN)(CIN))
			((S)(s1))
			((F)(c))
		)
		(_use(_ent . PartC)
			(_port
				((A)(A))
				((CIN)(CIN))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_inst ParD 0 81(_comp PartD)
		(_port
			((CIN)(CIN))
			((A)(A))
			((S)(s1))
			((F)(d))
		)
		(_use(_ent . PartD)
			(_port
				((CIN)(CIN))
				((A)(A))
				((S)(S))
				((F)(F))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_port(_int COUT -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 35(_array -2((_dto c 19 i 0)))))
		(_port(_int A 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 20 i 0)))))
		(_port(_int B 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -2((_dto i 3 i 0)))))
		(_port(_int S 2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 38(_array -2((_dto c 21 i 0)))))
		(_port(_int F 3 0 38(_ent(_out))))
		(_port(_int Negativeflag -2 0 39(_ent(_out))))
		(_port(_int Zeroflag -2 0 40(_ent(_out))))
		(_port(_int Carryflag -2 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 45(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 67(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 71(_array -2((_dto i 1 i 0)))))
		(_sig(_int s1 8 0 71(_arch(_uni))))
		(_sig(_int s2 8 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1328 0 72(_array -2((_dto c 22 i 0)))))
		(_sig(_int o 9 0 72(_arch(_uni))))
		(_sig(_int l 9 0 72(_arch(_uni))))
		(_sig(_int c 9 0 72(_arch(_uni))))
		(_sig(_int d 9 0 72(_arch(_uni))))
		(_sig(_int e 9 0 72(_arch(_uni))))
		(_sig(_int g -2 0 73(_arch(_uni))))
		(_sig(_int h -2 0 73(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((s1)(S(d_1_0))))(_trgt(9))(_sens(4(d_1_0))))))
			(line__76(_arch 1 0 76(_assignment(_alias((s2)(S(d_3_2))))(_trgt(10))(_sens(4(d_3_2))))))
			(line__82(_arch 2 0 82(_assignment(_trgt(15))(_sens(10)(11)(12)(13)(14)))))
			(line__83(_arch 3 0 83(_assignment(_trgt(17))(_sens(10)(16)))))
			(line__84(_arch 4 0 84(_assignment(_trgt(6))(_sens(15(_index 23)))(_read(15(_index 24))))))
			(line__85(_arch 5 0 85(_assignment(_trgt(7))(_sens(15)))))
			(line__86(_arch 6 0 86(_assignment(_trgt(8))(_sens(17)))))
			(line__87(_arch 7 0 87(_assignment(_trgt(5))(_sens(15)))))
			(line__88(_arch 8 0 88(_assignment(_alias((COUT)(h)))(_simpleassign BUF)(_trgt(1))(_sens(17)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . ALU 25 -1)
)
V 000046 55 1106          1653168660123 PartD
(_unit VHDL(partd 0 28(partd 0 18))
	(_version vef)
	(_time 1653168660124 2022.05.21 23:31:00)
	(_source(\../src/PartD.vhd\))
	(_parameters tan)
	(_code 7e282a7f2a2828697b706a252f787f797c797a787a)
	(_ent
		(_time 1652457301189)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -2((_dto i 1 i 0)))))
		(_port(_int S 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 2 i 0)))))
		(_port(_int F 2 0 36(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(3))(_sens(0)(1(_index 3))(1(d_14_0))(2))(_read(1(_index 4))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . PartD 5 -1)
)
V 000046 55 1168          1653168666870 PartC
(_unit VHDL(partc 0 28(partc 0 18))
	(_version vef)
	(_time 1653168666871 2022.05.21 23:31:06)
	(_source(\../src/PartC.vhd\))
	(_parameters tan)
	(_code dc88db8e8e8a8acbd9ddcf878ddadddbdedbd8dadf)
	(_ent
		(_time 1652457258132)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 33(_ent(_in))))
		(_port(_int CIN -2 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -2((_dto i 1 i 0)))))
		(_port(_int S 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 36(_array -2((_dto c 2 i 0)))))
		(_port(_int F 2 0 36(_ent(_out))))
		(_prcs
			(line__21(_arch 0 0 21(_assignment(_trgt(3))(_sens(0(_range 3))(0(_index 4))(0(_range 5))(0(_range 6))(0(0))(0(_range 7))(1)(2))(_read(0(_range 8))(0(_index 9))(0(_range 10))(0(_range 11))(0(_range 12))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . PartC 13 -1)
)
V 000052 55 1118          1653168674701 PartB_model
(_unit VHDL(partb 0 28(partb_model 0 19))
	(_version vef)
	(_time 1653168674702 2022.05.21 23:31:14)
	(_source(\../src/PartB.vhd\))
	(_parameters tan)
	(_code 80d2868e81d6d69785d792dbd18681878287848682)
	(_ent
		(_time 1652457224660)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -2((_dto i 1 i 0)))))
		(_port(_int S 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 37(_array -2((_dto c 3 i 0)))))
		(_port(_int F 3 0 37(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . PartB_model 4 -1)
)
V 000054 55 3842          1653168681404 \PartA_model\
(_unit VHDL(parta 0 28(\PartA_model\ 0 20))
	(_version vef)
	(_time 1653168681405 2022.05.21 23:31:21)
	(_source(\../src/PartA.vhd\))
	(_parameters tan)
	(_code a0a7a0f7a1f6f6b7a6f2b1fbf1a6a1a7a2a7a4a6a1)
	(_ent
		(_time 1652456994694)
	)
	(_comp
		(\add_sub\
			(_object
				(_gen(_int n -1 0 23(_ent((i 16)))))
				(_port(_int CIN -2 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 27(_array -2((_dto c 3 i 0)))))
				(_port(_int A 5 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 28(_array -2((_dto c 4 i 0)))))
				(_port(_int B 6 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 29(_array -2((_dto c 5 i 0)))))
				(_port(_int S 7 0 29(_ent (_out))))
				(_port(_int COUT -2 0 30(_ent (_out))))
			)
		)
	)
	(_inst add1 0 37(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(_string \"0000000000000000"\))
			((S)(t))
			((COUT)(p))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add2 0 38(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(A))
			((B)(B))
			((S)(c))
			((COUT)(d))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add3 0 39(_comp \add_sub\)
		(_port
			((CIN)((i 3)))
			((A)(A))
			((B)(e))
			((S)(o))
			((COUT)(g))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add4 0 40(_comp \add_sub\)
		(_port
			((CIN)(CIN))
			((A)(o))
			((B)(_string \"0001000100010001"\))
			((S)(h))
			((COUT)(i))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_inst add5 0 41(_comp \add_sub\)
		(_port
			((CIN)((i 2)))
			((A)(A))
			((B)(_string \"0001000100010001"\))
			((S)(j))
			((COUT)(k))
		)
		(_use(_ent . \add_sub\)
			(_port
				((CIN)(CIN))
				((A)(A))
				((B)(B))
				((S)(S))
				((COUT)(COUT))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 6 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 7 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -2((_dto i 1 i 0)))))
		(_port(_int S 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 37(_array -2((_dto c 8 i 0)))))
		(_port(_int F 3 0 37(_ent(_out))))
		(_port(_int COUT -2 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 33(_array -2((_dto c 9 i 0)))))
		(_sig(_int t 4 0 33(_arch(_uni))))
		(_sig(_int c 4 0 33(_arch(_uni))))
		(_sig(_int e 4 0 33(_arch(_uni))))
		(_sig(_int o 4 0 33(_arch(_uni))))
		(_sig(_int h 4 0 33(_arch(_uni))))
		(_sig(_int j 4 0 33(_arch(_uni))))
		(_sig(_int p -2 0 34(_arch(_uni))))
		(_sig(_int d -2 0 34(_arch(_uni))))
		(_sig(_int g -2 0 34(_arch(_uni))))
		(_sig(_int i -2 0 34(_arch(_uni))))
		(_sig(_int k -2 0 34(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(8))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(0)(3)(6)(7)(9)(10)(11)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(5))(_sens(0)(3)(12)(13)(14)(15)(16)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018 33686018 33686018 33686018)
	)
	(_model . \PartA_model\ 10 -1)
)
V 000056 55 1943          1653168687260 \Add_sub_model\
(_unit VHDL(\add_sub\ 0 28(\Add_sub_model\ 0 17))
	(_version vef)
	(_time 1653168687261 2022.05.21 23:31:27)
	(_source(\../src/NBitAdder.vhd\))
	(_parameters tan)
	(_code 8387d78d81d4d3958584c5d8d18486858186d086d0)
	(_ent
		(_time 1652456879200)
	)
	(_comp
		(FA
			(_object
				(_port(_int A -2 0 20(_ent (_in))))
				(_port(_int B -2 0 21(_ent (_in))))
				(_port(_int CIN -2 0 22(_ent (_in))))
				(_port(_int S -2 0 23(_ent (_out))))
				(_port(_int COUT -2 0 24(_ent (_out))))
			)
		)
	)
	(_generate Loop1 0 30(_for 4 )
		(_inst adder 0 31(_comp FA)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((CIN)(temp(_object 1)))
				((S)(S(_object 1)))
				((COUT)(temp(_index 2)))
			)
			(_use(_ent . FA)
			)
		)
		(_object
			(_cnst(_int i 4 0 30(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int CIN -2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 36(_array -2((_dto c 5 i 0)))))
		(_port(_int S 2 0 36(_ent(_out))))
		(_port(_int COUT -2 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 27(_array -2((_dto c 6 i 0)))))
		(_sig(_int temp 3 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 30(_scalar (_to i 0 c 7))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_alias((temp(0))(CIN)))(_trgt(5(0)))(_sens(0)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . \Add_sub_model\ 8 -1)
)
I 000043 55 724           1653168699732 FA
(_unit VHDL(fa 0 28(fa 0 16))
	(_version vef)
	(_time 1653168699733 2022.05.21 23:31:39)
	(_source(\../src/FA.vhd\))
	(_parameters tan)
	(_code 47454945411015514745511d174141414641414146)
	(_ent
		(_time 1652456693024)
	)
	(_object
		(_port(_int A -1 0 30(_ent(_in))))
		(_port(_int B -1 0 31(_ent(_in))))
		(_port(_int CIN -1 0 32(_ent(_in))))
		(_port(_int S -1 0 33(_ent(_out))))
		(_port(_int COUT -1 0 34(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . FA 2 -1)
)
V 000043 55 724           1653217817894 FA
(_unit VHDL(fa 0 28(fa 0 16))
	(_version vef)
	(_time 1653217817895 2022.05.22 13:10:17)
	(_source(\../src/FA.vhd\))
	(_parameters tan)
	(_code 14411613114346021416024e441212121512121215)
	(_ent
		(_time 1652456693024)
	)
	(_object
		(_port(_int A -1 0 30(_ent(_in))))
		(_port(_int B -1 0 31(_ent(_in))))
		(_port(_int CIN -1 0 32(_ent(_in))))
		(_port(_int S -1 0 33(_ent(_out))))
		(_port(_int COUT -1 0 34(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__21(_arch 1 0 21(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . FA 2 -1)
)
I 000060 55 2732          1653241931176 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 22))
	(_version vef)
	(_time 1653241931177 2022.05.22 19:52:11)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 95c2c298c4c2c0839fc6d0cbc491c1939093c193c3)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 3 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 4 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2((_dto c 5 i 0)))))
		(_type(_int RAM_TYPE 0 23(_array 3((_to i 0 c 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 24(_array -2((_dto c 7 i 0)))))
		(_type(_int ROM_TYPE 0 24(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 25(_arch(_uni))))
		(_sig(_int rom 6 0 26(_arch(_uni))))
		(_sig(_int EN -2 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(9))(_sens(2)(3)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(9)(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
		(16843009 16843009 16843009 16843009)
		(67372036 67372036 67372036 67372036)
	)
	(_model . \Main_Memory_model\ 8 -1)
)
I 000043 55 1239          1653242224698 PC
(_unit VHDL(pc 0 29(pc 0 17))
	(_version vef)
	(_time 1653242224699 2022.05.22 19:57:04)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 30356635336664263266206a623730363337303633)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 3 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 4 i 0)))))
		(_sig(_int s1 2 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(4)(2)))))
			(line__28(_arch 1 0 28(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PC 5 -1)
)
I 000043 55 1180          1653242254831 PC
(_unit VHDL(pc 0 29(pc 0 17))
	(_version vef)
	(_time 1653242254832 2022.05.22 19:57:34)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code dd8bd98f8a8b89cbdfd3cd878fdadddbdedadddbde)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int s1 2 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1))(_read(4)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . PC 4 -1)
)
I 000060 55 2650          1653242373594 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 22))
	(_version vef)
	(_time 1653242373595 2022.05.22 19:59:33)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code cbc99c9ccd9c9eddc1998e959acf9fcdcecd9fcd9d)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 3 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 4 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2((_dto c 5 i 0)))))
		(_type(_int RAM_TYPE 0 23(_array 3((_to i 0 c 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 24(_array -2((_dto c 7 i 0)))))
		(_type(_int ROM_TYPE 0 24(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 25(_arch(_uni))))
		(_sig(_int rom 6 0 26(_arch(_uni))))
		(_sig(_int EN -2 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(9))(_sens(2)(3)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(9)(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50528770 33751811 50528770 33686018)
		(50463234 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33751811 33751811 33751554 50529027)
		(50463234 33751811 50528770 50528770)
	)
	(_model . \Main_Memory_model\ 8 -1)
)
V 000050 55 6748          1653243203947 Processor
(_unit VHDL(processor 0 28(processor 0 14))
	(_version vef)
	(_time 1653243203948 2022.05.22 20:13:23)
	(_source(\../src/Processor.vhd\))
	(_parameters tan)
	(_code 626762636235607464377739306561643465606562)
	(_ent
		(_time 1652969733376)
	)
	(_comp
		(PC
			(_object
				(_gen(_int n -1 0 55(_ent((i 16)))))
				(_port(_int Rst -2 0 57(_ent (_in))))
				(_port(_int CLK -2 0 58(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1316 0 59(_array -2((_dto c 4 i 0)))))
				(_port(_int PCin 6 0 59(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1318 0 60(_array -2((_dto c 5 i 0)))))
				(_port(_int PCout 7 0 60(_ent (_out))))
			)
		)
		(\Register\
			(_object
				(_gen(_int n -1 0 46(_ent((i 16)))))
				(_port(_int CLK -2 0 48(_ent (_in))))
				(_port(_int Rst -2 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1312 0 50(_array -2((_dto c 6 i 0)))))
				(_port(_int Datain 6 0 50(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1314 0 51(_array -2((_dto c 7 i 0)))))
				(_port(_int Dataout 7 0 51(_ent (_out))))
			)
		)
		(\Main Memory\
			(_object
				(_gen(_int n -1 0 33(_ent((i 16)))))
				(_port(_int clk -2 0 36(_ent (_in))))
				(_port(_int rst -2 0 37(_ent (_in))))
				(_port(_int MR -2 0 38(_ent (_in))))
				(_port(_int MW -2 0 39(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~136 0 40(_array -2((_dto c 8 i 0)))))
				(_port(_int address 6 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~138 0 41(_array -2((_dto c 9 i 0)))))
				(_port(_int WD 7 0 41(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1310 0 42(_array -2((_dto c 10 i 0)))))
				(_port(_int RD 8 0 42(_ent (_out))))
			)
		)
		(Control_U
			(_object
				(_gen(_int n -1 0 64(_ent((i 16)))))
				(_port(_int MR -2 0 66(_ent (_out))))
				(_port(_int MW -2 0 66(_ent (_out))))
				(_port(_int ALU_EN -2 0 66(_ent (_out))))
				(_port(_int OPcode 1 0 67(_ent (_in))))
			)
		)
		(ALU_Selc
			(_object
				(_gen(_int n -1 0 71(_ent((i 16)))))
				(_port(_int EN -2 0 73(_ent (_in))))
				(_port(_int OPcode 2 0 74(_ent (_in))))
				(_port(_int S 2 0 75(_ent (_out))))
				(_port(_int Carry -2 0 76(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int n -1 0 17(_ent((i 16)))))
				(_port(_int CIN -2 0 20(_ent (_in))))
				(_port(_int COUT -2 0 21(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 22(_array -2((_dto c 11 i 0)))))
				(_port(_int A 6 0 22(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 23(_array -2((_dto c 12 i 0)))))
				(_port(_int B 7 0 23(_ent (_in))))
				(_port(_int S 0 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~134 0 25(_array -2((_dto c 13 i 0)))))
				(_port(_int F 8 0 25(_ent (_out))))
				(_port(_int Negativeflag -2 0 26(_ent (_out))))
				(_port(_int Zeroflag -2 0 27(_ent (_out))))
				(_port(_int Carryflag -2 0 28(_ent (_out))))
			)
		)
	)
	(_inst p_c 0 85(_comp PC)
		(_port
			((Rst)(Rst))
			((CLK)(CLK))
			((PCin)(pcin))
			((PCout)(pcout))
		)
		(_use(_ent . PC)
			(_port
				((Rst)(Rst))
				((CLK)(CLK))
				((PCin)(PCin))
				((PCout)(PCout))
			)
		)
	)
	(_inst buf 0 86(_comp \Register\)
		(_port
			((CLK)(CLK))
			((Rst)(Rst))
			((Datain)(data_in))
			((Dataout)(data_out))
		)
		(_use(_ent . \Register\)
			(_port
				((CLK)(CLK))
				((Rst)(Rst))
				((Datain)(Datain))
				((Dataout)(Dataout))
			)
		)
	)
	(_inst m_m 0 88(_comp \Main Memory\)
		(_port
			((clk)(CLK))
			((rst)(Rst))
			((MR)(mr))
			((MW)(mw))
			((address)(addr))
			((WD)(wd))
			((RD)(rd))
		)
		(_use(_ent . \Main Memory\)
			(_port
				((clk)(clk))
				((rst)(rst))
				((MR)(MR))
				((MW)(MW))
				((address)(address))
				((WD)(WD))
				((RD)(RD))
			)
		)
	)
	(_inst C_U 0 89(_comp Control_U)
		(_port
			((MR)(mr))
			((MW)(mw))
			((ALU_EN)(aluen))
			((OPcode)(rd(d_15_12)))
		)
		(_use(_ent . Control_U)
		)
	)
	(_inst sel 0 90(_comp ALU_Selc)
		(_port
			((EN)(aluen))
			((OPcode)(rd(d_15_12)))
			((S)(S))
			((Carry)(Cin))
		)
		(_use(_ent . ALU_Selc)
		)
	)
	(_inst a_l_u 0 91(_comp ALU)
		(_port
			((CIN)(Cin))
			((COUT)(Cout))
			((A)(AC))
			((B)(rd))
			((S)(S))
			((F)(F))
			((Negativeflag)(Negativeflag))
			((Zeroflag)(Zeroflag))
			((Carryflag)(Carryflag))
		)
		(_use(_ent . ALU)
			(_port
				((CIN)(CIN))
				((COUT)(COUT))
				((A)(A))
				((B)(B))
				((S)(S))
				((F)(F))
				((Negativeflag)(Negativeflag))
				((Zeroflag)(Zeroflag))
				((Carryflag)(Carryflag))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 31(_ent(_in))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 67(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 74(_array -2((_dto i 3 i 0)))))
		(_sig(_int mr -2 0 79(_arch(_uni))))
		(_sig(_int mw -2 0 79(_arch(_uni))))
		(_sig(_int aluen -2 0 79(_arch(_uni))))
		(_sig(_int Cin -2 0 79(_arch(_uni))))
		(_sig(_int Cout -2 0 79(_arch(_uni))))
		(_sig(_int Negativeflag -2 0 79(_arch(_uni))))
		(_sig(_int Zeroflag -2 0 79(_arch(_uni))))
		(_sig(_int Carryflag -2 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~1324 0 80(_array -2((_dto c 14 i 0)))))
		(_sig(_int pcout 3 0 80(_arch(_uni))))
		(_sig(_int pcin 3 0 80(_arch(_uni))))
		(_sig(_int addr 3 0 80(_arch(_uni))))
		(_sig(_int wd 3 0 80(_arch(_uni))))
		(_sig(_int rd 3 0 80(_arch(_uni))))
		(_sig(_int F 3 0 80(_arch(_uni))))
		(_sig(_int AC 3 0 80(_arch(_uni))))
		(_sig(_int B 3 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 81(_array -2((_dto i 3 i 0)))))
		(_sig(_int S 4 0 81(_arch(_uni))))
		(_sig(_int opcode 4 0 81(_arch(_uni))))
		(_sig(_int data_in 3 0 82(_arch(_uni))))
		(_sig(_int data_out 3 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 83(_array -2((_dto i 11 i 0)))))
		(_sig(_int s_addr 5 0 83(_arch(_uni))))
		(_prcs
			(line__87(_arch 0 0 87(_assignment(_trgt(12))(_sens(2)(3)(10)(22)))))
			(line__92(_arch 1 0 92(_assignment(_trgt(11))(_sens(10)))))
			(line__93(_arch 2 0 93(_assignment(_alias((S_addr)(RD(d_11_0))))(_trgt(22))(_sens(14(d_11_0))))))
			(line__94(_arch 3 0 94(_assignment(_trgt(16))(_sens(4)(14)(15)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
	)
	(_model . Processor 15 -1)
)
V 000050 55 1271          1653243345058 Control_U
(_unit VHDL(control_u 0 28(control_u 0 14))
	(_version vef)
	(_time 1653243345059 2022.05.22 20:15:45)
	(_source(\../src/ControlUnit .vhd\))
	(_parameters tan)
	(_code 97959398c6c09680929485cd9091c492c190929194)
	(_ent
		(_time 1653016449379)
	)
	(_object
		(_gen(_int n -1 0 29 \16\ (_ent((i 16)))))
		(_port(_int MR -2 0 31(_ent(_out))))
		(_port(_int MW -2 0 31(_ent(_out))))
		(_port(_int ALU_EN -2 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 32(_array -2((_dto i 3 i 0)))))
		(_port(_int OPcode 0 0 32(_ent(_in))))
		(_sig(_int w -2 0 15(_arch(_uni))))
		(_sig(_int r -2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(5))(_sens(3)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(3)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(2))(_sens(4)(5)))))
			(line__21(_arch 3 0 21(_assignment(_alias((MR)(r)))(_simpleassign BUF)(_trgt(0))(_sens(5)))))
			(line__22(_arch 4 0 22(_assignment(_alias((MW)(w)))(_simpleassign BUF)(_trgt(1))(_sens(4)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . Control_U 5 -1)
)
I 000060 55 2650          1653243632891 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 22))
	(_version vef)
	(_time 1653243632892 2022.05.22 20:20:32)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code ecb8edbdebbbb9fae6bea9b2bde8b8eae9eab8eaba)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 3 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 4 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2((_dto c 5 i 0)))))
		(_type(_int RAM_TYPE 0 23(_array 3((_to i 0 c 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 24(_array -2((_dto c 7 i 0)))))
		(_type(_int ROM_TYPE 0 24(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 25(_arch(_uni))))
		(_sig(_int rom 6 0 26(_arch(_uni))))
		(_sig(_int EN -2 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(9))(_sens(2)(3)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(9)(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50463234 33751811 50528770 33686018)
		(33686018 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33686018 33751811 33751554 50529027)
		(33751811 33751811 50528770 50528770)
	)
	(_model . \Main_Memory_model\ 8 -1)
)
I 000060 55 2649          1653243858864 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 22))
	(_version vef)
	(_time 1653243858865 2022.05.22 20:24:18)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 9c989a919bcbc98a96ced9c2cd98c89a999ac89aca)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 3 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 4 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2((_dto c 5 i 0)))))
		(_type(_int RAM_TYPE 0 23(_array 3((_to i 0 c 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 24(_array -2((_dto c 7 i 0)))))
		(_type(_int ROM_TYPE 0 24(_array 5((_to i 0 i 7)))))
		(_sig(_int ram 4 0 25(_arch(_uni))))
		(_sig(_int rom 6 0 26(_arch(_uni))))
		(_sig(_int EN -2 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(9))(_sens(2)(3)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(9)(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50463234 33751811 50528770 33686018)
		(33686018 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33686018 33751811 33751554 50529027)
		(33751811 33751811 50528770 50528770)
	)
	(_model . \Main_Memory_model\ 8 -1)
)
I 000060 55 2950          1653244594154 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 22))
	(_version vef)
	(_time 1653244594155 2022.05.22 20:36:34)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code dddd888ddd8a88cbd0de98838cd989dbd8db89db8b)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 3 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 4 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2((_dto c 5 i 0)))))
		(_type(_int RAM_TYPE 0 23(_array 3((_to i 0 c 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 24(_array -2((_dto c 7 i 0)))))
		(_type(_int ROM_TYPE 0 24(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 25(_arch(_uni))))
		(_sig(_int rom 6 0 26(_arch(_uni))))
		(_sig(_int EN -2 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(9))(_sens(2)(3)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8)(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(9)(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50463234 33751811 50528770 33686018)
		(33686018 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33686018 33751811 33751554 50529027)
		(33751811 33751811 50528770 50528770)
		(50463234 33751811 33751554 33686274)
		(33686018 33751811 33751554 33751554)
		(50463490 33751811 33751554 33751554)
		(50463234 33751811 33751554 33751554)
		(50528770 33751811 33751554 33751554)
		(50529027 33751811 33751554 33751554)
	)
	(_model . \Main_Memory_model\ 8 -1)
)
V 000043 55 1180          1653244774271 PC
(_unit VHDL(pc 0 29(pc 0 17))
	(_version vef)
	(_time 1653244774272 2022.05.22 20:39:34)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 6b6d6d6b3a3d3f7d69657b31396c6b6d686c6b6d68)
	(_ent
		(_time 1652460092054)
	)
	(_object
		(_gen(_int n -1 0 30 \16\ (_ent gms((i 16)))))
		(_port(_int Rst -2 0 32(_ent(_in))))
		(_port(_int CLK -2 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 34(_array -2((_dto c 1 i 0)))))
		(_port(_int PCin 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 35(_array -2((_dto c 2 i 0)))))
		(_port(_int PCout 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int s1 2 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(4)(3))(_sens(0)(1))(_read(4)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
	)
	(_model . PC 4 -1)
)
I 000060 55 2632          1653293117430 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 22))
	(_version vef)
	(_time 1653293117431 2022.05.23 10:05:17)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code df88d98fdd888ac9d58c9a818edb8bd9dad98bd989)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 3 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 4 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2((_dto c 5 i 0)))))
		(_type(_int RAM_TYPE 0 23(_array 3((_to i 0 c 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 24(_array -2((_dto c 7 i 0)))))
		(_type(_int ROM_TYPE 0 24(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 25(_arch(_uni))))
		(_sig(_int rom 6 0 26(_arch(_uni))))
		(_sig(_int EN -2 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(9))(_sens(2)(3)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(7)(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(9)(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50463234 33751811 50528770 33686018)
		(33686018 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33686018 33751811 33751554 50529027)
		(33751811 33751811 50528770 50528770)
	)
	(_model . \Main_Memory_model\ 8 -1)
)
I 000060 55 2632          1653293288453 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 22))
	(_version vef)
	(_time 1653293288454 2022.05.23 10:08:08)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code f6f6f4a4a4a1a3e0fca4b3a8a7f2a2f0f3f0a2f0a0)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 3 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 4 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2((_dto c 5 i 0)))))
		(_type(_int RAM_TYPE 0 23(_array 3((_to i 0 c 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 24(_array -2((_dto c 7 i 0)))))
		(_type(_int ROM_TYPE 0 24(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 25(_arch(_uni))))
		(_sig(_int rom 6 0 26(_arch(_uni))))
		(_sig(_int EN -2 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(9))(_sens(2)(3)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(7)(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(9)(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50463234 33751811 50528770 33686018)
		(33686018 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33686018 33751811 33751554 50529027)
		(33751811 33751811 50528770 50528770)
	)
	(_model . \Main_Memory_model\ 8 -1)
)
I 000060 55 2714          1653293710401 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 22))
	(_version vef)
	(_time 1653293710402 2022.05.23 10:15:10)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 287e292e747f7d3e227a6d76792c7c2e2d2e7c2e7e)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 3 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 4 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2((_dto c 5 i 0)))))
		(_type(_int RAM_TYPE 0 23(_array 3((_to i 0 c 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 24(_array -2((_dto c 7 i 0)))))
		(_type(_int ROM_TYPE 0 24(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 25(_arch(_uni))))
		(_sig(_int rom 6 0 26(_arch(_uni))))
		(_sig(_int EN -2 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(9))(_sens(2)(3)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(7)(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(9)(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50463234 33751811 50528770 33686018)
		(33686018 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33686018 33751811 33751554 50529027)
		(33751811 33751811 50528770 50528770)
		(16843009 16843009 16843009 16843009)
		(67372036 67372036 67372036 67372036)
	)
	(_model . \Main_Memory_model\ 8 -1)
)
I 000060 55 2714          1653293713589 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 22))
	(_version vef)
	(_time 1653293713590 2022.05.23 10:15:13)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code 9bcacf969dccce8d91c9dec5ca9fcf9d9e9dcf9dcd)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 3 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 4 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2((_dto c 5 i 0)))))
		(_type(_int RAM_TYPE 0 23(_array 3((_to i 0 c 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 24(_array -2((_dto c 7 i 0)))))
		(_type(_int ROM_TYPE 0 24(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 25(_arch(_uni))))
		(_sig(_int rom 6 0 26(_arch(_uni))))
		(_sig(_int EN -2 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(9))(_sens(2)(3)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(7)(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(9)(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50463234 33751811 50528770 33686018)
		(33686018 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33686018 33751811 33751554 50529027)
		(33751811 33751811 50528770 50528770)
		(16843009 16843009 16843009 16843009)
		(67372036 67372036 67372036 67372036)
	)
	(_model . \Main_Memory_model\ 8 -1)
)
I 000060 55 2714          1653293713605 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 22))
	(_version vef)
	(_time 1653293713606 2022.05.23 10:15:13)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code abfafffeadfcfebda1f9eef5faafffadaeadffadfd)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 3 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 4 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2((_dto c 5 i 0)))))
		(_type(_int RAM_TYPE 0 23(_array 3((_to i 0 c 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 24(_array -2((_dto c 7 i 0)))))
		(_type(_int ROM_TYPE 0 24(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 25(_arch(_uni))))
		(_sig(_int rom 6 0 26(_arch(_uni))))
		(_sig(_int EN -2 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(9))(_sens(2)(3)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(6)(7)(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0)))(_sens(0)(1)(9))(_mon)(_read(2)(3)(4)(5)(7)(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50463234 33751811 50528770 33686018)
		(33686018 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33686018 33751811 33751554 50529027)
		(33751811 33751811 50528770 50528770)
		(16843009 16843009 16843009 16843009)
		(67372036 67372036 67372036 67372036)
	)
	(_model . \Main_Memory_model\ 8 -1)
)
V 000060 55 2714          1653293784323 \Main_Memory_model\
(_unit VHDL(\Main Memory\ 0 29(\Main_Memory_model\ 0 22))
	(_version vef)
	(_time 1653293784324 2022.05.23 10:16:24)
	(_source(\../src/MainMemory.vhd\))
	(_parameters tan)
	(_code e9b9e8b8b4bebcffe3bbacb7b8edbdefecefbdefbf)
	(_ent
		(_time 1652457789408)
	)
	(_object
		(_gen(_int n -1 0 31 \16\ (_ent gms((i 16)))))
		(_port(_int clk -2 0 34(_ent(_in)(_event))))
		(_port(_int rst -2 0 35(_ent(_in))))
		(_port(_int MR -2 0 36(_ent(_in))))
		(_port(_int MW -2 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 38(_array -2((_dto c 2 i 0)))))
		(_port(_int address 0 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 39(_array -2((_dto c 3 i 0)))))
		(_port(_int WD 1 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 40(_array -2((_dto c 4 i 0)))))
		(_port(_int RD 2 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 23(_array -2((_dto c 5 i 0)))))
		(_type(_int RAM_TYPE 0 23(_array 3((_to i 0 c 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~132 0 24(_array -2((_dto c 7 i 0)))))
		(_type(_int ROM_TYPE 0 24(_array 5((_to i 0 i 15)))))
		(_sig(_int ram 4 0 25(_arch(_uni))))
		(_sig(_int rom 6 0 26(_arch(_uni))))
		(_sig(_int EN -2 0 27(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(9))(_sens(2)(3)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(7)(7(3638))(7(3637))(7(3636))(7(3635))(7(3634))(7(3633))(7(3632))(7(3631))(7(3630))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))(6))(_sens(9)(0)(1))(_mon)(_read(7)(8)(2)(3)(4)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686019)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018 50529027 33686018 50529027)
		(33686018 33686018 33686018 33751555)
		(33686018 33686018 33686018 33686018)
		(33686018 33751811 33751554 33751811)
		(33751554 33751811 50528770 50463490)
		(50463234 33751811 50528770 33686018)
		(33686018 33751811 50528770 33751554)
		(50463491 33751811 50528770 33751554)
		(50463234 33751811 33751554 50529027)
		(33686018 33751811 33751554 50529027)
		(33751811 33751811 50528770 50528770)
		(16843009 16843009 16843009 16843009)
		(67372036 67372036 67372036 67372036)
	)
	(_model . \Main_Memory_model\ 8 -1)
)
