// Seed: 820124045
module module_0;
  wire id_1;
endmodule
module module_0 #(
    parameter id_15 = 32'd62,
    parameter id_3  = 32'd51,
    parameter id_5  = 32'd83,
    parameter id_7  = 32'd18
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    access,
    _id_7,
    id_8,
    module_1,
    id_10,
    id_11,
    id_12
);
  output logic [7:0] id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire _id_7;
  output wire id_6;
  input wire _id_5;
  output wire id_4;
  input wire _id_3;
  output tri id_2;
  output wire id_1;
  final $clog2(24);
  ;
  assign #id_13 id_2 = 1;
  module_0 modCall_1 ();
  integer id_14;
  ;
  logic [id_7  -  id_3 : -1 'd0] _id_15 = -1'b0;
  wire id_16;
  assign id_12[!id_15&id_7] = -1;
  wire id_17;
  logic [-1 : id_7  ==  id_5] id_18;
  ;
  wire id_19;
  assign id_2 = -1;
endmodule
