http://scholar.google.com/scholar?q=Proceedings+of+the+34th+Annual+International+Symposium+on+Microarchitecture%2C+Austin%2C+Texas%2C+USA%2C+December+1-5%2C+2001
http://scholar.google.com/scholar?q=Fifty+years+of+microarchitecture.
http://scholar.google.com/scholar?q=Skipper%3A+a+microarchitecture+for+exploiting+control-flow+independence.
http://scholar.google.com/scholar?q=Performance+characterization+of+a+hardware+mechanism+for+dynamic+optimization.
http://scholar.google.com/scholar?q=Using+variable-MHz+microprocessors+to+efficiently+handle+uncertainty+in+real-time+systems.
http://scholar.google.com/scholar?q=A+design+space+evaluation+of+grid+processor+architectures.
http://scholar.google.com/scholar?q=Reducing+set-associative+cache+energy+via+way-prediction+and+selective+direct-mapping.
http://scholar.google.com/scholar?q=A+code+decompression+architecture+for+VLIW+processors.
http://scholar.google.com/scholar?q=Direct+load%3A+dependence-linked+dataflow+resolution+of+load+address+and+cache+coordinate.
http://scholar.google.com/scholar?q=Reducing+power+requirements+of+instruction+scheduling+through+dynamic+allocation+of+multiple+datapath+resources.
http://scholar.google.com/scholar?q=Exploiting+VLIW+schedule+slacks+for+dynamic+and+leakage+energy+reduction.
http://scholar.google.com/scholar?q=Reducing+power+with+dynamic+critical+path+information.
http://scholar.google.com/scholar?q=Direct+addressed+caches+for+reduced+power+consumption.
http://scholar.google.com/scholar?q=Emerging+applications+for+the+connected+home.
http://scholar.google.com/scholar?q=Modulo+schedule+buffers.
http://scholar.google.com/scholar?q=Graph-partitioning+based+instruction+scheduling+for+clustered+processors.
http://scholar.google.com/scholar?q=Modulo+scheduling+with+integrated+register+spilling+for+clustered+VLIW+architectures.
http://scholar.google.com/scholar?q=Efficient+static+single+assignment+form+for+predication.
http://scholar.google.com/scholar?q=The+impact+of+if-conversion+and+branch+prediction+on+program+execution+on+the+Intel+Itanium+processor.
http://scholar.google.com/scholar?q=Mapping+reference+code+to+irregular+DSPs+within+the+retargetable%2C+optimizing+compiler+COGEN%28T%29.
http://scholar.google.com/scholar?q=Select-free+instruction+scheduling+logic.
http://scholar.google.com/scholar?q=Dual+use+of+superscalar+datapath+for+transient-fault+detection+and+recovery.
http://scholar.google.com/scholar?q=A+high-speed+dynamic+instruction+scheduling+scheme+for+superscalar+processors.
http://scholar.google.com/scholar?q=Reducing+the+complexity+of+the+register+file+in+dynamic+superscalar+processors.
http://scholar.google.com/scholar?q=Saving+energy+with+architectural+and+frequency+adaptations+for+multimedia+applications.
http://scholar.google.com/scholar?q=Enhancing+loop+buffering+of+media+and+telecommunications+applications+using+low-overhead+predication.
http://scholar.google.com/scholar?q=Cool-cache+for+hot+multimedia.
http://scholar.google.com/scholar?q=ZR%3A+a+3D+API+transparent+technology+for+chunk+rendering.
http://scholar.google.com/scholar?q=Speculative+lock+elision%3A+enabling+highly+concurrent+multithreaded+execution.
http://scholar.google.com/scholar?q=Dynamic+speculative+precomputation.
http://scholar.google.com/scholar?q=Handling+long-latency+loads+in+a+simultaneous+multithreading+processor.
http://scholar.google.com/scholar?q=Correctly+implementing+value+prediction+in+microprocessors+that+support+multithreading+or+multiprocessing.
