<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_aecf830508d23262985d43a7b64360cb.html">Disassembler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AMDGPUDisassembler.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUDisassembler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- AMDGPUDisassembler.cpp - Disassembler for AMDGPU ISA ---------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">///</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/// This file contains definition for AMDGPU ISA disassembler</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// ToDo: What to do with instruction suffixes (v_mov_b32 vs v_mov_b32_e32)?</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUDisassembler_8h.html">Disassembler/AMDGPUDisassembler.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetInfo_8h.html">TargetInfo/AMDGPUTargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="include_2llvm-c_2Disassembler_8h.html">llvm-c/Disassembler.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="Twine_8h.html">llvm/ADT/Twine.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="BinaryFormat_2ELF_8h.html">llvm/BinaryFormat/ELF.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &quot;<a class="code" href="MCDisassembler_8h.html">llvm/MC/MCDisassembler/MCDisassembler.h</a>&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &quot;<a class="code" href="MCFixedLenDisassembler_8h.html">llvm/MC/MCFixedLenDisassembler.h</a>&quot;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &quot;<a class="code" href="Endian_8h.html">llvm/Support/Endian.h</a>&quot;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#include &lt;algorithm&gt;</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#include &lt;cstddef&gt;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#include &lt;iterator&gt;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#include &lt;tuple&gt;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   53</a></span><span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-disassembler&quot;</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">   55</a></span><span class="preprocessor">#define SGPR_MAX (isGFX10() ? AMDGPU::EncValues::SGPR_MAX_GFX10 \</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">                            : AMDGPU::EncValues::SGPR_MAX_SI)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#af93d373e6e95b58feb6c1fdf50a0e396">   58</a></span><span class="keyword">using </span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> = <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">   60</a></span><a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">AMDGPUDisassembler::AMDGPUDisassembler</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>                                       <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>                                       <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> <span class="keyword">const</span> *MCII) :</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>(STI, Ctx), MCII(MCII), <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(*Ctx.getRegisterInfo()),</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  TargetMaxInstBytes(Ctx.getAsmInfo()-&gt;getMaxInstLength(&amp;STI)) {</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <span class="comment">// ToDo: AMDGPUDisassembler supports only VI ISA.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="keywordflow">if</span> (!<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureGCN3Encoding] &amp;&amp; !<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">isGFX10</a>())</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <a class="code hl_function" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Disassembly not yet supported for subtarget&quot;</span>);</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>}</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="keyword">inline</span> <span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">   72</a></span><a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a>&amp; Opnd) {</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(Opnd);</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="keywordflow">return</span> Opnd.<a class="code hl_function" href="classllvm_1_1MCOperand.html#abbfcefd1ec45289db58eeb5622b6bd7e">isValid</a>() ?</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> :</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">MCDisassembler::SoftFail</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>}</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">   79</a></span><span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;Op,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>                                uint16_t NameIdx) {</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="keywordtype">int</span> OpIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), NameIdx);</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="keywordflow">if</span> (OpIdx != -1) {</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <span class="keyword">auto</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin();</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    std::advance(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, OpIdx);</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Op);</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  }</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="keywordflow">return</span> OpIdx;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>}</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a64fc25e9015b4229eb3de5f923428563">   90</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a64fc25e9015b4229eb3de5f923428563">decodeSoppBrTarget</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>                                       uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="comment">// Our branches take a simm16, but we need two extra bits to account for the</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="comment">// factor of 4.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> SignedOffset(18, Imm * 4, <span class="keyword">true</span>);</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  int64_t Offset = (SignedOffset.<a class="code hl_function" href="classllvm_1_1APInt.html#aca8fce65eb69a82aa10a635e2e79877a">sext</a>(64) + 4 + Addr).getSExtValue();</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="keywordflow">if</span> (DAsm-&gt;tryAddingSymbolicOperand(Inst, Offset, Addr, <span class="keyword">true</span>, 2, 2))</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Imm));</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>}</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad3e1d41592b855ad38edc7735361aae7">  104</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ad3e1d41592b855ad38edc7735361aae7">decodeBoolReg</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>                                  uint64_t Addr, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeBoolReg(Val));</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>}</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#afec291717f10788ac7009575db1dc651">  110</a></span><span class="preprocessor">#define DECODE_OPERAND(StaticDecoderName, DecoderName) \</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">static DecodeStatus StaticDecoderName(MCInst &amp;Inst, \</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">                                       unsigned Imm, \</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">                                       uint64_t </span><span class="comment">/*Addr*/</span><span class="preprocessor">, \</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">                                       const void *Decoder) { \</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">  auto DAsm = static_cast&lt;const AMDGPUDisassembler*&gt;(Decoder); \</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">  return addOperand(Inst, DAsm-&gt;DecoderName(Imm)); \</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">}</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">  119</a></span><span class="preprocessor">#define DECODE_OPERAND_REG(RegClass) \</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">DECODE_OPERAND(Decode##RegClass##RegisterClass, decodeOperand_##RegClass)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VGPR_32)</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VRegOrLds_32)</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VS_32)</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VS_64)</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VS_128)</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VReg_64)</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VReg_96)</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(VReg_128)</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_32)</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_32_XM0_XEXEC)</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_32_XEXEC_HI)</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SRegOrLds_32)</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_64)</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_64_XEXEC)</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_128)</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_256)</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(SReg_512)</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(AGPR_32)</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(AReg_128)</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(AReg_512)</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(AReg_1024)</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(AV_32)</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a>(AV_64)</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a20e1d9b448be7c185be70b1e61b80d4f">  149</a></span>static <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a20e1d9b448be7c185be70b1e61b80d4f">decodeOperand_VSrc16</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                                         <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>                                         uint64_t Addr,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                                         <a class="code hl_variable" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeOperand_VSrc16(Imm));</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>}</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#af81b1c50fa33d9377a9c7ee3217df0d7">  157</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#af81b1c50fa33d9377a9c7ee3217df0d7">decodeOperand_VSrcV216</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                                         <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>                                         uint64_t Addr,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                                         <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeOperand_VSrcV216(Imm));</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>}</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a72b5a9c82bc368c8d1b54aa9ac0c8d38">  165</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a72b5a9c82bc368c8d1b54aa9ac0c8d38">decodeOperand_VS_16</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>                                        <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                                        uint64_t Addr,</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>                                        <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeOperand_VSrc16(Imm));</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>}</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a11ac26a878304e4698882e0ae578c7ae">  173</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a11ac26a878304e4698882e0ae578c7ae">decodeOperand_VS_32</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>                                        <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>                                        uint64_t Addr,</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>                                        <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeOperand_VS_32(Imm));</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>}</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a5a274661af6cc8d9dca1110e1ad4b970">  181</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a5a274661af6cc8d9dca1110e1ad4b970">decodeOperand_AReg_128</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>                                           <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>                                           uint64_t Addr,</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSrcOp(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">AMDGPUDisassembler::OPW128</a>, Imm | 512));</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>}</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a0284ec14fa3384148fb33adfd64e4e28">  189</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a0284ec14fa3384148fb33adfd64e4e28">decodeOperand_AReg_512</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                                           <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>                                           uint64_t Addr,</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSrcOp(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">AMDGPUDisassembler::OPW512</a>, Imm | 512));</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>}</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a76886f6ea80a8a22bb04dc8e62cf0203">  197</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a76886f6ea80a8a22bb04dc8e62cf0203">decodeOperand_AReg_1024</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>                                            <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>                                            uint64_t Addr,</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSrcOp(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">AMDGPUDisassembler::OPW1024</a>, Imm | 512));</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>}</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a3302fb467016c7f184ee246a90f12f8f">  205</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a3302fb467016c7f184ee246a90f12f8f">decodeOperand_SReg_32</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                                          <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>                                          uint64_t Addr,</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeOperand_SReg_32(Imm));</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>}</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad6f39ee2c01679e55798d13743dc2b6b">  213</a></span><span class="keyword">static</span> <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ad6f39ee2c01679e55798d13743dc2b6b">decodeOperand_VGPR_32</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>                                         <span class="keywordtype">unsigned</span> Imm,</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>                                         uint64_t Addr,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>                                         <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keyword">auto</span> DAsm = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>*<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a>(Inst, DAsm-&gt;decodeSrcOp(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">AMDGPUDisassembler::OPW32</a>, Imm));</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>}</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">  221</a></span><span class="preprocessor">#define DECODE_SDWA(DecName) \</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">DECODE_OPERAND(decodeSDWA##DecName, decodeSDWA##DecName)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a>(Src32)</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a>(Src16)</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a>(VopcDst)</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#include &quot;AMDGPUGenDisassemblerTables.inc&quot;</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">//</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aaff8a7b712c8ea0bb1275e621119e498">  234</a></span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> T&gt; <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_class" href="classT.html">T</a> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#aaff8a7b712c8ea0bb1275e621119e498">eatBytes</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a>&amp; Bytes) {</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= <span class="keyword">sizeof</span>(<a class="code hl_class" href="classT.html">T</a>));</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="keyword">const</span> <span class="keyword">auto</span> Res = support::endian::read&lt;T, support::endianness::little&gt;(Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#adb9cab4abca6bf2855c882dcf79fb1cb">data</a>());</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  Bytes = Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">slice</a>(<span class="keyword">sizeof</span>(<a class="code hl_class" href="classT.html">T</a>));</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="keywordflow">return</span> Res;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>}</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">  241</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">AMDGPUDisassembler::tryDecodeInst</a>(<span class="keyword">const</span> uint8_t* Table,</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>                                               <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>                                               uint64_t Inst,</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>                                               uint64_t <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == 0);</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() == 0);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> TmpInst;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  HasLiteral = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="keyword">const</span> <span class="keyword">auto</span> SavedBytes = Bytes;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="keywordflow">if</span> (decodeInstruction(Table, TmpInst, Inst, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>, <span class="keyword">this</span>, <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>)) {</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = TmpInst;</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  }</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  Bytes = SavedBytes;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>}</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">  258</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">isValidDPP8</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm_1_1AMDGPU_1_1DPP.html">llvm::AMDGPU::DPP</a>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="keywordtype">int</span> FiIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::fi);</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FiIdx != -1);</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="keywordflow">if</span> ((<span class="keywordtype">unsigned</span>)FiIdx &gt;= <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands())</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="keywordtype">unsigned</span> Fi = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(FiIdx).getImm();</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <span class="keywordflow">return</span> Fi == DPP8_FI_0 || Fi == DPP8_FI_1;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>}</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a73420efc2e28458df98b6a07cbe5ab61">  268</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1CallSiteBase.html#a798d27f13f173e0bebae43bfe6a17474">AMDGPUDisassembler::getInstruction</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, uint64_t &amp;<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>                                                <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> Bytes_,</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>                                                uint64_t <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>                                                <a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;WS,</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>                                                <a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;CS)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> = &amp;CS;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="keywordtype">bool</span> IsSDWA = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="keywordtype">unsigned</span> MaxInstBytesNum = std::min((<span class="keywordtype">size_t</span>)TargetMaxInstBytes, Bytes_.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>());</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  Bytes = Bytes_.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">slice</a>(0, MaxInstBytesNum);</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  <a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Res = <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    <span class="comment">// ToDo: better to switch encoding length using some bit predicate</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>    <span class="comment">// but it is unknown yet, so try all we can</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <span class="comment">// Try to decode DPP and SDWA first to solve conflict with VOP1 and VOP2</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>    <span class="comment">// encodings</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    <span class="keywordflow">if</span> (Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &gt;= 8) {</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>      <span class="keyword">const</span> uint64_t QW = eatBytes&lt;uint64_t&gt;(Bytes);</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableDPP864, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>      <span class="keywordflow">if</span> (Res &amp;&amp; <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">convertDPP8Inst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) == <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>)</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a>(); <span class="comment">// clear</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableDPP64, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>      <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableSDWA64, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>      <span class="keywordflow">if</span> (Res) { IsSDWA = <span class="keyword">true</span>;  <span class="keywordflow">break</span>; }</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableSDWA964, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>      <span class="keywordflow">if</span> (Res) { IsSDWA = <span class="keyword">true</span>;  <span class="keywordflow">break</span>; }</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableSDWA1064, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>      <span class="keywordflow">if</span> (Res) { IsSDWA = <span class="keyword">true</span>;  <span class="keywordflow">break</span>; }</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>      <span class="comment">// Some GFX9 subtargets repurposed the v_mad_mix_f32, v_mad_mixlo_f16 and</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>      <span class="comment">// v_mad_mixhi_f16 for FMA variants. Try to decode using this special</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>      <span class="comment">// table first so we print the correct name.</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureFmaMixInsts]) {</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>        Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX9_DL64, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>        <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>      }</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureUnpackedD16VMem]) {</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>        Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX80_UNPACKED64, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>        <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>      }</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>      <span class="comment">// Some GFX9 subtargets repurposed the v_mad_mix_f32, v_mad_mixlo_f16 and</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>      <span class="comment">// v_mad_mixhi_f16 for FMA variants. Try to decode using this special</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>      <span class="comment">// table first so we print the correct name.</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureFmaMixInsts]) {</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>        Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX9_DL64, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>        <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>      }</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>    }</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>    <span class="comment">// Reinitialize Bytes as DPP64 could have eaten too much</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    Bytes = Bytes_.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">slice</a>(0, MaxInstBytesNum);</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>    <span class="comment">// Try decode 32-bit instruction</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>    <span class="keywordflow">if</span> (Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>    <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> DW = eatBytes&lt;uint32_t&gt;(Bytes);</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX832, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableAMDGPU32, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX932, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX1032, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, DW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>    <span class="keywordflow">if</span> (Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <span class="keyword">const</span> uint64_t QW = ((uint64_t)eatBytes&lt;uint32_t&gt;(Bytes) &lt;&lt; 32) | DW;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX864, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableAMDGPU64, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX964, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>    <span class="keywordflow">if</span> (Res) <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">tryDecodeInst</a>(DecoderTableGFX1064, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, QW, <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>);</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  } <span class="keywordflow">while</span> (<span class="keyword">false</span>);</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <span class="keywordflow">if</span> (Res &amp;&amp; (MaxInstBytesNum - Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()) == 12 &amp;&amp; (!HasLiteral ||</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>        !(MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1d31f2a1e4512f779975a39753167a96a78562688e8d67f7ffa892e4b92311a98">SIInstrFlags::VOP3</a>))) {</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>    MaxInstBytesNum = 8;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>    Bytes = Bytes_.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">slice</a>(0, MaxInstBytesNum);</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>    eatBytes&lt;uint64_t&gt;(Bytes);</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  }</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <span class="keywordflow">if</span> (Res &amp;&amp; (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_MAC_F32_e64_vi ||</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>              <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_MAC_F32_e64_gfx6_gfx7 ||</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>              <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_MAC_F32_e64_gfx10 ||</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>              <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_MAC_F16_e64_vi ||</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>              <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_FMAC_F32_e64_vi ||</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>              <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_FMAC_F32_e64_gfx10 ||</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>              <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == AMDGPU::V_FMAC_F16_e64_gfx10)) {</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>    <span class="comment">// Insert dummy unused src2_modifiers.</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>                         AMDGPU::OpName::src2_modifiers);</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  }</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  <span class="keywordflow">if</span> (Res &amp;&amp; (MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1d31f2a1e4512f779975a39753167a96a0666b703f5fe8ee884171492fb6a685a">SIInstrFlags::MIMG</a>)) {</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>    <span class="keywordtype">int</span> VAddr0Idx =</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vaddr0);</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    <span class="keywordtype">int</span> RsrcIdx =</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::srsrc);</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    <span class="keywordtype">unsigned</span> NSAArgs = RsrcIdx - VAddr0Idx - 1;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    <span class="keywordflow">if</span> (VAddr0Idx &gt;= 0 &amp;&amp; NSAArgs &gt; 0) {</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>      <span class="keywordtype">unsigned</span> NSAWords = (NSAArgs + 3) / 4;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>      <span class="keywordflow">if</span> (Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4 * NSAWords) {</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>        Res = <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>      } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NSAArgs; ++i) {</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>          <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.insert(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + VAddr0Idx + 1 + i,</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>                    <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">decodeOperand_VGPR_32</a>(Bytes[i]));</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>        }</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>        Bytes = Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">slice</a>(4 * NSAWords);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>      }</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    }</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    <span class="keywordflow">if</span> (Res)</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>      Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">convertMIMGInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  }</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>  <span class="keywordflow">if</span> (Res &amp;&amp; IsSDWA)</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>    Res = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">convertSDWAInst</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>  <span class="keywordtype">int</span> VDstIn_Idx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>                                              AMDGPU::OpName::vdst_in);</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <span class="keywordflow">if</span> (VDstIn_Idx != -1) {</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>    <span class="keywordtype">int</span> Tied = MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).getOperandConstraint(VDstIn_Idx,</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>                           <a class="code hl_enumvalue" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::OperandConstraint::TIED_TO</a>);</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>    <span class="keywordflow">if</span> (Tied != -1 &amp;&amp; (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt;= (<span class="keywordtype">unsigned</span>)VDstIn_Idx ||</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>         !<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIn_Idx).isReg() ||</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>         <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIn_Idx).getReg() != <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Tied).getReg())) {</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>      <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &gt; (<span class="keywordtype">unsigned</span>)VDstIn_Idx)</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>        <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.erase(&amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIn_Idx));</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>      <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>        <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Tied).getReg()),</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>        AMDGPU::OpName::vdst_in);</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>    }</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  }</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <span class="comment">// if the opcode was not recognized we&#39;ll assume a Size of 4 bytes</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  <span class="comment">// (unless there are fewer bytes left)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Res ? (MaxInstBytesNum - Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>())</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>             : std::min((<span class="keywordtype">size_t</span>)4, Bytes_.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>());</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <span class="keywordflow">return</span> Res;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>}</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">  432</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">AMDGPUDisassembler::convertSDWAInst</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureGFX9] ||</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>      <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureGFX10]) {</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::sdst) != -1)</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>      <span class="comment">// VOPC - insert clamp</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>      <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::clamp);</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureVolcanicIslands]) {</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    <span class="keywordtype">int</span> SDst = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::sdst);</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    <span class="keywordflow">if</span> (SDst != -1) {</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>      <span class="comment">// VOPC - insert VCC register as sdst</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>      <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VCC),</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>                           AMDGPU::OpName::sdst);</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>      <span class="comment">// VOP1/2 - insert omod if present in instruction</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>      <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0), AMDGPU::OpName::omod);</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>    }</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  }</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>}</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">  452</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">AMDGPUDisassembler::convertDPP8Inst</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  <span class="keywordtype">unsigned</span> Opc = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <span class="keywordtype">unsigned</span> DescNumOps = MCII-&gt;get(Opc).getNumOperands();</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  <span class="comment">// Insert dummy unused src modifiers.</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src0_modifiers) != -1)</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>                         AMDGPU::OpName::src0_modifiers);</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getNumOperands() &lt; DescNumOps &amp;&amp;</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(Opc, AMDGPU::OpName::src1_modifiers) != -1)</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>    <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(0),</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>                         AMDGPU::OpName::src1_modifiers);</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">isValidDPP8</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) ? <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> : <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">MCDisassembler::SoftFail</a>;</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>}</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">// Note that before gfx10, the MIMG encoding provided no information about</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">// VADDR size. Consequently, decoded instructions always show address as if it</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">// has 1 dword, which could be not really so.</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">  473</a></span><a class="code hl_enumeration" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">AMDGPUDisassembler::convertMIMGInst</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <span class="keywordtype">int</span> VDstIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>                                           AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <span class="keywordtype">int</span> VDataIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>                                            AMDGPU::OpName::vdata);</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  <span class="keywordtype">int</span> VAddr0Idx =</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vaddr0);</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="keywordtype">int</span> DMaskIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>                                            AMDGPU::OpName::dmask);</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  <span class="keywordtype">int</span> TFEIdx   = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>                                            AMDGPU::OpName::tfe);</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <span class="keywordtype">int</span> D16Idx   = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>                                            AMDGPU::OpName::d16);</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VDataIdx != -1);</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DMaskIdx != -1);</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TFEIdx != -1);</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">AMDGPU::MIMGInfo</a> *<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">AMDGPU::getMIMGInfo</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <span class="keywordtype">bool</span> IsAtomic = (VDstIdx != -1);</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <span class="keywordtype">bool</span> IsGather4 = MCII-&gt;get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#a1d31f2a1e4512f779975a39753167a96a1fb3a3c9d73c11f77861315b283e3fde">SIInstrFlags::Gather4</a>;</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <span class="keywordtype">bool</span> IsNSA = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="keywordtype">unsigned</span> AddrSize = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords;</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureGFX10]) {</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <span class="keywordtype">unsigned</span> DimIdx =</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::dim);</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *BaseOpcode =</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">AMDGPU::getMIMGBaseOpcodeInfo</a>(<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;BaseOpcode);</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">AMDGPU::MIMGDimInfo</a> *Dim =</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">AMDGPU::getMIMGDimInfoByEncoding</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(DimIdx).getImm());</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>    AddrSize = BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">NumExtraArgs</a> +</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>               (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">Gradients</a> ? Dim-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">NumGradients</a> : 0) +</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>               (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">Coordinates</a> ? Dim-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">NumCoords</a> : 0) +</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>               (BaseOpcode-&gt;<a class="code hl_variable" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">LodOrClampOrMip</a> ? 1 : 0);</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>    IsNSA = <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;MIMGEncoding == AMDGPU::MIMGEncGfx10NSA;</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>    <span class="keywordflow">if</span> (!IsNSA) {</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>      <span class="keywordflow">if</span> (AddrSize &gt; 8)</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>        AddrSize = 16;</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AddrSize &gt; 4)</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>        AddrSize = 8;</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>      <span class="keywordflow">if</span> (AddrSize &gt; <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords) {</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>        <span class="comment">// The NSA encoding does not contain enough operands for the combination</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>        <span class="comment">// of base opcode / dimension. Should this be an error?</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>      }</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>    }</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  }</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <span class="keywordtype">unsigned</span> DMask = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(DMaskIdx).getImm() &amp; 0xf;</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  <span class="keywordtype">unsigned</span> DstSize = IsGather4 ? 4 : std::max(<a class="code hl_function" href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">countPopulation</a>(DMask), 1u);</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  <span class="keywordtype">bool</span> D16 = D16Idx &gt;= 0 &amp;&amp; <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(D16Idx).getImm();</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <span class="keywordflow">if</span> (D16 &amp;&amp; <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">AMDGPU::hasPackedD16</a>(<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>)) {</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>    DstSize = (DstSize + 1) / 2;</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  }</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span> </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <span class="comment">// FIXME: Add tfe support</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(TFEIdx).getImm())</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <span class="keywordflow">if</span> (DstSize == <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VDataDwords &amp;&amp; AddrSize == <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords)</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  <span class="keywordtype">int</span> NewOpcode =</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>      <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">AMDGPU::getMIMGOpcode</a>(<a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;BaseOpcode, <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;MIMGEncoding, DstSize, AddrSize);</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>  <span class="keywordflow">if</span> (NewOpcode == -1)</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  <span class="comment">// Widen the register to the correct number of enabled channels.</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>  <span class="keywordtype">unsigned</span> NewVdata = AMDGPU::NoRegister;</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>  <span class="keywordflow">if</span> (DstSize != <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VDataDwords) {</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>    <span class="keyword">auto</span> DataRCID = MCII-&gt;get(NewOpcode).OpInfo[VDataIdx].RegClass;</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>    <span class="comment">// Get first subregister of VData</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>    <span class="keywordtype">unsigned</span> Vdata0 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDataIdx).getReg();</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>    <span class="keywordtype">unsigned</span> VdataSub0 = MRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a3dadd03ccbdcec7e6bfef5f65deee611">getSubReg</a>(Vdata0, AMDGPU::sub0);</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>    Vdata0 = (VdataSub0 != 0)? VdataSub0 : Vdata0;</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>    NewVdata = MRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ab46223740abdf134288bb54e09b361c2">getMatchingSuperReg</a>(Vdata0, AMDGPU::sub0,</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>                                       &amp;MRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ae179799df1c5f01dc1c55e7ff4868743">getRegClass</a>(DataRCID));</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>    <span class="keywordflow">if</span> (NewVdata == AMDGPU::NoRegister) {</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>      <span class="comment">// It&#39;s possible to encode this such that the low register + enabled</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>      <span class="comment">// components exceeds the register count.</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    }</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  }</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span> </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  <span class="keywordtype">unsigned</span> NewVAddr0 = AMDGPU::NoRegister;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureGFX10] &amp;&amp; !IsNSA &amp;&amp;</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>      AddrSize != <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords) {</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>    <span class="keywordtype">unsigned</span> VAddr0 = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VAddr0Idx).getReg();</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>    <span class="keywordtype">unsigned</span> VAddrSub0 = MRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#a3dadd03ccbdcec7e6bfef5f65deee611">getSubReg</a>(VAddr0, AMDGPU::sub0);</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>    VAddr0 = (VAddrSub0 != 0) ? VAddrSub0 : VAddr0;</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>    <span class="keyword">auto</span> AddrRCID = MCII-&gt;get(NewOpcode).OpInfo[VAddr0Idx].RegClass;</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>    NewVAddr0 = MRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ab46223740abdf134288bb54e09b361c2">getMatchingSuperReg</a>(VAddr0, AMDGPU::sub0,</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>                                        &amp;MRI.<a class="code hl_function" href="classllvm_1_1MCRegisterInfo.html#ae179799df1c5f01dc1c55e7ff4868743">getRegClass</a>(AddrRCID));</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>    <span class="keywordflow">if</span> (NewVAddr0 == AMDGPU::NoRegister)</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  }</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.setOpcode(NewOpcode);</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>  <span class="keywordflow">if</span> (NewVdata != AMDGPU::NoRegister) {</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDataIdx) = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(NewVdata);</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>    <span class="keywordflow">if</span> (IsAtomic) {</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>      <span class="comment">// Atomic operations have an additional operand (a copy of data)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>      <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstIdx) = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(NewVdata);</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>    }</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>  }</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <span class="keywordflow">if</span> (NewVAddr0 != AMDGPU::NoRegister) {</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VAddr0Idx) = <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(NewVAddr0);</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsNSA) {</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AddrSize &lt;= Info-&gt;VAddrDwords);</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.erase(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + VAddr0Idx + AddrSize,</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>             <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin() + VAddr0Idx + <a class="code hl_variable" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>-&gt;VAddrDwords);</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  }</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>}</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">  603</a></span><span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">AMDGPUDisassembler::getRegClassName</a>(<span class="keywordtype">unsigned</span> RegClassID)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCDisassembler.html#a3faa10cafd0be721018fc1b9bc2c5488">getContext</a>().<a class="code hl_function" href="classllvm_1_1MCContext.html#a7eff7fcbe27aa063e7dced4042ca3416">getRegisterInfo</a>()-&gt;</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>    <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(&amp;AMDGPUMCRegisterClasses[RegClassID]);</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>}</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="keyword">inline</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">  609</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">AMDGPUDisassembler::errOperand</a>(<span class="keywordtype">unsigned</span> V,</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a>&amp; ErrMsg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  *<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> &lt;&lt; <span class="stringliteral">&quot;Error: &quot;</span> + ErrMsg;</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  <span class="comment">// ToDo: add support for error operands to MCInst.h</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  <span class="comment">// return MCOperand::createError(V);</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>  <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a>();</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>}</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span> </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="keyword">inline</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">  619</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">AMDGPUDisassembler::createRegOperand</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> RegId)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">MCOperand::createReg</a>(<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">AMDGPU::getMCReg</a>(RegId, <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>));</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>}</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="keyword">inline</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a10982f41862673ec4aa270b0eef58a7b">  624</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">AMDGPUDisassembler::createRegOperand</a>(<span class="keywordtype">unsigned</span> RegClassID,</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>                                               <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  <span class="keyword">const</span> <span class="keyword">auto</span>&amp; RegCl = AMDGPUMCRegisterClasses[RegClassID];</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  <span class="keywordflow">if</span> (Val &gt;= RegCl.getNumRegs())</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(RegClassID)) +</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>                           <span class="stringliteral">&quot;: unknown register &quot;</span> + <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a>(Val));</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(RegCl.getRegister(Val));</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>}</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="keyword">inline</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">  634</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">AMDGPUDisassembler::createSRegOperand</a>(<span class="keywordtype">unsigned</span> SRegClassID,</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>                                                <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <span class="comment">// ToDo: SI/CI have 104 SGPRs, VI - 102</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <span class="comment">// Valery: here we accepting as much as we can, let assembler sort it out</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <span class="keywordtype">int</span> shift = 0;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <span class="keywordflow">switch</span> (SRegClassID) {</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_32RegClassID:</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_32RegClassID:</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_64RegClassID:</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_64RegClassID:</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>    shift = 1;</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_128RegClassID:</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_128RegClassID:</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="comment">// ToDo: unclear if s[100:104] is available on VI. Can we use VCC as SGPR in</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <span class="comment">// this bundle?</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_256RegClassID:</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_256RegClassID:</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    <span class="comment">// ToDo: unclear if s[96:104] is available on VI. Can we use VCC as SGPR in</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>  <span class="comment">// this bundle?</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <span class="keywordflow">case</span> AMDGPU::SGPR_512RegClassID:</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <span class="keywordflow">case</span> AMDGPU::TTMP_512RegClassID:</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>    shift = 2;</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  <span class="comment">// ToDo: unclear if s[88:104] is available on VI. Can we use VCC as SGPR in</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  <span class="comment">// this bundle?</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unhandled register class&quot;</span>);</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  }</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  <span class="keywordflow">if</span> (Val % (1 &lt;&lt; shift)) {</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>    *<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">CommentStream</a> &lt;&lt; <span class="stringliteral">&quot;Warning: &quot;</span> &lt;&lt; <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">getRegClassName</a>(SRegClassID)</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>                   &lt;&lt; <span class="stringliteral">&quot;: scalar reg isn&#39;t aligned &quot;</span> &lt;&lt; Val;</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  }</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRegClassID, Val &gt;&gt; shift);</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>}</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span> </div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#adf0ebb25ee79b3e36aa5fbdd078fece3">  673</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#adf0ebb25ee79b3e36aa5fbdd078fece3">AMDGPUDisassembler::decodeOperand_VS_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>}</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa0a746193e9fc6a8f7cf09ec5677b2e0">  677</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa0a746193e9fc6a8f7cf09ec5677b2e0">AMDGPUDisassembler::decodeOperand_VS_64</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>, Val);</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>}</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span> </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a02141c9f27620dbc6cccfcae8abe4d56">  681</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a02141c9f27620dbc6cccfcae8abe4d56">AMDGPUDisassembler::decodeOperand_VS_128</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>, Val);</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>}</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a92d113a3fef07213741a837973905fa3">  685</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a92d113a3fef07213741a837973905fa3">AMDGPUDisassembler::decodeOperand_VSrc16</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>, Val);</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>}</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a5df4d58148ace6dd67b07c7c85dae6f9">  689</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5df4d58148ace6dd67b07c7c85dae6f9">AMDGPUDisassembler::decodeOperand_VSrcV216</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>, Val);</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>}</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">  693</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">AMDGPUDisassembler::decodeOperand_VGPR_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  <span class="comment">// Some instructions have operand restrictions beyond what the encoding</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  <span class="comment">// allows. Some ordinarily VSrc_32 operands are VGPR_32, so clear the extra</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  <span class="comment">// high bit.</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  Val &amp;= 255;</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span> </div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VGPR_32RegClassID, Val);</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>}</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span> </div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a8470c61157761717c8d5d9bc64649932">  702</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a8470c61157761717c8d5d9bc64649932">AMDGPUDisassembler::decodeOperand_VRegOrLds_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>}</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ac5f4b36143c3cee701c22d83bbc9d78a">  706</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ac5f4b36143c3cee701c22d83bbc9d78a">AMDGPUDisassembler::decodeOperand_AGPR_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::AGPR_32RegClassID, Val &amp; 255);</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>}</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a7ab10b2d0f25581b3fc631599e5adad2">  710</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a7ab10b2d0f25581b3fc631599e5adad2">AMDGPUDisassembler::decodeOperand_AReg_128</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::AReg_128RegClassID, Val &amp; 255);</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>}</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span> </div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a9ae241a608d5ba5d11d2ef405637b4f6">  714</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a9ae241a608d5ba5d11d2ef405637b4f6">AMDGPUDisassembler::decodeOperand_AReg_512</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::AReg_512RegClassID, Val &amp; 255);</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>}</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a8408c7ebb2b85ec86fed5c04ef999f06">  718</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a8408c7ebb2b85ec86fed5c04ef999f06">AMDGPUDisassembler::decodeOperand_AReg_1024</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::AReg_1024RegClassID, Val &amp; 255);</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>}</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a5644b951ba03ca15f33f39d1edccb465">  722</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5644b951ba03ca15f33f39d1edccb465">AMDGPUDisassembler::decodeOperand_AV_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>}</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span> </div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a559f9eb650add15b0119773f3edf6ce9">  726</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a559f9eb650add15b0119773f3edf6ce9">AMDGPUDisassembler::decodeOperand_AV_64</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>, Val);</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>}</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ac9828adcef3becbe0e62b47e7b935c46">  730</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ac9828adcef3becbe0e62b47e7b935c46">AMDGPUDisassembler::decodeOperand_VReg_64</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VReg_64RegClassID, Val);</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>}</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab69538816d5c5b8eb940db413328db1c">  734</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab69538816d5c5b8eb940db413328db1c">AMDGPUDisassembler::decodeOperand_VReg_96</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VReg_96RegClassID, Val);</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>}</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span> </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a580013516c561c9f3534c5fd3f67f60c">  738</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a580013516c561c9f3534c5fd3f67f60c">AMDGPUDisassembler::decodeOperand_VReg_128</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VReg_128RegClassID, Val);</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>}</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a769ad852a979f2f694e813d4aaaedcea">  742</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a769ad852a979f2f694e813d4aaaedcea">AMDGPUDisassembler::decodeOperand_VReg_256</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VReg_256RegClassID, Val);</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>}</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span> </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#abc4978bef919ef98f07c52259474b8bb">  746</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#abc4978bef919ef98f07c52259474b8bb">AMDGPUDisassembler::decodeOperand_VReg_512</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(AMDGPU::VReg_512RegClassID, Val);</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>}</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span> </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">  750</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">AMDGPUDisassembler::decodeOperand_SReg_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  <span class="comment">// table-gen generated disassembler doesn&#39;t care about operand types</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <span class="comment">// leaving only registry class so SSrc_32 operand turns into SReg_32</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  <span class="comment">// and therefore we accept immediates and literals here as well</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>}</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa1f86792a963f9f4465f83450bcd1153">  757</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa1f86792a963f9f4465f83450bcd1153">AMDGPUDisassembler::decodeOperand_SReg_32_XM0_XEXEC</a>(</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <span class="comment">// SReg_32_XM0 is SReg_32 without M0 or EXEC_LO/EXEC_HI</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">decodeOperand_SReg_32</a>(Val);</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>}</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a0239f97af5732826b37f77001e28d4cf">  763</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a0239f97af5732826b37f77001e28d4cf">AMDGPUDisassembler::decodeOperand_SReg_32_XEXEC_HI</a>(</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  <span class="comment">// SReg_32_XM0 is SReg_32 without EXEC_HI</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">decodeOperand_SReg_32</a>(Val);</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>}</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span> </div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#afc20a768dca7cf34b4d4909e8be3289e">  769</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#afc20a768dca7cf34b4d4909e8be3289e">AMDGPUDisassembler::decodeOperand_SRegOrLds_32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  <span class="comment">// table-gen generated disassembler doesn&#39;t care about operand types</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <span class="comment">// leaving only registry class so SSrc_32 operand turns into SReg_32</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  <span class="comment">// and therefore we accept immediates and literals here as well</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>}</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a82d95b4634b7f95fb19f2c55e451a5ac">  776</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a82d95b4634b7f95fb19f2c55e451a5ac">AMDGPUDisassembler::decodeOperand_SReg_64</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>, Val);</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>}</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span> </div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a21fb13d7f0bcb1101375a9dc0373b9e5">  780</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a21fb13d7f0bcb1101375a9dc0373b9e5">AMDGPUDisassembler::decodeOperand_SReg_64_XEXEC</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>, Val);</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>}</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a537baa0007d044f9d66279617586180d">  784</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a537baa0007d044f9d66279617586180d">AMDGPUDisassembler::decodeOperand_SReg_128</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">decodeSrcOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>, Val);</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>}</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span> </div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a3fb44ceb40a222dbbf19b4e40ae67d3b">  788</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a3fb44ceb40a222dbbf19b4e40ae67d3b">AMDGPUDisassembler::decodeOperand_SReg_256</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed">decodeDstOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>, Val);</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>}</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ad986a49dfc2bbb7f0ad252fbdff99951">  792</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ad986a49dfc2bbb7f0ad252fbdff99951">AMDGPUDisassembler::decodeOperand_SReg_512</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed">decodeDstOp</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>, Val);</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>}</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">  796</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">AMDGPUDisassembler::decodeLiteralConstant</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>  <span class="comment">// For now all literal constants are supposed to be unsigned integer</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>  <span class="comment">// ToDo: deal with signed/unsigned 64-bit integer constants</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  <span class="comment">// ToDo: deal with float/double constants</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>  <span class="keywordflow">if</span> (!HasLiteral) {</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>    <span class="keywordflow">if</span> (Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>() &lt; 4) {</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(0, <span class="stringliteral">&quot;cannot read literal, inst bytes left &quot;</span> +</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>                        <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a>(Bytes.<a class="code hl_function" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()));</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>    }</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>    HasLiteral = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>    Literal = eatBytes&lt;uint32_t&gt;(Bytes);</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  }</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(Literal);</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>}</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">  811</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">AMDGPUDisassembler::decodeIntImmed</a>(<span class="keywordtype">unsigned</span> Imm) {</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &gt;= INLINE_INTEGER_C_MIN &amp;&amp; Imm &lt;= INLINE_INTEGER_C_MAX);</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>((Imm &lt;= INLINE_INTEGER_C_POSITIVE_MAX) ?</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>    (<span class="keyword">static_cast&lt;</span>int64_t<span class="keyword">&gt;</span>(Imm) - INLINE_INTEGER_C_MIN) :</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>    (INLINE_INTEGER_C_POSITIVE_MAX - <span class="keyword">static_cast&lt;</span>int64_t<span class="keyword">&gt;</span>(Imm)));</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>      <span class="comment">// Cast prevents negative overflow.</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>}</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">  821</a></span><span class="keyword">static</span> int64_t <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a>(<span class="keywordtype">unsigned</span> Imm) {</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  <span class="keywordflow">switch</span> (Imm) {</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>  <span class="keywordflow">case</span> 240:</div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(0.5f);</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>  <span class="keywordflow">case</span> 241:</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-0.5f);</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>  <span class="keywordflow">case</span> 242:</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(1.0f);</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  <span class="keywordflow">case</span> 243:</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-1.0f);</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  <span class="keywordflow">case</span> 244:</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(2.0f);</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>  <span class="keywordflow">case</span> 245:</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-2.0f);</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  <span class="keywordflow">case</span> 246:</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(4.0f);</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  <span class="keywordflow">case</span> 247:</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-4.0f);</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  <span class="keywordflow">case</span> 248: <span class="comment">// 1 / (2 * PI)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>    <span class="keywordflow">return</span> 0x3e22f983;</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid fp inline imm&quot;</span>);</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  }</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>}</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span> </div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">  846</a></span><span class="keyword">static</span> int64_t <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a>(<span class="keywordtype">unsigned</span> Imm) {</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  <span class="keywordflow">switch</span> (Imm) {</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>  <span class="keywordflow">case</span> 240:</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(0.5);</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  <span class="keywordflow">case</span> 241:</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-0.5);</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>  <span class="keywordflow">case</span> 242:</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(1.0);</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>  <span class="keywordflow">case</span> 243:</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-1.0);</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>  <span class="keywordflow">case</span> 244:</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(2.0);</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>  <span class="keywordflow">case</span> 245:</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-2.0);</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>  <span class="keywordflow">case</span> 246:</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(4.0);</div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>  <span class="keywordflow">case</span> 247:</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-4.0);</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <span class="keywordflow">case</span> 248: <span class="comment">// 1 / (2 * PI)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>    <span class="keywordflow">return</span> 0x3fc45f306dc9c882;</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid fp inline imm&quot;</span>);</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>  }</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>}</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span> </div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">  871</a></span><span class="keyword">static</span> int64_t <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">getInlineImmVal16</a>(<span class="keywordtype">unsigned</span> Imm) {</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>  <span class="keywordflow">switch</span> (Imm) {</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>  <span class="keywordflow">case</span> 240:</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>    <span class="keywordflow">return</span> 0x3800;</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>  <span class="keywordflow">case</span> 241:</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>    <span class="keywordflow">return</span> 0xB800;</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>  <span class="keywordflow">case</span> 242:</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>    <span class="keywordflow">return</span> 0x3C00;</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>  <span class="keywordflow">case</span> 243:</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>    <span class="keywordflow">return</span> 0xBC00;</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  <span class="keywordflow">case</span> 244:</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>    <span class="keywordflow">return</span> 0x4000;</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  <span class="keywordflow">case</span> 245:</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>    <span class="keywordflow">return</span> 0xC000;</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>  <span class="keywordflow">case</span> 246:</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>    <span class="keywordflow">return</span> 0x4400;</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>  <span class="keywordflow">case</span> 247:</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>    <span class="keywordflow">return</span> 0xC400;</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  <span class="keywordflow">case</span> 248: <span class="comment">// 1 / (2 * PI)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>    <span class="keywordflow">return</span> 0x3118;</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid fp inline imm&quot;</span>);</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  }</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>}</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">  896</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">AMDGPUDisassembler::decodeFPImmed</a>(<a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width, <span class="keywordtype">unsigned</span> Imm) {</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Imm &gt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#ab25b58fc4731dc8f467fb3048a1b140fa4e3fe67db06671a26db7cfaefb3d5322">AMDGPU::EncValues::INLINE_FLOATING_C_MIN</a></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>      &amp;&amp; Imm &lt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1EncValues.html#ab25b58fc4731dc8f467fb3048a1b140fa09d6b2004f2670f60b9963073f98226e">AMDGPU::EncValues::INLINE_FLOATING_C_MAX</a>);</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  <span class="comment">// ToDo: case 248: 1/(2*PI) - is allowed only on VI</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  <span class="keywordflow">switch</span> (Width) {</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="comment">// splat constants</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>:</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">OPW1024</a>:</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a>(Imm));</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a>(Imm));</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">MCOperand::createImm</a>(<a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">getInlineImmVal16</a>(Imm));</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;implement me&quot;</span>);</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  }</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>}</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">  917</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">AMDGPUDisassembler::getVgprClassId</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>  <span class="keyword">using namespace </span><a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>;</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span> </div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= Width &amp;&amp; Width &lt; <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>  <span class="keywordflow">switch</span> (Width) {</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>    <span class="keywordflow">return</span> VGPR_32RegClassID;</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>: <span class="keywordflow">return</span> VReg_64RegClassID;</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> VReg_128RegClassID;</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  }</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>}</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span> </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">  932</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">AMDGPUDisassembler::getAgprClassId</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>  <span class="keyword">using namespace </span><a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>;</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= Width &amp;&amp; Width &lt; <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <span class="keywordflow">switch</span> (Width) {</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>    <span class="keywordflow">return</span> AGPR_32RegClassID;</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>: <span class="keywordflow">return</span> AReg_64RegClassID;</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> AReg_128RegClassID;</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> AReg_512RegClassID;</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">OPW1024</a>: <span class="keywordflow">return</span> AReg_1024RegClassID;</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>  }</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>}</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span> </div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span> </div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">  950</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">AMDGPUDisassembler::getSgprClassId</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  <span class="keyword">using namespace </span><a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>;</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span> </div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= Width &amp;&amp; Width &lt; <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  <span class="keywordflow">switch</span> (Width) {</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>    <span class="keywordflow">return</span> SGPR_32RegClassID;</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>: <span class="keywordflow">return</span> SGPR_64RegClassID;</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> SGPR_128RegClassID;</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: <span class="keywordflow">return</span> SGPR_256RegClassID;</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> SGPR_512RegClassID;</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>  }</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>}</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span> </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">  967</a></span><span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">AMDGPUDisassembler::getTtmpClassId</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>  <span class="keyword">using namespace </span><a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>;</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">OPW_FIRST_</a> &lt;= Width &amp;&amp; Width &lt; <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">OPW_LAST_</a>);</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>  <span class="keywordflow">switch</span> (Width) {</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>  <span class="keywordflow">default</span>: <span class="comment">// fall</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>    <span class="keywordflow">return</span> TTMP_32RegClassID;</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>: <span class="keywordflow">return</span> TTMP_64RegClassID;</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">OPW128</a>: <span class="keywordflow">return</span> TTMP_128RegClassID;</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a>: <span class="keywordflow">return</span> TTMP_256RegClassID;</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>: <span class="keywordflow">return</span> TTMP_512RegClassID;</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  }</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>}</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span> </div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">  984</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">AMDGPUDisassembler::getTTmpIdx</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="keywordtype">unsigned</span> TTmpMin =</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>      (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a>() || <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">isGFX10</a>()) ? TTMP_GFX9_GFX10_MIN : TTMP_VI_MIN;</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>  <span class="keywordtype">unsigned</span> TTmpMax =</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>      (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">isGFX9</a>() || <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">isGFX10</a>()) ? TTMP_GFX9_GFX10_MAX : TTMP_VI_MAX;</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span> </div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>  <span class="keywordflow">return</span> (TTmpMin &lt;= Val &amp;&amp; Val &lt;= TTmpMax)? Val - TTmpMin : -1;</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>}</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span> </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">  995</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">AMDGPUDisassembler::decodeSrcOp</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width, <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Val &lt; 1024); <span class="comment">// enum10</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span> </div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>  <span class="keywordtype">bool</span> IsAGPR = Val &amp; 512;</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>  Val &amp;= 511;</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span> </div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>  <span class="keywordflow">if</span> (VGPR_MIN &lt;= Val &amp;&amp; Val &lt;= VGPR_MAX) {</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(IsAGPR ? <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">getAgprClassId</a>(Width)</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>                                   : <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width), Val - VGPR_MIN);</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>  }</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  <span class="keywordflow">if</span> (Val &lt;= <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a>) {</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SGPR_MIN == 0); <span class="comment">// &quot;SGPR_MIN &lt;= Val&quot; is always true and causes compilation warning.</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(Width), Val - SGPR_MIN);</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  }</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>  <span class="keywordtype">int</span> TTmpIdx = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(Val);</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>  <span class="keywordflow">if</span> (TTmpIdx &gt;= 0) {</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(Width), TTmpIdx);</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  }</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span> </div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  <span class="keywordflow">if</span> (INLINE_INTEGER_C_MIN &lt;= Val &amp;&amp; Val &lt;= INLINE_INTEGER_C_MAX)</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">decodeIntImmed</a>(Val);</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span> </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  <span class="keywordflow">if</span> (INLINE_FLOATING_C_MIN &lt;= Val &amp;&amp; Val &lt;= INLINE_FLOATING_C_MAX)</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">decodeFPImmed</a>(Width, Val);</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>  <span class="keywordflow">if</span> (Val == LITERAL_CONST)</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">decodeLiteralConstant</a>();</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span> </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>  <span class="keywordflow">switch</span> (Width) {</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>:</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>:</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">OPWV216</a>:</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(Val);</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>:</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">decodeSpecialReg64</a>(Val);</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected immediate type&quot;</span>);</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>  }</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>}</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed"> 1038</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed">AMDGPUDisassembler::decodeDstOp</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width, <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Val &lt; 128);</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Width == <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">OPW256</a> || Width == <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">OPW512</a>);</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span> </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>  <span class="keywordflow">if</span> (Val &lt;= <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a>) {</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SGPR_MIN == 0); <span class="comment">// &quot;SGPR_MIN &lt;= Val&quot; is always true and causes compilation warning.</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(Width), Val - SGPR_MIN);</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>  }</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span> </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>  <span class="keywordtype">int</span> TTmpIdx = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(Val);</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>  <span class="keywordflow">if</span> (TTmpIdx &gt;= 0) {</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(Width), TTmpIdx);</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>  }</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span> </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unknown dst register&quot;</span>);</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>}</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span> </div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0"> 1057</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">AMDGPUDisassembler::decodeSpecialReg32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  <span class="keyword">using namespace </span><a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>;</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>  <span class="keywordflow">switch</span> (Val) {</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  <span class="keywordflow">case</span> 102: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT_SCR_LO);</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  <span class="keywordflow">case</span> 103: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT_SCR_HI);</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>  <span class="keywordflow">case</span> 104: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK_MASK_LO);</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  <span class="keywordflow">case</span> 105: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK_MASK_HI);</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  <span class="keywordflow">case</span> 106: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC_LO);</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>  <span class="keywordflow">case</span> 107: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC_HI);</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>  <span class="keywordflow">case</span> 108: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA_LO);</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>  <span class="keywordflow">case</span> 109: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA_HI);</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>  <span class="keywordflow">case</span> 110: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA_LO);</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>  <span class="keywordflow">case</span> 111: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA_HI);</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>  <span class="keywordflow">case</span> 124: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(M0);</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>  <span class="keywordflow">case</span> 125: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SGPR_NULL);</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>  <span class="keywordflow">case</span> 126: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC_LO);</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>  <span class="keywordflow">case</span> 127: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC_HI);</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>  <span class="keywordflow">case</span> 235: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_BASE);</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>  <span class="keywordflow">case</span> 236: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_LIMIT);</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>  <span class="keywordflow">case</span> 237: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_BASE);</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>  <span class="keywordflow">case</span> 238: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_LIMIT);</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>  <span class="keywordflow">case</span> 239: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_POPS_EXITING_WAVE_ID);</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>  <span class="keywordflow">case</span> 251: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_VCCZ);</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>  <span class="keywordflow">case</span> 252: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_EXECZ);</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>  <span class="keywordflow">case</span> 253: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SCC);</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>  <span class="keywordflow">case</span> 254: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(LDS_DIRECT);</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>  }</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <span class="stringliteral">&quot;unknown operand encoding &quot;</span> + <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a>(Val));</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>}</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span> </div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f"> 1089</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">AMDGPUDisassembler::decodeSpecialReg64</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  <span class="keyword">using namespace </span><a class="code hl_namespace" href="namespaceAMDGPU.html">AMDGPU</a>;</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span> </div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  <span class="keywordflow">switch</span> (Val) {</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>  <span class="keywordflow">case</span> 102: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(FLAT_SCR);</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>  <span class="keywordflow">case</span> 104: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(XNACK_MASK);</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>  <span class="keywordflow">case</span> 106: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(VCC);</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>  <span class="keywordflow">case</span> 108: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TBA);</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>  <span class="keywordflow">case</span> 110: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(TMA);</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>  <span class="keywordflow">case</span> 126: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(EXEC);</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  <span class="keywordflow">case</span> 235: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_BASE);</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>  <span class="keywordflow">case</span> 236: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SHARED_LIMIT);</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>  <span class="keywordflow">case</span> 237: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_BASE);</div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>  <span class="keywordflow">case</span> 238: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_PRIVATE_LIMIT);</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>  <span class="keywordflow">case</span> 239: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_POPS_EXITING_WAVE_ID);</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>  <span class="keywordflow">case</span> 251: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_VCCZ);</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>  <span class="keywordflow">case</span> 252: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_EXECZ);</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>  <span class="keywordflow">case</span> 253: <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(SRC_SCC);</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>  <span class="keywordflow">default</span>: <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>  }</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">errOperand</a>(Val, <span class="stringliteral">&quot;unknown operand encoding &quot;</span> + <a class="code hl_class" href="classllvm_1_1Twine.html">Twine</a>(Val));</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>}</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span> </div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580"> 1112</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580">AMDGPUDisassembler::decodeSDWASrc</a>(<span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">OpWidthTy</a> Width,</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>                                            <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <span class="keyword">using namespace </span>AMDGPU::SDWA;</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>  <span class="keyword">using namespace </span>AMDGPU::EncValues;</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span> </div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureGFX9] ||</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>      <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureGFX10]) {</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>    <span class="comment">// XXX: cast to int is needed to avoid stupid warning:</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>    <span class="comment">// compare with unsigned is always true</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>    <span class="keywordflow">if</span> (<span class="keywordtype">int</span>(SDWA9EncValues::SRC_VGPR_MIN) &lt;= <span class="keywordtype">int</span>(Val) &amp;&amp;</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span>        Val &lt;= SDWA9EncValues::SRC_VGPR_MAX) {</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width),</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>                              Val - SDWA9EncValues::SRC_VGPR_MIN);</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>    }</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>    <span class="keywordflow">if</span> (SDWA9EncValues::SRC_SGPR_MIN &lt;= Val &amp;&amp;</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>        Val &lt;= (<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">isGFX10</a>() ? SDWA9EncValues::SRC_SGPR_MAX_GFX10</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>                          : SDWA9EncValues::SRC_SGPR_MAX_SI)) {</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(Width),</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>                               Val - SDWA9EncValues::SRC_SGPR_MIN);</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>    }</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>    <span class="keywordflow">if</span> (SDWA9EncValues::SRC_TTMP_MIN &lt;= Val &amp;&amp;</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>        Val &lt;= SDWA9EncValues::SRC_TTMP_MAX) {</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(Width),</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>                               Val - SDWA9EncValues::SRC_TTMP_MIN);</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>    }</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span> </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SVal = Val - SDWA9EncValues::SRC_SGPR_MIN;</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span> </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>    <span class="keywordflow">if</span> (INLINE_INTEGER_C_MIN &lt;= SVal &amp;&amp; SVal &lt;= INLINE_INTEGER_C_MAX)</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">decodeIntImmed</a>(SVal);</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span> </div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>    <span class="keywordflow">if</span> (INLINE_FLOATING_C_MIN &lt;= SVal &amp;&amp; SVal &lt;= INLINE_FLOATING_C_MAX)</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">decodeFPImmed</a>(Width, SVal);</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span> </div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(SVal);</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureVolcanicIslands]) {</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">getVgprClassId</a>(Width), Val);</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>  }</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unsupported target&quot;</span>);</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>}</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span> </div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d"> 1153</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d">AMDGPUDisassembler::decodeSDWASrc16</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580">decodeSDWASrc</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">OPW16</a>, Val);</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>}</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span> </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8"> 1157</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8">AMDGPUDisassembler::decodeSDWASrc32</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580">decodeSDWASrc</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>, Val);</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>}</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span> </div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26"> 1161</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26">AMDGPUDisassembler::decodeSDWAVopcDst</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>  <span class="keyword">using namespace </span>AMDGPU::SDWA;</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span> </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((<a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureGFX9] ||</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>          <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureGFX10]) &amp;&amp;</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>         <span class="stringliteral">&quot;SDWAVopcDst should be present only on GFX9+&quot;</span>);</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span> </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  <span class="keywordtype">bool</span> IsWave64 = <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureWavefrontSize64];</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span> </div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  <span class="keywordflow">if</span> (Val &amp; SDWA9EncValues::VOPC_DST_VCC_MASK) {</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>    Val &amp;= SDWA9EncValues::VOPC_DST_SGPR_MASK;</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>    <span class="keywordtype">int</span> TTmpIdx = <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">getTTmpIdx</a>(Val);</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>    <span class="keywordflow">if</span> (TTmpIdx &gt;= 0) {</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">getTtmpClassId</a>(<a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a>), TTmpIdx);</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Val &gt; <a class="code hl_define" href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a>) {</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>      <span class="keywordflow">return</span> IsWave64 ? <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">decodeSpecialReg64</a>(Val)</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>                      : <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">decodeSpecialReg32</a>(Val);</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">createSRegOperand</a>(<a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">getSgprClassId</a>(IsWave64 ? <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">OPW64</a> : <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">OPW32</a>), Val);</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>    }</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">createRegOperand</a>(IsWave64 ? AMDGPU::VCC : AMDGPU::VCC_LO);</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>  }</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>}</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span> </div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583"> 1187</a></span><a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">AMDGPUDisassembler::decodeBoolReg</a>(<span class="keywordtype">unsigned</span> Val)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureWavefrontSize64] ?</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>    <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a82d95b4634b7f95fb19f2c55e451a5ac">decodeOperand_SReg_64</a>(Val) : <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">decodeOperand_SReg_32</a>(Val);</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>}</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb"> 1192</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb">AMDGPUDisassembler::isVI</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureVolcanicIslands];</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>}</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span> </div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06"> 1196</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">AMDGPUDisassembler::isGFX9</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureGFX9];</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>}</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7"> 1200</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">AMDGPUDisassembler::isGFX10</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">STI</a>.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">getFeatureBits</a>()[AMDGPU::FeatureGFX10];</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>}</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span> </div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment">// AMDGPUSymbolizer</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span> </div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">// Try to find symbol name for specified label</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSymbolizer.html#ac75a7ca6d901e71c2ac3ad4e7da0334f"> 1209</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUSymbolizer.html#ac75a7ca6d901e71c2ac3ad4e7da0334f">AMDGPUSymbolizer::tryAddingSymbolicOperand</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>                                <a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<span class="comment">/*cStream*/</span>, int64_t <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>                                uint64_t <span class="comment">/*Address*/</span>, <span class="keywordtype">bool</span> IsBranch,</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>                                uint64_t <span class="comment">/*Offset*/</span>, uint64_t <span class="comment">/*InstSize*/</span>) {</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  <span class="keyword">using </span>SymbolInfoTy = std::tuple&lt;uint64_t, StringRef, uint8_t&gt;;</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  <span class="keyword">using </span>SectionSymbolsTy = std::vector&lt;SymbolInfoTy&gt;;</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>  <span class="keywordflow">if</span> (!IsBranch) {</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>  }</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span> </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>  <span class="keyword">auto</span> *Symbols = <span class="keyword">static_cast&lt;</span>SectionSymbolsTy *<span class="keyword">&gt;</span>(DisInfo);</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>  <span class="keywordflow">if</span> (!Symbols)</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span> </div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>  <span class="keyword">auto</span> Result = std::find_if(Symbols-&gt;begin(), Symbols-&gt;end(),</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>                             [<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>](<span class="keyword">const</span> SymbolInfoTy&amp; Val) {</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>                                return std::get&lt;0&gt;(Val) == static_cast&lt;uint64_t&gt;(Value)</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>                                    &amp;&amp; std::get&lt;2&gt;(Val) == ELF::STT_NOTYPE;</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>                             });</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>  <span class="keywordflow">if</span> (Result != Symbols-&gt;end()) {</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>    <span class="keyword">auto</span> *Sym = <a class="code hl_variable" href="classllvm_1_1MCSymbolizer.html#ae7ae949c9f9c53c3e6e8c29799753c01">Ctx</a>.<a class="code hl_function" href="classllvm_1_1MCContext.html#ac11eef690074972378846024abbe8722">getOrCreateSymbol</a>(std::get&lt;1&gt;(*Result));</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>    <span class="keyword">const</span> <span class="keyword">auto</span> *Add = <a class="code hl_function" href="classllvm_1_1LiveRangeEdit.html#a9f8823257ad05cb0753c56d07b5c4f42">MCSymbolRefExpr::create</a>(Sym, <a class="code hl_variable" href="classllvm_1_1MCSymbolizer.html#ae7ae949c9f9c53c3e6e8c29799753c01">Ctx</a>);</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>    Inst.<a class="code hl_function" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code hl_function" href="classllvm_1_1MCOperand.html#a17f407ba097404266dc3528bd68ac811">MCOperand::createExpr</a>(Add));</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>  }</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>}</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span> </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95"> 1238</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95">AMDGPUSymbolizer::tryAddingPcLoadReferenceComment</a>(<a class="code hl_class" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;cStream,</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>                                                       int64_t <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>                                                       uint64_t <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>) {</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unimplemented&quot;</span>);</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>}</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span> </div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment">// Initialization</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span> </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#ad088e3815766f6d9b2e8485f2e89351b"> 1248</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MCSymbolizer.html">MCSymbolizer</a> *<a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ad088e3815766f6d9b2e8485f2e89351b">createAMDGPUSymbolizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Triple.html">Triple</a> &amp;<span class="comment">/*TT*/</span>,</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>                              <a class="code hl_typedef" href="DisassemblerTypes_8h.html#a874b8982db7f95cc77db8845f81c22fc">LLVMOpInfoCallback</a> <span class="comment">/*GetOpInfo*/</span>,</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>                              <a class="code hl_typedef" href="DisassemblerTypes_8h.html#a05ffa603beb390898904a06b14ee5537">LLVMSymbolLookupCallback</a> <span class="comment">/*SymbolLookUp*/</span>,</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>                              <span class="keywordtype">void</span> *DisInfo,</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>                              <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> *Ctx,</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>                              std::unique_ptr&lt;MCRelocationInfo&gt; &amp;&amp;RelInfo) {</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1AMDGPUSymbolizer.html">AMDGPUSymbolizer</a>(*Ctx, std::move(RelInfo), DisInfo);</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>}</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span> </div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#abb9c73627ba15ed73cd8b8502c4137b3"> 1257</a></span><span class="keyword">static</span> <a class="code hl_class" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#abb9c73627ba15ed73cd8b8502c4137b3">createAMDGPUDisassembler</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code hl_class" href="classT.html">T</a>,</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>                                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>                                                <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code hl_class" href="classllvm_1_1AMDGPUDisassembler.html">AMDGPUDisassembler</a>(STI, Ctx, <a class="code hl_class" href="classT.html">T</a>.createMCInstrInfo());</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>}</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span> </div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="AMDGPUDisassembler_8cpp.html#a04886da0dade059399960da25bcad97c"> 1263</a></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <span class="keywordtype">void</span> <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#a04886da0dade059399960da25bcad97c">LLVMInitializeAMDGPUDisassembler</a>() {</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code hl_function" href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">getTheGCNTarget</a>(),</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>                                         <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#abb9c73627ba15ed73cd8b8502c4137b3">createAMDGPUDisassembler</a>);</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>  <a class="code hl_function" href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">TargetRegistry::RegisterMCSymbolizer</a>(<a class="code hl_function" href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">getTheGCNTarget</a>(),</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>                                       <a class="code hl_function" href="AMDGPUDisassembler_8cpp.html#ad088e3815766f6d9b2e8485f2e89351b">createAMDGPUSymbolizer</a>);</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>}</div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64PromoteConstant_8cpp_html_a90f8350fecae261c25be85d38b451bff"><div class="ttname"><a href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></div><div class="ttdeci">aarch64 promote const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PromoteConstant_8cpp_source.html#l00231">AArch64PromoteConstant.cpp:231</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a0284ec14fa3384148fb33adfd64e4e28"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a0284ec14fa3384148fb33adfd64e4e28">decodeOperand_AReg_512</a></div><div class="ttdeci">static DecodeStatus decodeOperand_AReg_512(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00189">AMDGPUDisassembler.cpp:189</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a04886da0dade059399960da25bcad97c"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a04886da0dade059399960da25bcad97c">LLVMInitializeAMDGPUDisassembler</a></div><div class="ttdeci">void LLVMInitializeAMDGPUDisassembler()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01263">AMDGPUDisassembler.cpp:1263</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a0783d4535728d968806d2e8ec9603f2f"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a0783d4535728d968806d2e8ec9603f2f">isValidDPP8</a></div><div class="ttdeci">static bool isValidDPP8(const MCInst &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00258">AMDGPUDisassembler.cpp:258</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a11ac26a878304e4698882e0ae578c7ae"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a11ac26a878304e4698882e0ae578c7ae">decodeOperand_VS_32</a></div><div class="ttdeci">static DecodeStatus decodeOperand_VS_32(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00173">AMDGPUDisassembler.cpp:173</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a20e1d9b448be7c185be70b1e61b80d4f"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a20e1d9b448be7c185be70b1e61b80d4f">decodeOperand_VSrc16</a></div><div class="ttdeci">static DecodeStatus decodeOperand_VSrc16(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00149">AMDGPUDisassembler.cpp:149</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a22e15b4b8c3a0b19c81a295707bb8566"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a22e15b4b8c3a0b19c81a295707bb8566">DECODE_OPERAND_REG</a></div><div class="ttdeci">#define DECODE_OPERAND_REG(RegClass)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00119">AMDGPUDisassembler.cpp:119</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a3302fb467016c7f184ee246a90f12f8f"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a3302fb467016c7f184ee246a90f12f8f">decodeOperand_SReg_32</a></div><div class="ttdeci">static DecodeStatus decodeOperand_SReg_32(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00205">AMDGPUDisassembler.cpp:205</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a39c0a22d457ccc212829d0a052685264"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a39c0a22d457ccc212829d0a052685264">insertNamedMCOperand</a></div><div class="ttdeci">static int insertNamedMCOperand(MCInst &amp;MI, const MCOperand &amp;Op, uint16_t NameIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00079">AMDGPUDisassembler.cpp:79</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a5a274661af6cc8d9dca1110e1ad4b970"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a5a274661af6cc8d9dca1110e1ad4b970">decodeOperand_AReg_128</a></div><div class="ttdeci">static DecodeStatus decodeOperand_AReg_128(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00181">AMDGPUDisassembler.cpp:181</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a5d7e4c42994334246aaea74d14f0f08c"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a5d7e4c42994334246aaea74d14f0f08c">DECODE_SDWA</a></div><div class="ttdeci">#define DECODE_SDWA(DecName)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00221">AMDGPUDisassembler.cpp:221</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a64fc25e9015b4229eb3de5f923428563"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a64fc25e9015b4229eb3de5f923428563">decodeSoppBrTarget</a></div><div class="ttdeci">static DecodeStatus decodeSoppBrTarget(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00090">AMDGPUDisassembler.cpp:90</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a72b5a9c82bc368c8d1b54aa9ac0c8d38"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a72b5a9c82bc368c8d1b54aa9ac0c8d38">decodeOperand_VS_16</a></div><div class="ttdeci">static DecodeStatus decodeOperand_VS_16(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00165">AMDGPUDisassembler.cpp:165</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a733fd121f182d84bb73da74b0829d459"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a733fd121f182d84bb73da74b0829d459">getInlineImmVal16</a></div><div class="ttdeci">static int64_t getInlineImmVal16(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00871">AMDGPUDisassembler.cpp:871</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a76886f6ea80a8a22bb04dc8e62cf0203"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a76886f6ea80a8a22bb04dc8e62cf0203">decodeOperand_AReg_1024</a></div><div class="ttdeci">static DecodeStatus decodeOperand_AReg_1024(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00197">AMDGPUDisassembler.cpp:197</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a96eff11e4ce91e92cfaa3e59f7600100"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a96eff11e4ce91e92cfaa3e59f7600100">getInlineImmVal32</a></div><div class="ttdeci">static int64_t getInlineImmVal32(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00821">AMDGPUDisassembler.cpp:821</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_a9fafc367cabbdce17ed971f70373c7c9"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#a9fafc367cabbdce17ed971f70373c7c9">addOperand</a></div><div class="ttdeci">static MCDisassembler::DecodeStatus addOperand(MCInst &amp;Inst, const MCOperand &amp;Opnd)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00072">AMDGPUDisassembler.cpp:72</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_aac8b18da22658e7589a0286322114803"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aac8b18da22658e7589a0286322114803">SGPR_MAX</a></div><div class="ttdeci">#define SGPR_MAX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00055">AMDGPUDisassembler.cpp:55</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_aadb457499c6b9db87a068c5ae53ba32e"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aadb457499c6b9db87a068c5ae53ba32e">getInlineImmVal64</a></div><div class="ttdeci">static int64_t getInlineImmVal64(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00846">AMDGPUDisassembler.cpp:846</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_aaff8a7b712c8ea0bb1275e621119e498"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#aaff8a7b712c8ea0bb1275e621119e498">eatBytes</a></div><div class="ttdeci">static T eatBytes(ArrayRef&lt; uint8_t &gt; &amp;Bytes)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00234">AMDGPUDisassembler.cpp:234</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_abb9c73627ba15ed73cd8b8502c4137b3"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#abb9c73627ba15ed73cd8b8502c4137b3">createAMDGPUDisassembler</a></div><div class="ttdeci">static MCDisassembler * createAMDGPUDisassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01257">AMDGPUDisassembler.cpp:1257</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ad088e3815766f6d9b2e8485f2e89351b"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ad088e3815766f6d9b2e8485f2e89351b">createAMDGPUSymbolizer</a></div><div class="ttdeci">static MCSymbolizer * createAMDGPUSymbolizer(const Triple &amp;, LLVMOpInfoCallback, LLVMSymbolLookupCallback, void *DisInfo, MCContext *Ctx, std::unique_ptr&lt; MCRelocationInfo &gt; &amp;&amp;RelInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01248">AMDGPUDisassembler.cpp:1248</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ad3e1d41592b855ad38edc7735361aae7"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ad3e1d41592b855ad38edc7735361aae7">decodeBoolReg</a></div><div class="ttdeci">static DecodeStatus decodeBoolReg(MCInst &amp;Inst, unsigned Val, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00104">AMDGPUDisassembler.cpp:104</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_ad6f39ee2c01679e55798d13743dc2b6b"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#ad6f39ee2c01679e55798d13743dc2b6b">decodeOperand_VGPR_32</a></div><div class="ttdeci">static DecodeStatus decodeOperand_VGPR_32(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00213">AMDGPUDisassembler.cpp:213</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8cpp_html_af81b1c50fa33d9377a9c7ee3217df0d7"><div class="ttname"><a href="AMDGPUDisassembler_8cpp.html#af81b1c50fa33d9377a9c7ee3217df0d7">decodeOperand_VSrcV216</a></div><div class="ttdeci">static DecodeStatus decodeOperand_VSrcV216(MCInst &amp;Inst, unsigned Imm, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00157">AMDGPUDisassembler.cpp:157</a></div></div>
<div class="ttc" id="aAMDGPUDisassembler_8h_html"><div class="ttname"><a href="AMDGPUDisassembler_8h.html">AMDGPUDisassembler.h</a></div><div class="ttdoc">This file contains declaration for AMDGPU ISA disassembler.</div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions.</div></div>
<div class="ttc" id="aAMDGPURegisterInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a></div><div class="ttdoc">TargetRegisterInfo interface that is implemented by all hw codegen targets.</div></div>
<div class="ttc" id="aAMDGPUTargetInfo_8h_html"><div class="ttname"><a href="AMDGPUTargetInfo_8h.html">AMDGPUTargetInfo.h</a></div></div>
<div class="ttc" id="aAMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="aAPInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="aArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="aBinaryFormat_2ELF_8h_html"><div class="ttname"><a href="BinaryFormat_2ELF_8h.html">ELF.h</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00021">CSEInfo.cpp:21</a></div></div>
<div class="ttc" id="aDisassemblerTypes_8h_html_a05ffa603beb390898904a06b14ee5537"><div class="ttname"><a href="DisassemblerTypes_8h.html#a05ffa603beb390898904a06b14ee5537">LLVMSymbolLookupCallback</a></div><div class="ttdeci">const char *(* LLVMSymbolLookupCallback)(void *DisInfo, uint64_t ReferenceValue, uint64_t *ReferenceType, uint64_t ReferencePC, const char **ReferenceName)</div><div class="ttdoc">The type for the symbol lookup function.</div><div class="ttdef"><b>Definition:</b> <a href="DisassemblerTypes_8h_source.html#l00112">DisassemblerTypes.h:112</a></div></div>
<div class="ttc" id="aDisassemblerTypes_8h_html_a874b8982db7f95cc77db8845f81c22fc"><div class="ttname"><a href="DisassemblerTypes_8h.html#a874b8982db7f95cc77db8845f81c22fc">LLVMOpInfoCallback</a></div><div class="ttdeci">int(* LLVMOpInfoCallback)(void *DisInfo, uint64_t PC, uint64_t Offset, uint64_t Size, int TagType, void *TagBuf)</div><div class="ttdoc">The type for the operand information call back function.</div><div class="ttdef"><b>Definition:</b> <a href="DisassemblerTypes_8h_source.html#l00042">DisassemblerTypes.h:42</a></div></div>
<div class="ttc" id="aEndian_8h_html"><div class="ttname"><a href="Endian_8h.html">Endian.h</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aMCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="aMCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="aMCDisassembler_8h_html"><div class="ttname"><a href="MCDisassembler_8h.html">MCDisassembler.h</a></div></div>
<div class="ttc" id="aMCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="aMCFixedLenDisassembler_8h_html"><div class="ttname"><a href="MCFixedLenDisassembler_8h.html">MCFixedLenDisassembler.h</a></div></div>
<div class="ttc" id="aMCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aSIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aTargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="aTwine_8h_html"><div class="ttname"><a href="Twine_8h.html">Twine.h</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html">llvm::AMDGPUDisassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00040">AMDGPUDisassembler.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a02141c9f27620dbc6cccfcae8abe4d56"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a02141c9f27620dbc6cccfcae8abe4d56">llvm::AMDGPUDisassembler::decodeOperand_VS_128</a></div><div class="ttdeci">MCOperand decodeOperand_VS_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00681">AMDGPUDisassembler.cpp:681</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a0239f97af5732826b37f77001e28d4cf"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a0239f97af5732826b37f77001e28d4cf">llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XEXEC_HI</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_32_XEXEC_HI(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00763">AMDGPUDisassembler.cpp:763</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a13ac39db7a12e1ee120630d7aa17bae8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a13ac39db7a12e1ee120630d7aa17bae8">llvm::AMDGPUDisassembler::createRegOperand</a></div><div class="ttdeci">MCOperand createRegOperand(unsigned int RegId) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00619">AMDGPUDisassembler.cpp:619</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a168a8034e9e01207fb71a39bde063d7f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a168a8034e9e01207fb71a39bde063d7f">llvm::AMDGPUDisassembler::decodeSpecialReg64</a></div><div class="ttdeci">MCOperand decodeSpecialReg64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01089">AMDGPUDisassembler.cpp:1089</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a16d28a91d7aca8ef06fa3e2533047f0b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a16d28a91d7aca8ef06fa3e2533047f0b">llvm::AMDGPUDisassembler::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(unsigned RegClassID) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00603">AMDGPUDisassembler.cpp:603</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a1806692ebe2608af74a206c056533d01"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a1806692ebe2608af74a206c056533d01">llvm::AMDGPUDisassembler::decodeLiteralConstant</a></div><div class="ttdeci">MCOperand decodeLiteralConstant() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00796">AMDGPUDisassembler.cpp:796</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a21fb13d7f0bcb1101375a9dc0373b9e5"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a21fb13d7f0bcb1101375a9dc0373b9e5">llvm::AMDGPUDisassembler::decodeOperand_SReg_64_XEXEC</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_64_XEXEC(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00780">AMDGPUDisassembler.cpp:780</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a226d55cd988434115205ab910342c580"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a226d55cd988434115205ab910342c580">llvm::AMDGPUDisassembler::decodeSDWASrc</a></div><div class="ttdeci">MCOperand decodeSDWASrc(const OpWidthTy Width, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01112">AMDGPUDisassembler.cpp:1112</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a2a49c0ccc7c9aa0fe2692b60975f8ba3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2a49c0ccc7c9aa0fe2692b60975f8ba3">llvm::AMDGPUDisassembler::getVgprClassId</a></div><div class="ttdeci">unsigned getVgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00917">AMDGPUDisassembler.cpp:917</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a2bc52c96e46c682e3e109f4a3ddef37b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a2bc52c96e46c682e3e109f4a3ddef37b">llvm::AMDGPUDisassembler::getAgprClassId</a></div><div class="ttdeci">unsigned getAgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00932">AMDGPUDisassembler.cpp:932</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a32f73e787f141094d0aa638db8653ec8"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a32f73e787f141094d0aa638db8653ec8">llvm::AMDGPUDisassembler::decodeSDWASrc32</a></div><div class="ttdeci">MCOperand decodeSDWASrc32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01157">AMDGPUDisassembler.cpp:1157</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a37e6bd8d789a98b051dd72fe4cfc1151"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a37e6bd8d789a98b051dd72fe4cfc1151">llvm::AMDGPUDisassembler::convertSDWAInst</a></div><div class="ttdeci">DecodeStatus convertSDWAInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00432">AMDGPUDisassembler.cpp:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a397587ec6233ec02007837fb24c3090f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a397587ec6233ec02007837fb24c3090f">llvm::AMDGPUDisassembler::tryDecodeInst</a></div><div class="ttdeci">DecodeStatus tryDecodeInst(const uint8_t *Table, MCInst &amp;MI, uint64_t Inst, uint64_t Address) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00241">AMDGPUDisassembler.cpp:241</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a3fb44ceb40a222dbbf19b4e40ae67d3b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a3fb44ceb40a222dbbf19b4e40ae67d3b">llvm::AMDGPUDisassembler::decodeOperand_SReg_256</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_256(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00788">AMDGPUDisassembler.cpp:788</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a4cfa93abf00f463c320ff9b5fb940583"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a4cfa93abf00f463c320ff9b5fb940583">llvm::AMDGPUDisassembler::decodeBoolReg</a></div><div class="ttdeci">MCOperand decodeBoolReg(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01187">AMDGPUDisassembler.cpp:1187</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a537baa0007d044f9d66279617586180d"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a537baa0007d044f9d66279617586180d">llvm::AMDGPUDisassembler::decodeOperand_SReg_128</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00784">AMDGPUDisassembler.cpp:784</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a559f9eb650add15b0119773f3edf6ce9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a559f9eb650add15b0119773f3edf6ce9">llvm::AMDGPUDisassembler::decodeOperand_AV_64</a></div><div class="ttdeci">MCOperand decodeOperand_AV_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00726">AMDGPUDisassembler.cpp:726</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5644b951ba03ca15f33f39d1edccb465"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5644b951ba03ca15f33f39d1edccb465">llvm::AMDGPUDisassembler::decodeOperand_AV_32</a></div><div class="ttdeci">MCOperand decodeOperand_AV_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00722">AMDGPUDisassembler.cpp:722</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a580013516c561c9f3534c5fd3f67f60c"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a580013516c561c9f3534c5fd3f67f60c">llvm::AMDGPUDisassembler::decodeOperand_VReg_128</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00738">AMDGPUDisassembler.cpp:738</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5b147cf1557182f62cf46de5ea9b5061"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5b147cf1557182f62cf46de5ea9b5061">llvm::AMDGPUDisassembler::errOperand</a></div><div class="ttdeci">MCOperand errOperand(unsigned V, const Twine &amp;ErrMsg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00609">AMDGPUDisassembler.cpp:609</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a5df4d58148ace6dd67b07c7c85dae6f9"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a5df4d58148ace6dd67b07c7c85dae6f9">llvm::AMDGPUDisassembler::decodeOperand_VSrcV216</a></div><div class="ttdeci">MCOperand decodeOperand_VSrcV216(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00689">AMDGPUDisassembler.cpp:689</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a7297f920e9ff94394d81719b75080ecb"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a7297f920e9ff94394d81719b75080ecb">llvm::AMDGPUDisassembler::isVI</a></div><div class="ttdeci">bool isVI() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01192">AMDGPUDisassembler.cpp:1192</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a769ad852a979f2f694e813d4aaaedcea"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a769ad852a979f2f694e813d4aaaedcea">llvm::AMDGPUDisassembler::decodeOperand_VReg_256</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_256(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00742">AMDGPUDisassembler.cpp:742</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a7ab10b2d0f25581b3fc631599e5adad2"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a7ab10b2d0f25581b3fc631599e5adad2">llvm::AMDGPUDisassembler::decodeOperand_AReg_128</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_128(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00710">AMDGPUDisassembler.cpp:710</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a82d95b4634b7f95fb19f2c55e451a5ac"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a82d95b4634b7f95fb19f2c55e451a5ac">llvm::AMDGPUDisassembler::decodeOperand_SReg_64</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00776">AMDGPUDisassembler.cpp:776</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a8408c7ebb2b85ec86fed5c04ef999f06"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a8408c7ebb2b85ec86fed5c04ef999f06">llvm::AMDGPUDisassembler::decodeOperand_AReg_1024</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_1024(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00718">AMDGPUDisassembler.cpp:718</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a8470c61157761717c8d5d9bc64649932"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a8470c61157761717c8d5d9bc64649932">llvm::AMDGPUDisassembler::decodeOperand_VRegOrLds_32</a></div><div class="ttdeci">MCOperand decodeOperand_VRegOrLds_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00702">AMDGPUDisassembler.cpp:702</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a852783bf1f53ae8e8e22a3042759f90b"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a852783bf1f53ae8e8e22a3042759f90b">llvm::AMDGPUDisassembler::AMDGPUDisassembler</a></div><div class="ttdeci">AMDGPUDisassembler(const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx, MCInstrInfo const *MCII)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00060">AMDGPUDisassembler.cpp:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a865ae0d33ec9cd2b21d7b55470ac58d0"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a865ae0d33ec9cd2b21d7b55470ac58d0">llvm::AMDGPUDisassembler::decodeSpecialReg32</a></div><div class="ttdeci">MCOperand decodeSpecialReg32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01057">AMDGPUDisassembler.cpp:1057</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a90e38d94c0c1b7587c8f2abf8d3817ed"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a90e38d94c0c1b7587c8f2abf8d3817ed">llvm::AMDGPUDisassembler::decodeDstOp</a></div><div class="ttdeci">MCOperand decodeDstOp(const OpWidthTy Width, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01038">AMDGPUDisassembler.cpp:1038</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a92d113a3fef07213741a837973905fa3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a92d113a3fef07213741a837973905fa3">llvm::AMDGPUDisassembler::decodeOperand_VSrc16</a></div><div class="ttdeci">MCOperand decodeOperand_VSrc16(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00685">AMDGPUDisassembler.cpp:685</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a9481f68151f53dba0f1e3416819e6e26"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9481f68151f53dba0f1e3416819e6e26">llvm::AMDGPUDisassembler::decodeSDWAVopcDst</a></div><div class="ttdeci">MCOperand decodeSDWAVopcDst(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01161">AMDGPUDisassembler.cpp:1161</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a9ae241a608d5ba5d11d2ef405637b4f6"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9ae241a608d5ba5d11d2ef405637b4f6">llvm::AMDGPUDisassembler::decodeOperand_AReg_512</a></div><div class="ttdeci">MCOperand decodeOperand_AReg_512(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00714">AMDGPUDisassembler.cpp:714</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_a9ae5e8963a65d13f5c87f38725b286fe"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#a9ae5e8963a65d13f5c87f38725b286fe">llvm::AMDGPUDisassembler::decodeFPImmed</a></div><div class="ttdeci">static MCOperand decodeFPImmed(OpWidthTy Width, unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00896">AMDGPUDisassembler.cpp:896</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa0a746193e9fc6a8f7cf09ec5677b2e0"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa0a746193e9fc6a8f7cf09ec5677b2e0">llvm::AMDGPUDisassembler::decodeOperand_VS_64</a></div><div class="ttdeci">MCOperand decodeOperand_VS_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00677">AMDGPUDisassembler.cpp:677</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa1f86792a963f9f4465f83450bcd1153"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa1f86792a963f9f4465f83450bcd1153">llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XM0_XEXEC</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_32_XM0_XEXEC(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00757">AMDGPUDisassembler.cpp:757</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa2856cc53ddce339fa86c79afebbbefe"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa2856cc53ddce339fa86c79afebbbefe">llvm::AMDGPUDisassembler::decodeSrcOp</a></div><div class="ttdeci">MCOperand decodeSrcOp(const OpWidthTy Width, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00995">AMDGPUDisassembler.cpp:995</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa416e0bf10b88fff8616df9053ef17c2"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa416e0bf10b88fff8616df9053ef17c2">llvm::AMDGPUDisassembler::convertMIMGInst</a></div><div class="ttdeci">DecodeStatus convertMIMGInst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00473">AMDGPUDisassembler.cpp:473</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aa9e59759855caf94a9a88457565b20c3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aa9e59759855caf94a9a88457565b20c3">llvm::AMDGPUDisassembler::decodeOperand_VGPR_32</a></div><div class="ttdeci">MCOperand decodeOperand_VGPR_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00693">AMDGPUDisassembler.cpp:693</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aabd280f4da00c497a17a8f47f7bd8cc5"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aabd280f4da00c497a17a8f47f7bd8cc5">llvm::AMDGPUDisassembler::convertDPP8Inst</a></div><div class="ttdeci">DecodeStatus convertDPP8Inst(MCInst &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00452">AMDGPUDisassembler.cpp:452</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab1c21284d55eedc91c4a3969626b6f1a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab1c21284d55eedc91c4a3969626b6f1a">llvm::AMDGPUDisassembler::getSgprClassId</a></div><div class="ttdeci">unsigned getSgprClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00950">AMDGPUDisassembler.cpp:950</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab55ea9f3ceb384181fdfd06df56cdd31"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab55ea9f3ceb384181fdfd06df56cdd31">llvm::AMDGPUDisassembler::decodeIntImmed</a></div><div class="ttdeci">static MCOperand decodeIntImmed(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00811">AMDGPUDisassembler.cpp:811</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab69538816d5c5b8eb940db413328db1c"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab69538816d5c5b8eb940db413328db1c">llvm::AMDGPUDisassembler::decodeOperand_VReg_96</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_96(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00734">AMDGPUDisassembler.cpp:734</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101a">llvm::AMDGPUDisassembler::OpWidthTy</a></div><div class="ttdeci">OpWidthTy</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00105">AMDGPUDisassembler.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa157c08e03e0d0d3224f8e7fa03fc5f77">llvm::AMDGPUDisassembler::OPWV216</a></div><div class="ttdeci">@ OPWV216</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00113">AMDGPUDisassembler.h:113</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa412d714f8ebb1d095d58e852d85f3efa">llvm::AMDGPUDisassembler::OPW_FIRST_</a></div><div class="ttdeci">@ OPW_FIRST_</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00116">AMDGPUDisassembler.h:115</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa5960b4862125aa90147cba9dfb104f50">llvm::AMDGPUDisassembler::OPW32</a></div><div class="ttdeci">@ OPW32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00106">AMDGPUDisassembler.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa6f8b46bc6ca016b690e5fb7f8c4b3c52">llvm::AMDGPUDisassembler::OPW512</a></div><div class="ttdeci">@ OPW512</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00110">AMDGPUDisassembler.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aa8ffffdcc951d4a57f5aa6bac5c04e33f">llvm::AMDGPUDisassembler::OPW128</a></div><div class="ttdeci">@ OPW128</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00108">AMDGPUDisassembler.h:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaaaa93b70a3d0d8ced191087633da35c7">llvm::AMDGPUDisassembler::OPW_LAST_</a></div><div class="ttdeci">@ OPW_LAST_</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00114">AMDGPUDisassembler.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaac71e10a2d389621d890aa986f9d0466">llvm::AMDGPUDisassembler::OPW16</a></div><div class="ttdeci">@ OPW16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00112">AMDGPUDisassembler.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aab94d3d679afc6c4f940d701c33cecee1">llvm::AMDGPUDisassembler::OPW1024</a></div><div class="ttdeci">@ OPW1024</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00111">AMDGPUDisassembler.h:111</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aabf21748608d2e79fe40afabedc73acec">llvm::AMDGPUDisassembler::OPW256</a></div><div class="ttdeci">@ OPW256</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00109">AMDGPUDisassembler.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab8355dd4c437a99c65c3d9f3b6f5101aaf4b2e7b624bfcb0b2c7116e43d97783a">llvm::AMDGPUDisassembler::OPW64</a></div><div class="ttdeci">@ OPW64</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00107">AMDGPUDisassembler.h:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ab9c9f9be5e439d07443ad92852b18f06"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ab9c9f9be5e439d07443ad92852b18f06">llvm::AMDGPUDisassembler::isGFX9</a></div><div class="ttdeci">bool isGFX9() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01196">AMDGPUDisassembler.cpp:1196</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_abc4978bef919ef98f07c52259474b8bb"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#abc4978bef919ef98f07c52259474b8bb">llvm::AMDGPUDisassembler::decodeOperand_VReg_512</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_512(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00746">AMDGPUDisassembler.cpp:746</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ac4a9e77202c0556db7040527010dcc38"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac4a9e77202c0556db7040527010dcc38">llvm::AMDGPUDisassembler::decodeOperand_SReg_32</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00750">AMDGPUDisassembler.cpp:750</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ac5f4b36143c3cee701c22d83bbc9d78a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac5f4b36143c3cee701c22d83bbc9d78a">llvm::AMDGPUDisassembler::decodeOperand_AGPR_32</a></div><div class="ttdeci">MCOperand decodeOperand_AGPR_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00706">AMDGPUDisassembler.cpp:706</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ac9828adcef3becbe0e62b47e7b935c46"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ac9828adcef3becbe0e62b47e7b935c46">llvm::AMDGPUDisassembler::decodeOperand_VReg_64</a></div><div class="ttdeci">MCOperand decodeOperand_VReg_64(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00730">AMDGPUDisassembler.cpp:730</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ad986a49dfc2bbb7f0ad252fbdff99951"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ad986a49dfc2bbb7f0ad252fbdff99951">llvm::AMDGPUDisassembler::decodeOperand_SReg_512</a></div><div class="ttdeci">MCOperand decodeOperand_SReg_512(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00792">AMDGPUDisassembler.cpp:792</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_adae4bf9c24a1f20e4ad36d42620f6e7a"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#adae4bf9c24a1f20e4ad36d42620f6e7a">llvm::AMDGPUDisassembler::getTtmpClassId</a></div><div class="ttdeci">unsigned getTtmpClassId(const OpWidthTy Width) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00967">AMDGPUDisassembler.cpp:967</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_adf0ebb25ee79b3e36aa5fbdd078fece3"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#adf0ebb25ee79b3e36aa5fbdd078fece3">llvm::AMDGPUDisassembler::decodeOperand_VS_32</a></div><div class="ttdeci">MCOperand decodeOperand_VS_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00673">AMDGPUDisassembler.cpp:673</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_ae852f28eb2685d5dc30c78308011af7f"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#ae852f28eb2685d5dc30c78308011af7f">llvm::AMDGPUDisassembler::getTTmpIdx</a></div><div class="ttdeci">int getTTmpIdx(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00984">AMDGPUDisassembler.cpp:984</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_aeee62e9882c0b90536eaa08027bbfef7"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#aeee62e9882c0b90536eaa08027bbfef7">llvm::AMDGPUDisassembler::isGFX10</a></div><div class="ttdeci">bool isGFX10() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01200">AMDGPUDisassembler.cpp:1200</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_af564aa8a41fb212e8dfc8856ef35c871"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#af564aa8a41fb212e8dfc8856ef35c871">llvm::AMDGPUDisassembler::createSRegOperand</a></div><div class="ttdeci">MCOperand createSRegOperand(unsigned SRegClassID, unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00634">AMDGPUDisassembler.cpp:634</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_afc20a768dca7cf34b4d4909e8be3289e"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#afc20a768dca7cf34b4d4909e8be3289e">llvm::AMDGPUDisassembler::decodeOperand_SRegOrLds_32</a></div><div class="ttdeci">MCOperand decodeOperand_SRegOrLds_32(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l00769">AMDGPUDisassembler.cpp:769</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUDisassembler_html_afdccfd26f12d23c635188ff714e99c8d"><div class="ttname"><a href="classllvm_1_1AMDGPUDisassembler.html#afdccfd26f12d23c635188ff714e99c8d">llvm::AMDGPUDisassembler::decodeSDWASrc16</a></div><div class="ttdeci">MCOperand decodeSDWASrc16(unsigned Val) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01153">AMDGPUDisassembler.cpp:1153</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html">llvm::AMDGPUSymbolizer</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8h_source.html#l00150">AMDGPUDisassembler.h:150</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html_a768aa0c6497b97983622dfda59705b95"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html#a768aa0c6497b97983622dfda59705b95">llvm::AMDGPUSymbolizer::tryAddingPcLoadReferenceComment</a></div><div class="ttdeci">void tryAddingPcLoadReferenceComment(raw_ostream &amp;cStream, int64_t Value, uint64_t Address) override</div><div class="ttdoc">Try to add a comment on the PC-relative load.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01238">AMDGPUDisassembler.cpp:1238</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSymbolizer_html_ac75a7ca6d901e71c2ac3ad4e7da0334f"><div class="ttname"><a href="classllvm_1_1AMDGPUSymbolizer.html#ac75a7ca6d901e71c2ac3ad4e7da0334f">llvm::AMDGPUSymbolizer::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, raw_ostream &amp;cStream, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) override</div><div class="ttdoc">Try to add a symbolic operand instead of Value to the MCInst.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUDisassembler_8cpp_source.html#l01209">AMDGPUDisassembler.cpp:1209</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_aca8fce65eb69a82aa10a635e2e79877a"><div class="ttname"><a href="classllvm_1_1APInt.html#aca8fce65eb69a82aa10a635e2e79877a">llvm::APInt::sext</a></div><div class="ttdeci">APInt sext(unsigned width) const</div><div class="ttdoc">Sign extend to a new width.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8cpp_source.html#l00836">APInt.cpp:836</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00148">ArrayRef.h:148</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_adb9cab4abca6bf2855c882dcf79fb1cb"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#adb9cab4abca6bf2855c882dcf79fb1cb">llvm::ArrayRef::data</a></div><div class="ttdeci">const T * data() const</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00145">ArrayRef.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html_aebf6ca7590d4f766b894044015a0fa31"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#aebf6ca7590d4f766b894044015a0fa31">llvm::ArrayRef::slice</a></div><div class="ttdeci">ArrayRef&lt; T &gt; slice(size_t N, size_t M) const</div><div class="ttdoc">slice(n, m) - Chop off the first N elements of the array, and keep M elements in the array.</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00178">ArrayRef.h:178</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallSiteBase_html_a798d27f13f173e0bebae43bfe6a17474"><div class="ttname"><a href="classllvm_1_1CallSiteBase.html#a798d27f13f173e0bebae43bfe6a17474">llvm::CallSiteBase::getInstruction</a></div><div class="ttdeci">InstrTy * getInstruction() const</div><div class="ttdef"><b>Definition:</b> <a href="CallSite_8h_source.html#l00096">CallSite.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveRangeEdit_html_a9f8823257ad05cb0753c56d07b5c4f42"><div class="ttname"><a href="classllvm_1_1LiveRangeEdit.html#a9f8823257ad05cb0753c56d07b5c4f42">llvm::LiveRangeEdit::create</a></div><div class="ttdeci">unsigned create()</div><div class="ttdef"><b>Definition:</b> <a href="LiveRangeEdit_8h_source.html#l00188">LiveRangeEdit.h:188</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00064">MCContext.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html_a7eff7fcbe27aa063e7dced4042ca3416"><div class="ttname"><a href="classllvm_1_1MCContext.html#a7eff7fcbe27aa063e7dced4042ca3416">llvm::MCContext::getRegisterInfo</a></div><div class="ttdeci">const MCRegisterInfo * getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00315">MCContext.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html_ac11eef690074972378846024abbe8722"><div class="ttname"><a href="classllvm_1_1MCContext.html#ac11eef690074972378846024abbe8722">llvm::MCContext::getOrCreateSymbol</a></div><div class="ttdeci">MCSymbol * getOrCreateSymbol(const Twine &amp;Name)</div><div class="ttdoc">Lookup the symbol inside with the specified Name.</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8cpp_source.html#l00129">MCContext.cpp:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdoc">Superclass for all disassemblers.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00027">MCDisassembler.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a3faa10cafd0be721018fc1b9bc2c5488"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a3faa10cafd0be721018fc1b9bc2c5488">llvm::MCDisassembler::getContext</a></div><div class="ttdeci">MCContext &amp; getContext() const</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00121">MCDisassembler.h:121</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a67d53a6acc509ff577f17d00ddeac34d"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a67d53a6acc509ff577f17d00ddeac34d">llvm::MCDisassembler::STI</a></div><div class="ttdeci">const MCSubtargetInfo &amp; STI</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00105">MCDisassembler.h:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a68057d4a784ee78eca6f35d84936df6c"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a68057d4a784ee78eca6f35d84936df6c">llvm::MCDisassembler::CommentStream</a></div><div class="ttdeci">raw_ostream * CommentStream</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00127">MCDisassembler.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdoc">Ternary decode status.</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00051">MCDisassembler.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">llvm::MCDisassembler::Fail</a></div><div class="ttdeci">@ Fail</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00052">MCDisassembler.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">llvm::MCDisassembler::SoftFail</a></div><div class="ttdeci">@ SoftFail</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00053">MCDisassembler.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">llvm::MCDisassembler::Success</a></div><div class="ttdeci">@ Success</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00055">MCDisassembler.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00183">MCInst.h:183</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a1005b6b527af4d982305f28b559b709d"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a1005b6b527af4d982305f28b559b709d">llvm::MCOperand::createReg</a></div><div class="ttdeci">static MCOperand createReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00115">MCInst.h:115</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a17f407ba097404266dc3528bd68ac811"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a17f407ba097404266dc3528bd68ac811">llvm::MCOperand::createExpr</a></div><div class="ttdeci">static MCOperand createExpr(const MCExpr *Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00136">MCInst.h:136</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a595e70d3c4ee2ed95ece67a1957167a4"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a595e70d3c4ee2ed95ece67a1957167a4">llvm::MCOperand::createImm</a></div><div class="ttdeci">static MCOperand createImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00122">MCInst.h:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_abbfcefd1ec45289db58eeb5622b6bd7e"><div class="ttname"><a href="classllvm_1_1MCOperand.html#abbfcefd1ec45289db58eeb5622b6bd7e">llvm::MCOperand::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00056">MCInst.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_a3dadd03ccbdcec7e6bfef5f65deee611"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a3dadd03ccbdcec7e6bfef5f65deee611">llvm::MCRegisterInfo::getSubReg</a></div><div class="ttdeci">unsigned getSubReg(unsigned Reg, unsigned Idx) const</div><div class="ttdoc">Returns the physical register number of sub-register &quot;Index&quot; for physical register RegNo.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00031">MCRegisterInfo.cpp:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ab46223740abdf134288bb54e09b361c2"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab46223740abdf134288bb54e09b361c2">llvm::MCRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">unsigned getMatchingSuperReg(unsigned Reg, unsigned SubIdx, const MCRegisterClass *RC) const</div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8cpp_source.html#l00023">MCRegisterInfo.cpp:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_ae179799df1c5f01dc1c55e7ff4868743"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ae179799df1c5f01dc1c55e7ff4868743">llvm::MCRegisterInfo::getRegClass</a></div><div class="ttdeci">const MCRegisterClass &amp; getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00432">MCRegisterInfo.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a53afee158973a8af8c60263ddb5b2d07"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a53afee158973a8af8c60263ddb5b2d07">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00107">MCSubtargetInfo.h:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolizer_html"><div class="ttname"><a href="classllvm_1_1MCSymbolizer.html">llvm::MCSymbolizer</a></div><div class="ttdoc">Symbolize and annotate disassembled instructions.</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbolizer_8h_source.html#l00038">MCSymbolizer.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolizer_html_ae7ae949c9f9c53c3e6e8c29799753c01"><div class="ttname"><a href="classllvm_1_1MCSymbolizer.html#ae7ae949c9f9c53c3e6e8c29799753c01">llvm::MCSymbolizer::Ctx</a></div><div class="ttdeci">MCContext &amp; Ctx</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbolizer_8h_source.html#l00040">MCSymbolizer.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00072">Value.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00045">raw_ostream.h:45</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="ainclude_2llvm-c_2Disassembler_8h_html"><div class="ttname"><a href="include_2llvm-c_2Disassembler_8h.html">Disassembler.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPTNote_8h_source.html#l00019">AMDGPUPTNote.h:19</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1DPP_html"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1DPP.html">llvm::AMDGPU::DPP</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00443">SIDefines.h:443</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_ab25b58fc4731dc8f467fb3048a1b140fa09d6b2004f2670f60b9963073f98226e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#ab25b58fc4731dc8f467fb3048a1b140fa09d6b2004f2670f60b9963073f98226e">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MAX</a></div><div class="ttdeci">@ INLINE_FLOATING_C_MAX</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00248">SIDefines.h:248</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1EncValues_html_ab25b58fc4731dc8f467fb3048a1b140fa4e3fe67db06671a26db7cfaefb3d5322"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1EncValues.html#ab25b58fc4731dc8f467fb3048a1b140fa4e3fe67db06671a26db7cfaefb3d5322">llvm::AMDGPU::EncValues::INLINE_FLOATING_C_MIN</a></div><div class="ttdeci">@ INLINE_FLOATING_C_MIN</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00247">SIDefines.h:247</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0b5b29d1275f84b9e530fd2419cc03ac"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0b5b29d1275f84b9e530fd2419cc03ac">llvm::AMDGPU::getMIMGInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGInfo * getMIMGInfo(unsigned Opc)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a176f799037e98f7743008924c4b72266"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a></div><div class="ttdeci">int getMIMGOpcode(unsigned BaseOpcode, unsigned MIMGEncoding, unsigned VDataDwords, unsigned VAddrDwords)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00111">AMDGPUBaseInfo.cpp:111</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3856884676648fe8f7af93f6c5e60e1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">llvm::AMDGPU::hasPackedD16</a></div><div class="ttdeci">bool hasPackedD16(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00884">AMDGPUBaseInfo.cpp:884</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7967181b077a4a08f5baf9950e30660d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7967181b077a4a08f5baf9950e30660d">llvm::AMDGPU::getMIMGDimInfoByEncoding</a></div><div class="ttdeci">LLVM_READONLY const MIMGDimInfo * getMIMGDimInfoByEncoding(uint8_t DimEnc)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">llvm::AMDGPU::getMCReg</a></div><div class="ttdeci">unsigned getMCReg(unsigned Reg, const MCSubtargetInfo &amp;STI)</div><div class="ttdoc">If Reg is a pseudo reg, return the correct hardware register given STI otherwise return Reg.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00974">AMDGPUBaseInfo.cpp:974</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae1884e3318cb1f8a4465b1b4bd4d9827"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae1884e3318cb1f8a4465b1b4bd4d9827">llvm::AMDGPU::getMIMGBaseOpcodeInfo</a></div><div class="ttdeci">LLVM_READONLY const MIMGBaseOpcodeInfo * getMIMGBaseOpcodeInfo(unsigned BaseOpcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdeci">@ TIED_TO</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00033">MCInstrDesc.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1d31f2a1e4512f779975a39753167a96a0666b703f5fe8ee884171492fb6a685a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1d31f2a1e4512f779975a39753167a96a0666b703f5fe8ee884171492fb6a685a">llvm::SIInstrFlags::MIMG</a></div><div class="ttdeci">@ MIMG</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00048">SIDefines.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1d31f2a1e4512f779975a39753167a96a1fb3a3c9d73c11f77861315b283e3fde"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1d31f2a1e4512f779975a39753167a96a1fb3a3c9d73c11f77861315b283e3fde">llvm::SIInstrFlags::Gather4</a></div><div class="ttdeci">@ Gather4</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00064">SIDefines.h:64</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_a1d31f2a1e4512f779975a39753167a96a78562688e8d67f7ffa892e4b92311a98"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#a1d31f2a1e4512f779975a39753167a96a78562688e8d67f7ffa892e4b92311a98">llvm::SIInstrFlags::VOP3</a></div><div class="ttdeci">@ VOP3</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00037">SIDefines.h:37</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1c07fedf398a07f6c0d9fe707bf855ad"><div class="ttname"><a href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">llvm::DoubleToBits</a></div><div class="ttdeci">uint64_t DoubleToBits(double Double)</div><div class="ttdoc">This function takes a double and returns the bit equivalent 64-bit integer.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00595">MathExtras.h:595</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5537d2c18e3c7cf4e9b70986bb7c90db"><div class="ttname"><a href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">llvm::FloatToBits</a></div><div class="ttdeci">uint32_t FloatToBits(float Float)</div><div class="ttdoc">This function takes a float and returns the bit equivalent 32-bit integer.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00605">MathExtras.h:605</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00139">Error.cpp:139</a></div></div>
<div class="ttc" id="anamespacellvm_html_a99e12a4a954a95d45f52950d13a43fc6"><div class="ttname"><a href="namespacellvm.html#a99e12a4a954a95d45f52950d13a43fc6">llvm::countPopulation</a></div><div class="ttdeci">unsigned countPopulation(T Value)</div><div class="ttdoc">Count the number of set bits in a value.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00519">MathExtras.h:519</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa4a596c65b215aae8d1ae5da8d1b63fc"><div class="ttname"><a href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">llvm::getTheGCNTarget</a></div><div class="ttdeci">Target &amp; getTheGCNTarget()</div><div class="ttdoc">The target for GCN GPUs.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetInfo_8cpp_source.html#l00025">AMDGPUTargetInfo.cpp:25</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27"><div class="ttname"><a href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::HighlightColor::Address</a></div><div class="ttdeci">@ Address</div></div>
<div class="ttc" id="araw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">llvm::AMDGPU::MIMGBaseOpcodeInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00196">AMDGPUBaseInfo.h:196</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a0adbb6ce25f3ffd10c57280e27cc2cd2"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a0adbb6ce25f3ffd10c57280e27cc2cd2">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients</a></div><div class="ttdeci">bool Gradients</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00205">AMDGPUBaseInfo.h:205</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a6b7b54de13fab37e46a6aee073ff101f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a6b7b54de13fab37e46a6aee073ff101f">llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip</a></div><div class="ttdeci">bool LodOrClampOrMip</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00207">AMDGPUBaseInfo.h:207</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_a70ffab1206752dada12358c20e0cbfb5"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#a70ffab1206752dada12358c20e0cbfb5">llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates</a></div><div class="ttdeci">bool Coordinates</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00206">AMDGPUBaseInfo.h:206</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo_html_aed9d22e06865e4b6c99b16e9731dd405"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html#aed9d22e06865e4b6c99b16e9731dd405">llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs</a></div><div class="ttdeci">uint8_t NumExtraArgs</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00204">AMDGPUBaseInfo.h:204</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">llvm::AMDGPU::MIMGDimInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00214">AMDGPUBaseInfo.h:214</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a116a4083ecfd14f2d8c4e79d8bf9944a"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a116a4083ecfd14f2d8c4e79d8bf9944a">llvm::AMDGPU::MIMGDimInfo::NumCoords</a></div><div class="ttdeci">uint8_t NumCoords</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00216">AMDGPUBaseInfo.h:216</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGDimInfo_html_a500a440f5ad12b5a95e9bf4c5bfc9401"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html#a500a440f5ad12b5a95e9bf4c5bfc9401">llvm::AMDGPU::MIMGDimInfo::NumGradients</a></div><div class="ttdeci">uint8_t NumGradients</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00217">AMDGPUBaseInfo.h:217</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1MIMGInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">llvm::AMDGPU::MIMGInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00255">AMDGPUBaseInfo.h:255</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a0a47aba9e8635c85eef8e87912e87810"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a0a47aba9e8635c85eef8e87912e87810">llvm::TargetRegistry::RegisterMCSymbolizer</a></div><div class="ttdeci">static void RegisterMCSymbolizer(Target &amp;T, Target::MCSymbolizerCtorTy Fn)</div><div class="ttdoc">RegisterMCSymbolizer - Register an MCSymbolizer implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00902">TargetRegistry.h:902</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetRegistry_html_a8d3c3e977776517a7c1a82060b16da9f"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">llvm::TargetRegistry::RegisterMCDisassembler</a></div><div class="ttdeci">static void RegisterMCDisassembler(Target &amp;T, Target::MCDisassemblerCtorTy Fn)</div><div class="ttdoc">RegisterMCDisassembler - Register a MCDisassembler implementation for the given target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00816">TargetRegistry.h:816</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:39 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
