
AVRASM ver. 2.1.17  C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\mm3\List\x.asm Sat Dec 06 18:45:24 2008

C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\mm3\List\x.asm(1016): warning: Register r5 already defined by the .DEF directive
C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\mm3\List\x.asm(1017): warning: Register r4 already defined by the .DEF directive
C:\Documents and Settings\Shaunak\My Documents\code vision avr projects\mm3\List\x.asm(1018): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.03.8a Evaluation
                 ;(C) Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 16.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : Yes
                 ;char is unsigned       : Yes
                 ;global const stored in FLASH  : No
                 ;8 bit enums            : Yes
                 ;Enhanced core instructions    : On
                 ;Smart register allocation : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+@1
                 	ANDI R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+@1
                 	ORI  R30,LOW(@2)
                 	STS  @0+@1,R30
                 	LDS  R30,@0+@1+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+@1+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	LDI  R23,BYTE4(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+@1,R0
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	CALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;INTERRUPT VECTORS
000000 940c 002f 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _0x2000003:
00002a c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00002b 0002      	.DW  0x02
00002c 0160      	.DW  __base_y_G100
00002d 0054      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00002e 0000      	.DW  0
                 
                 __RESET:
00002f 94f8      	CLI
000030 27ee      	CLR  R30
000031 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000032 e0f1      	LDI  R31,1
000033 bffb      	OUT  GICR,R31
000034 bfeb      	OUT  GICR,R30
000035 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000036 e1f8      	LDI  R31,0x18
000037 bdf1      	OUT  WDTCR,R31
000038 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000039 e08d      	LDI  R24,(14-2)+1
00003a e0a2      	LDI  R26,2
00003b 27bb      	CLR  R27
                 __CLEAR_REG:
00003c 93ed      	ST   X+,R30
00003d 958a      	DEC  R24
00003e f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00003f e080      	LDI  R24,LOW(0x400)
000040 e094      	LDI  R25,HIGH(0x400)
000041 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000042 93ed      	ST   X+,R30
000043 9701      	SBIW R24,1
000044 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000045 e5e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000046 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000047 9185      	LPM  R24,Z+
000048 9195      	LPM  R25,Z+
000049 9700      	SBIW R24,0
00004a f061      	BREQ __GLOBAL_INI_END
00004b 91a5      	LPM  R26,Z+
00004c 91b5      	LPM  R27,Z+
00004d 9005      	LPM  R0,Z+
00004e 9015      	LPM  R1,Z+
00004f 01bf      	MOVW R22,R30
000050 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000051 9005      	LPM  R0,Z+
000052 920d      	ST   X+,R0
000053 9701      	SBIW R24,1
000054 f7e1      	BRNE __GLOBAL_INI_LOOP
000055 01fb      	MOVW R30,R22
000056 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
000057 e5ef      	LDI  R30,LOW(0x45F)
000058 bfed      	OUT  SPL,R30
000059 e0e4      	LDI  R30,HIGH(0x45F)
00005a bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005b e6c0      	LDI  R28,LOW(0x160)
00005c e0d1      	LDI  R29,HIGH(0x160)
                 
00005d 940c 005f 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.03.8a Evaluation
                 ;Automatic Program Generator
                 ;© Copyright 1998-2008 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 12/6/2008
                 ;Author  : Freeware, for evaluation and non-commercial use only
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type           : ATmega16
                 ;Program type        : Application
                 ;Clock frequency     : 16.000000 MHz
                 ;Memory model        : Small
                 ;External RAM size   : 0
                 ;Data Stack size     : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;// Alphanumeric LCD Module functions
                 ;#asm
                    .equ __lcd_port=0x15 ;PORTC
                 ; 0000 001D #endasm
                 ;#include <lcd.h>
                 ;
                 ;#include <delay.h>
                 ;
                 ;#define ADC_VREF_TYPE 0xE0
                 ;
                 ;// Read the 8 most significant bits
                 ;// of the AD conversion result
                 ;unsigned char read_adc(unsigned char adc_input)
                 ; 0000 0027 {
                 
                 	.CSEG
                 ; 0000 0028 ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
                 ;	adc_input -> Y+0
                 ; 0000 0029 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 002A delay_us(10);
                 ; 0000 002B // Start the AD conversion
                 ; 0000 002C ADCSRA|=0x40;
                 ; 0000 002D // Wait for the AD conversion to complete
                 ; 0000 002E while ((ADCSRA & 0x10)==0);
                 ; 0000 002F ADCSRA|=0x10;
                 ; 0000 0030 return ADCH;
                 ; 0000 0031 }
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0036 {
                 _main:
                 ; 0000 0037 // Declare your local variables here
                 ; 0000 0038 
                 ; 0000 0039 // Input/Output Ports initialization
                 ; 0000 003A // Port A initialization
                 ; 0000 003B // Func7=In Func6=In Func5=Out Func4=Out Func3=Out Func2=In Func1=In Func0=In
                 ; 0000 003C // State7=T State6=T State5=0 State4=0 State3=0 State2=T State1=T State0=T
                 ; 0000 003D PORTA=0x00;
00005f e0e0      	LDI  R30,LOW(0)
000060 bbeb      	OUT  0x1B,R30
                 ; 0000 003E DDRA=0x38;
000061 e3e8      	LDI  R30,LOW(56)
000062 bbea      	OUT  0x1A,R30
                 ; 0000 003F 
                 ; 0000 0040 // Port B initialization
                 ; 0000 0041 // Func7=In Func6=In Func5=In Func4=In Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 0042 // State7=T State6=T State5=T State4=T State3=0 State2=0 State1=0 State0=0
                 ; 0000 0043 PORTB=0x00;
000063 e0e0      	LDI  R30,LOW(0)
000064 bbe8      	OUT  0x18,R30
                 ; 0000 0044 DDRB=0x0F;
000065 e0ef      	LDI  R30,LOW(15)
000066 bbe7      	OUT  0x17,R30
                 ; 0000 0045 
                 ; 0000 0046 // Port C initialization
                 ; 0000 0047 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0048 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0049 PORTC=0x00;
000067 e0e0      	LDI  R30,LOW(0)
000068 bbe5      	OUT  0x15,R30
                 ; 0000 004A DDRC=0x00;
000069 bbe4      	OUT  0x14,R30
                 ; 0000 004B 
                 ; 0000 004C // Port D initialization
                 ; 0000 004D // Func7=Out Func6=Out Func5=Out Func4=Out Func3=In Func2=In Func1=In Func0=In
                 ; 0000 004E // State7=0 State6=0 State5=0 State4=0 State3=T State2=T State1=T State0=T
                 ; 0000 004F PORTD=0x00;
00006a bbe2      	OUT  0x12,R30
                 ; 0000 0050 DDRD=0xF0;
00006b efe0      	LDI  R30,LOW(240)
00006c bbe1      	OUT  0x11,R30
                 ; 0000 0051 
                 ; 0000 0052 // Timer/Counter 0 initialization
                 ; 0000 0053 // Clock source: System Clock
                 ; 0000 0054 // Clock value: 2000.000 kHz
                 ; 0000 0055 // Mode: Normal top=FFh
                 ; 0000 0056 // OC0 output: Disconnected
                 ; 0000 0057 TCCR0=0x02;
00006d e0e2      	LDI  R30,LOW(2)
00006e bfe3      	OUT  0x33,R30
                 ; 0000 0058 TCNT0=0x00;
00006f e0e0      	LDI  R30,LOW(0)
000070 bfe2      	OUT  0x32,R30
                 ; 0000 0059 OCR0=0x00;
000071 bfec      	OUT  0x3C,R30
                 ; 0000 005A 
                 ; 0000 005B // Timer/Counter 1 initialization
                 ; 0000 005C // Clock source: System Clock
                 ; 0000 005D // Clock value: Timer 1 Stopped
                 ; 0000 005E // Mode: Normal top=FFFFh
                 ; 0000 005F // OC1A output: Discon.
                 ; 0000 0060 // OC1B output: Discon.
                 ; 0000 0061 // Noise Canceler: Off
                 ; 0000 0062 // Input Capture on Falling Edge
                 ; 0000 0063 // Timer 1 Overflow Interrupt: Off
                 ; 0000 0064 // Input Capture Interrupt: Off
                 ; 0000 0065 // Compare A Match Interrupt: Off
                 ; 0000 0066 // Compare B Match Interrupt: Off
                 ; 0000 0067 TCCR1A=0x00;
000072 bdef      	OUT  0x2F,R30
                 ; 0000 0068 TCCR1B=0x00;
000073 bdee      	OUT  0x2E,R30
                 ; 0000 0069 TCNT1H=0x00;
000074 bded      	OUT  0x2D,R30
                 ; 0000 006A TCNT1L=0x00;
000075 bdec      	OUT  0x2C,R30
                 ; 0000 006B ICR1H=0x00;
000076 bde7      	OUT  0x27,R30
                 ; 0000 006C ICR1L=0x00;
000077 bde6      	OUT  0x26,R30
                 ; 0000 006D OCR1AH=0x00;
000078 bdeb      	OUT  0x2B,R30
                 ; 0000 006E OCR1AL=0x00;
000079 bdea      	OUT  0x2A,R30
                 ; 0000 006F OCR1BH=0x00;
00007a bde9      	OUT  0x29,R30
                 ; 0000 0070 OCR1BL=0x00;
00007b bde8      	OUT  0x28,R30
                 ; 0000 0071 
                 ; 0000 0072 // Timer/Counter 2 initialization
                 ; 0000 0073 // Clock source: System Clock
                 ; 0000 0074 // Clock value: Timer 2 Stopped
                 ; 0000 0075 // Mode: Normal top=FFh
                 ; 0000 0076 // OC2 output: Disconnected
                 ; 0000 0077 ASSR=0x00;
00007c bde2      	OUT  0x22,R30
                 ; 0000 0078 TCCR2=0x00;
00007d bde5      	OUT  0x25,R30
                 ; 0000 0079 TCNT2=0x00;
00007e bde4      	OUT  0x24,R30
                 ; 0000 007A OCR2=0x00;
00007f bde3      	OUT  0x23,R30
                 ; 0000 007B 
                 ; 0000 007C // External Interrupt(s) initialization
                 ; 0000 007D // INT0: Off
                 ; 0000 007E // INT1: Off
                 ; 0000 007F // INT2: Off
                 ; 0000 0080 MCUCR=0x00;
000080 bfe5      	OUT  0x35,R30
                 ; 0000 0081 MCUCSR=0x00;
000081 bfe4      	OUT  0x34,R30
                 ; 0000 0082 
                 ; 0000 0083 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0084 TIMSK=0x00;
000082 bfe9      	OUT  0x39,R30
                 ; 0000 0085 
                 ; 0000 0086 // Analog Comparator initialization
                 ; 0000 0087 // Analog Comparator: Off
                 ; 0000 0088 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0089 ACSR=0x80;
000083 e8e0      	LDI  R30,LOW(128)
000084 b9e8      	OUT  0x8,R30
                 ; 0000 008A SFIOR=0x00;
000085 e0e0      	LDI  R30,LOW(0)
000086 bfe0      	OUT  0x30,R30
                 ; 0000 008B 
                 ; 0000 008C // ADC initialization
                 ; 0000 008D // ADC Clock frequency: 125.000 kHz
                 ; 0000 008E // ADC Voltage Reference: Int., cap. on AREF
                 ; 0000 008F // ADC Auto Trigger Source: None
                 ; 0000 0090 // Only the 8 most significant bits of
                 ; 0000 0091 // the AD conversion result are used
                 ; 0000 0092 ADMUX=ADC_VREF_TYPE & 0xff;
000087 eee0      	LDI  R30,LOW(224)
000088 b9e7      	OUT  0x7,R30
                 ; 0000 0093 ADCSRA=0x87;
000089 e8e7      	LDI  R30,LOW(135)
00008a b9e6      	OUT  0x6,R30
                 ; 0000 0094 
                 ; 0000 0095 // LCD module initialization
                 ; 0000 0096 lcd_init(16);
00008b e1e0      	LDI  R30,LOW(16)
00008c 93ea      	ST   -Y,R30
00008d 940e 0108 	CALL _lcd_init
                 ; 0000 0097 
                 ; 0000 0098 while (1)
                 _0x6:
                 ; 0000 0099       {
                 ; 0000 009A       // Place your code here
                 ; 0000 009B       PORTA |=0x38;
00008f b3eb      	IN   R30,0x1B
000090 63e8      	ORI  R30,LOW(0x38)
000091 bbeb      	OUT  0x1B,R30
                 ; 0000 009C       delay_ms(50);
000092 e3e2      	LDI  R30,LOW(50)
000093 e0f0      	LDI  R31,HIGH(50)
000094 93fa      	ST   -Y,R31
000095 93ea      	ST   -Y,R30
000096 940e 0144 	CALL _delay_ms
                 ; 0000 009D       PORTA&=0xC7;
000098 b3eb      	IN   R30,0x1B
000099 7ce7      	ANDI R30,LOW(0xC7)
00009a bbeb      	OUT  0x1B,R30
                 ; 0000 009E       delay_ms(200);
00009b ece8      	LDI  R30,LOW(200)
00009c e0f0      	LDI  R31,HIGH(200)
00009d 93fa      	ST   -Y,R31
00009e 93ea      	ST   -Y,R30
00009f 940e 0144 	CALL _delay_ms
                 ; 0000 009F       };
0000a1 cfed      	RJMP _0x6
                 ; 0000 00A0 }
                 _0x9:
0000a2 cfff      	RJMP _0x9
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_delay_G100:
0000a3 e0ff          ldi   r31,15
                 __lcd_delay0:
0000a4 95fa          dec   r31
0000a5 f7f1          brne  __lcd_delay0
0000a6 9508      	RET
                 __lcd_ready:
0000a7 b3a4          in    r26,__lcd_direction
0000a8 70af          andi  r26,0xf                 ;set as input
0000a9 bba4          out   __lcd_direction,r26
0000aa 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
0000ab 98a8          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
0000ac dff6      	RCALL __lcd_delay_G100
0000ad 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
0000ae dff4      	RCALL __lcd_delay_G100
0000af b3a3          in    r26,__lcd_pin
0000b0 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
0000b1 dff1      	RCALL __lcd_delay_G100
0000b2 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
0000b3 dfef      	RCALL __lcd_delay_G100
0000b4 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
0000b5 fda7          sbrc  r26,__lcd_busy_flag
0000b6 cff5          rjmp  __lcd_busy
0000b7 9508      	RET
                 __lcd_write_nibble_G100:
0000b8 7fa0          andi  r26,0xf0
0000b9 2bab          or    r26,r27
0000ba bba5          out   __lcd_port,r26          ;write
0000bb 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
0000bc 940e 00a3 	CALL __lcd_delay_G100
0000be 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
0000bf 940e 00a3 	CALL __lcd_delay_G100
0000c1 9508      	RET
                 __lcd_write_data:
0000c2 98a9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0000c3 b3a4          in    r26,__lcd_direction
0000c4 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output
0000c5 bba4          out   __lcd_direction,r26
0000c6 b3b5          in    r27,__lcd_port
0000c7 70bf          andi  r27,0xf
0000c8 81a8          ld    r26,y
0000c9 dfee      	RCALL __lcd_write_nibble_G100
0000ca 81a8          ld    r26,y
0000cb 95a2          swap  r26
0000cc dfeb      	RCALL __lcd_write_nibble_G100
0000cd 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
0000ce 940c 0138 	JMP  _0x2020001
                 __lcd_read_nibble_G100:
0000d0 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
0000d1 940e 00a3 	CALL __lcd_delay_G100
0000d3 b3e3          in    r30,__lcd_pin           ;read
0000d4 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
0000d5 940e 00a3 	CALL __lcd_delay_G100
0000d7 7fe0          andi  r30,0xf0
0000d8 9508      	RET
                 _lcd_read_byte0_G100:
0000d9 940e 00a3 	CALL __lcd_delay_G100
0000db dff4      	RCALL __lcd_read_nibble_G100
0000dc 2fae          mov   r26,r30
0000dd dff2      	RCALL __lcd_read_nibble_G100
0000de 98a9          cbi   __lcd_port,__lcd_rd     ;RD=0
0000df 95e2          swap  r30
0000e0 2bea          or    r30,r26
0000e1 9508      	RET
                 _lcd_clear:
0000e2 940e 00a7 	CALL __lcd_ready
0000e4 e0e2      	LDI  R30,LOW(2)
0000e5 93ea      	ST   -Y,R30
0000e6 940e 00c2 	CALL __lcd_write_data
0000e8 940e 00a7 	CALL __lcd_ready
0000ea e0ec      	LDI  R30,LOW(12)
0000eb 93ea      	ST   -Y,R30
0000ec 940e 00c2 	CALL __lcd_write_data
0000ee 940e 00a7 	CALL __lcd_ready
0000f0 e0e1      	LDI  R30,LOW(1)
0000f1 93ea      	ST   -Y,R30
0000f2 940e 00c2 	CALL __lcd_write_data
0000f4 e0e0      	LDI  R30,LOW(0)
0000f5 2e4e      	MOV  R4,R30
0000f6 2e5e      	MOV  R5,R30
0000f7 9508      	RET
                 __long_delay_G100:
0000f8 27aa          clr   r26
0000f9 27bb          clr   r27
                 __long_delay0:
0000fa 9711          sbiw  r26,1         ;2 cycles
0000fb f7f1          brne  __long_delay0 ;2 cycles
0000fc 9508      	RET
                 __lcd_init_write_G100:
0000fd 98a9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0000fe b3a4          in    r26,__lcd_direction
0000ff 6fa7          ori   r26,0xf7                ;set as output
000100 bba4          out   __lcd_direction,r26
000101 b3b5          in    r27,__lcd_port
000102 70bf          andi  r27,0xf
000103 81a8          ld    r26,y
000104 940e 00b8 	CALL __lcd_write_nibble_G100
000106 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
000107 c030      	RJMP _0x2020001
                 _lcd_init:
000108 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
000109 98a8          cbi   __lcd_port,__lcd_rs     ;RS=0
00010a 8078      	LDD  R7,Y+0
00010b 81e8      	LD   R30,Y
00010c e0f0      	LDI  R31,0
00010d 58e0      	SUBI R30,LOW(-128)
00010e 4fff      	SBCI R31,HIGH(-128)
                +
00010f 93e0 0162+STS __base_y_G100 + 2 , R30
                 	__PUTB1MN __base_y_G100,2
000111 81e8      	LD   R30,Y
000112 e0f0      	LDI  R31,0
000113 54e0      	SUBI R30,LOW(-192)
000114 4fff      	SBCI R31,HIGH(-192)
                +
000115 93e0 0163+STS __base_y_G100 + 3 , R30
                 	__PUTB1MN __base_y_G100,3
000117 d022      	RCALL SUBOPT_0x0
000118 d021      	RCALL SUBOPT_0x0
000119 d020      	RCALL SUBOPT_0x0
00011a dfdd      	RCALL __long_delay_G100
00011b e2e0      	LDI  R30,LOW(32)
00011c 93ea      	ST   -Y,R30
00011d dfdf      	RCALL __lcd_init_write_G100
00011e dfd9      	RCALL __long_delay_G100
00011f e2e8      	LDI  R30,LOW(40)
000120 d01e      	RCALL SUBOPT_0x1
000121 e0e4      	LDI  R30,LOW(4)
000122 d01c      	RCALL SUBOPT_0x1
000123 e8e5      	LDI  R30,LOW(133)
000124 d01a      	RCALL SUBOPT_0x1
000125 b3a4          in    r26,__lcd_direction
000126 70af          andi  r26,0xf                 ;set as input
000127 bba4          out   __lcd_direction,r26
000128 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
000129 940e 00d9 	CALL _lcd_read_byte0_G100
00012b 30e5      	CPI  R30,LOW(0x5)
00012c f011      	BREQ _0x200000B
00012d e0e0      	LDI  R30,LOW(0)
00012e c009      	RJMP _0x2020001
                 _0x200000B:
00012f 940e 00a7 	CALL __lcd_ready
000131 e0e6      	LDI  R30,LOW(6)
000132 93ea      	ST   -Y,R30
000133 940e 00c2 	CALL __lcd_write_data
000135 940e 00e2 	CALL _lcd_clear
000137 e0e1      	LDI  R30,LOW(1)
                 _0x2020001:
000138 9621      	ADIW R28,1
000139 9508      	RET
                 
                 	.DSEG
                 __base_y_G100:
000160           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:5 WORDS
                 SUBOPT_0x0:
00013a 940e 00f8 	CALL __long_delay_G100
00013c e3e0      	LDI  R30,LOW(48)
00013d 93ea      	ST   -Y,R30
00013e cfbe      	RJMP __lcd_init_write_G100
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x1:
00013f 93ea      	ST   -Y,R30
000140 940e 00c2 	CALL __lcd_write_data
000142 940c 00f8 	JMP  __long_delay_G100
                 
                 
                 	.CSEG
                 _delay_ms:
000144 91e9      	ld   r30,y+
000145 91f9      	ld   r31,y+
000146 9630      	adiw r30,0
000147 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000148 ea80     +LDI R24 , LOW ( 0xFA0 )
000149 e09f     +LDI R25 , HIGH ( 0xFA0 )
                +__DELAY_USW_LOOP :
00014a 9701     +SBIW R24 , 1
00014b f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA0
00014c 95a8      	wdr
00014d 9731      	sbiw r30,1
00014e f7c9      	brne __delay_ms0
                 __delay_ms1:
00014f 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   1 r5 :   1 r6 :   0 r7 :   1 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   3 r26:  28 r27:   8 r28:   2 r29:   1 r30: 107 r31:  16 
x  :   3 y  :  20 z  :   7 
Registers used: 17 out of 35 (48.6%)

ATmega16 instruction use summary:
adc   :   0 add   :   0 adiw  :   2 and   :   0 andi  :   7 asr   :   0 
bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 
break :   0 breq  :   3 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 brne  :   7 brpl  :   0 
brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 call  :  21 cbi   :  10 cbr   :   0 clc   :   0 clh   :   0 
cli   :   1 cln   :   0 clr   :   4 cls   :   0 clt   :   0 clv   :   0 
clz   :   0 com   :   0 cp    :   0 cpc   :   0 cpi   :   1 cpse  :   0 
dec   :   2 des   :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 
icall :   0 ijmp  :   0 in    :  10 inc   :   0 jmp   :  24 ld    :   7 
ldd   :   1 ldi   :  47 lds   :   0 lpm   :   7 lsl   :   0 lsr   :   0 
mov   :   3 movw  :   3 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 
nop   :   0 or    :   2 ori   :   3 out   :  47 pop   :   0 push  :   0 
rcall :  17 ret   :   9 reti  :   0 rjmp  :   7 rol   :   0 ror   :   0 
sbc   :   0 sbci  :   2 sbi   :   8 sbic  :   0 sbis  :   0 sbiw  :   6 
sbr   :   0 sbrc  :   1 sbrs  :   0 sec   :   0 seh   :   0 sei   :   0 
sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 
sleep :   0 spm   :   0 st    :  15 std   :   0 sts   :   2 sub   :   0 
subi  :   2 swap  :   2 tst   :   0 wdr   :   1 
Instructions used: 33 out of 112 (29.5%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002a0    662     10    672   16384   4.1%
[.dseg] 0x000060 0x000164      0      4      4    1024   0.4%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 3 warnings
