#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xdd8630 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xdd8aa0 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0xdda100 .functor NOT 1, L_0xe1f760, C4<0>, C4<0>, C4<0>;
L_0xddaf10 .functor XOR 2, L_0xe1f320, L_0xe1f470, C4<00>, C4<00>;
L_0xddb3c0 .functor XOR 2, L_0xddaf10, L_0xe1f5b0, C4<00>, C4<00>;
v0xe1dfb0_0 .net *"_ivl_10", 1 0, L_0xe1f5b0;  1 drivers
v0xe1e0b0_0 .net *"_ivl_12", 1 0, L_0xddb3c0;  1 drivers
v0xe1e190_0 .net *"_ivl_2", 1 0, L_0xe1f260;  1 drivers
v0xe1e250_0 .net *"_ivl_4", 1 0, L_0xe1f320;  1 drivers
v0xe1e330_0 .net *"_ivl_6", 1 0, L_0xe1f470;  1 drivers
v0xe1e460_0 .net *"_ivl_8", 1 0, L_0xddaf10;  1 drivers
v0xe1e540_0 .net "a", 0 0, v0xe1ce40_0;  1 drivers
v0xe1e5e0_0 .net "b", 0 0, v0xe1cee0_0;  1 drivers
v0xe1e680_0 .var "clk", 0 0;
v0xe1e720_0 .net "out_always_dut", 0 0, v0xe1d920_0;  1 drivers
v0xe1e7c0_0 .net "out_always_ref", 0 0, v0xddb020_0;  1 drivers
v0xe1e860_0 .net "out_assign_dut", 0 0, L_0xe1f180;  1 drivers
v0xe1e900_0 .net "out_assign_ref", 0 0, L_0xe1ef60;  1 drivers
v0xe1e9a0_0 .net "sel_b1", 0 0, v0xe1d020_0;  1 drivers
v0xe1ea40_0 .net "sel_b2", 0 0, v0xe1d0c0_0;  1 drivers
v0xe1eae0_0 .var/2u "stats1", 223 0;
v0xe1eb80_0 .var/2u "strobe", 0 0;
v0xe1ec20_0 .net "tb_match", 0 0, L_0xe1f760;  1 drivers
v0xe1ecc0_0 .net "tb_mismatch", 0 0, L_0xdda100;  1 drivers
v0xe1ed60_0 .net "wavedrom_enable", 0 0, v0xe1d1b0_0;  1 drivers
v0xe1ee00_0 .net "wavedrom_title", 511 0, v0xe1d250_0;  1 drivers
L_0xe1f260 .concat [ 1 1 0 0], v0xddb020_0, L_0xe1ef60;
L_0xe1f320 .concat [ 1 1 0 0], v0xddb020_0, L_0xe1ef60;
L_0xe1f470 .concat [ 1 1 0 0], v0xe1d920_0, L_0xe1f180;
L_0xe1f5b0 .concat [ 1 1 0 0], v0xddb020_0, L_0xe1ef60;
L_0xe1f760 .cmp/eeq 2, L_0xe1f260, L_0xddb3c0;
S_0xdd8f50 .scope module, "good1" "reference_module" 3 112, 3 4 0, S_0xdd8aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel_b1";
    .port_info 3 /INPUT 1 "sel_b2";
    .port_info 4 /OUTPUT 1 "out_assign";
    .port_info 5 /OUTPUT 1 "out_always";
L_0xdda5b0 .functor AND 1, v0xe1d020_0, v0xe1d0c0_0, C4<1>, C4<1>;
v0xdda790_0 .net *"_ivl_0", 0 0, L_0xdda5b0;  1 drivers
v0xddab70_0 .net "a", 0 0, v0xe1ce40_0;  alias, 1 drivers
v0xddac40_0 .net "b", 0 0, v0xe1cee0_0;  alias, 1 drivers
v0xddb020_0 .var "out_always", 0 0;
v0xddb0f0_0 .net "out_assign", 0 0, L_0xe1ef60;  alias, 1 drivers
v0xddb4d0_0 .net "sel_b1", 0 0, v0xe1d020_0;  alias, 1 drivers
v0xddb5a0_0 .net "sel_b2", 0 0, v0xe1d0c0_0;  alias, 1 drivers
E_0xde5e70 .event anyedge, v0xddb4d0_0, v0xddb5a0_0, v0xddac40_0, v0xddab70_0;
L_0xe1ef60 .functor MUXZ 1, v0xe1ce40_0, v0xe1cee0_0, L_0xdda5b0, C4<>;
S_0xe1c610 .scope module, "stim1" "stimulus_gen" 3 105, 3 19 0, S_0xdd8aa0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "sel_b1";
    .port_info 4 /OUTPUT 1 "sel_b2";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xe1ce40_0 .var "a", 0 0;
v0xe1cee0_0 .var "b", 0 0;
v0xe1cf80_0 .net "clk", 0 0, v0xe1e680_0;  1 drivers
v0xe1d020_0 .var "sel_b1", 0 0;
v0xe1d0c0_0 .var "sel_b2", 0 0;
v0xe1d1b0_0 .var "wavedrom_enable", 0 0;
v0xe1d250_0 .var "wavedrom_title", 511 0;
E_0xdd09f0/0 .event negedge, v0xe1cf80_0;
E_0xdd09f0/1 .event posedge, v0xe1cf80_0;
E_0xdd09f0 .event/or E_0xdd09f0/0, E_0xdd09f0/1;
E_0xdff160 .event negedge, v0xe1cf80_0;
S_0xe1c940 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xe1c610;
 .timescale -12 -12;
v0xe1cb40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe1cc40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xe1c610;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe1d3b0 .scope module, "top_module1" "top_module" 3 120, 4 1 0, S_0xdd8aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel_b1";
    .port_info 3 /INPUT 1 "sel_b2";
    .port_info 4 /OUTPUT 1 "out_assign";
    .port_info 5 /OUTPUT 1 "out_always";
L_0xddaa60 .functor AND 1, v0xe1d020_0, v0xe1d0c0_0, C4<1>, C4<1>;
v0xe1d660_0 .net *"_ivl_1", 0 0, L_0xddaa60;  1 drivers
v0xe1d720_0 .net "a", 0 0, v0xe1ce40_0;  alias, 1 drivers
v0xe1d830_0 .net "b", 0 0, v0xe1cee0_0;  alias, 1 drivers
v0xe1d920_0 .var "out_always", 0 0;
v0xe1d9c0_0 .net "out_assign", 0 0, L_0xe1f180;  alias, 1 drivers
v0xe1dab0_0 .net "sel_b1", 0 0, v0xe1d020_0;  alias, 1 drivers
v0xe1dba0_0 .net "sel_b2", 0 0, v0xe1d0c0_0;  alias, 1 drivers
L_0xe1f180 .functor MUXZ 1, v0xe1ce40_0, v0xe1cee0_0, L_0xddaa60, C4<>;
S_0xe1dd90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 130, 3 130 0, S_0xdd8aa0;
 .timescale -12 -12;
E_0xde5c10 .event anyedge, v0xe1eb80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe1eb80_0;
    %nor/r;
    %assign/vec4 v0xe1eb80_0, 0;
    %wait E_0xde5c10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe1c610;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %wait E_0xdff160;
    %wait E_0xdd09f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %wait E_0xdd09f0;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %wait E_0xdd09f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %wait E_0xdd09f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %wait E_0xdd09f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %wait E_0xdd09f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %wait E_0xdd09f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %wait E_0xdd09f0;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %wait E_0xdd09f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %wait E_0xdd09f0;
    %pushi/vec4 11, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %wait E_0xdd09f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %wait E_0xdd09f0;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe1cc40;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdd09f0;
    %vpi_func 3 57 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xe1d0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1d020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe1cee0_0, 0;
    %assign/vec4 v0xe1ce40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xdd8f50;
T_4 ;
    %wait E_0xde5e70;
    %load/vec4 v0xddb4d0_0;
    %load/vec4 v0xddb5a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0xddac40_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0xddab70_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0xddb020_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xe1d3b0;
T_5 ;
    %wait E_0xde5e70;
    %load/vec4 v0xe1dab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0xe1dba0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xe1d830_0;
    %store/vec4 v0xe1d920_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xe1d720_0;
    %store/vec4 v0xe1d920_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xdd8aa0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1e680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1eb80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xdd8aa0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe1e680_0;
    %inv;
    %store/vec4 v0xe1e680_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xdd8aa0;
T_8 ;
    %vpi_call/w 3 97 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 98 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe1cf80_0, v0xe1ecc0_0, v0xe1e540_0, v0xe1e5e0_0, v0xe1e9a0_0, v0xe1ea40_0, v0xe1e900_0, v0xe1e860_0, v0xe1e7c0_0, v0xe1e720_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xdd8aa0;
T_9 ;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_assign", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "out_assign" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 141 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_always", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 142 "$display", "Hint: Output '%s' has no mismatches.", "out_always" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 145 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 146 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xdd8aa0;
T_10 ;
    %wait E_0xdd09f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe1eae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1eae0_0, 4, 32;
    %load/vec4 v0xe1ec20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 157 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1eae0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe1eae0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1eae0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe1e900_0;
    %load/vec4 v0xe1e900_0;
    %load/vec4 v0xe1e860_0;
    %xor;
    %load/vec4 v0xe1e900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1eae0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1eae0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe1e7c0_0;
    %load/vec4 v0xe1e7c0_0;
    %load/vec4 v0xe1e720_0;
    %xor;
    %load/vec4 v0xe1e7c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 164 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1eae0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe1eae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1eae0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/always_if/always_if_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/always_if/iter0/response14/top_module.sv";
