Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 21 23:40:25 2022
| Host         : Chungus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (133)
5. checking no_input_delay (4)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: keyb_int/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyb_int/uut/db_clk/O_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (133)
--------------------------------------------------
 There are 133 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.977        0.000                      0                 1401        0.094        0.000                      0                 1401        4.500        0.000                       0                   349  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.977        0.000                      0                 1401        0.094        0.000                      0                 1401        4.500        0.000                       0                   349  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 pixel_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.009ns  (logic 4.350ns (54.311%)  route 3.659ns (45.689%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.551     5.072    clk_100MHz_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  pixel_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  pixel_reg[1][0]/Q
                         net (fo=2, routed)           0.986     6.577    pixel_reg[1][0]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.150     6.727 r  filter_pixel__1_i_20/O
                         net (fo=2, routed)           0.469     7.195    filter_pixel__1_i_20_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.326     7.521 r  filter_pixel__1_i_23/O
                         net (fo=1, routed)           0.000     7.521    filter_pixel__1_i_23_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.161 r  filter_pixel_reg__1_i_15/O[3]
                         net (fo=2, routed)           0.785     8.947    filter_pixel_reg__1_i_15_n_4
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.331     9.278 r  filter_pixel__1_i_10/O
                         net (fo=2, routed)           0.817    10.095    filter_pixel__1_i_10_n_0
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.332    10.427 r  filter_pixel__1_i_14/O
                         net (fo=1, routed)           0.000    10.427    filter_pixel__1_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.959 r  filter_pixel_reg__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.959    filter_pixel_reg__1_i_2_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.293 r  filter_pixel_reg_i_3/O[1]
                         net (fo=3, routed)           0.602    11.895    filter_pixel_reg_i_3_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.303    12.198 r  filter_pixel__1_i_5/O
                         net (fo=1, routed)           0.000    12.198    filter_pixel__1_i_5_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.748 r  filter_pixel_reg__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.748    filter_pixel_reg__1_i_1_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.082 r  filter_pixel_reg_i_2/O[1]
                         net (fo=1, routed)           0.000    13.082    filter_pixel1[13]
    SLICE_X32Y22         FDRE                                         r  filter_pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.431    14.772    clk_100MHz_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  filter_pixel_reg/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y22         FDRE (Setup_fdre_C_D)        0.062    15.059    filter_pixel_reg
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -13.082    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 pixel_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_pixel_reg__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 4.239ns (53.669%)  route 3.659ns (46.331%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.551     5.072    clk_100MHz_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  pixel_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  pixel_reg[1][0]/Q
                         net (fo=2, routed)           0.986     6.577    pixel_reg[1][0]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.150     6.727 r  filter_pixel__1_i_20/O
                         net (fo=2, routed)           0.469     7.195    filter_pixel__1_i_20_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.326     7.521 r  filter_pixel__1_i_23/O
                         net (fo=1, routed)           0.000     7.521    filter_pixel__1_i_23_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.161 r  filter_pixel_reg__1_i_15/O[3]
                         net (fo=2, routed)           0.785     8.947    filter_pixel_reg__1_i_15_n_4
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.331     9.278 r  filter_pixel__1_i_10/O
                         net (fo=2, routed)           0.817    10.095    filter_pixel__1_i_10_n_0
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.332    10.427 r  filter_pixel__1_i_14/O
                         net (fo=1, routed)           0.000    10.427    filter_pixel__1_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.959 r  filter_pixel_reg__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.959    filter_pixel_reg__1_i_2_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.293 r  filter_pixel_reg_i_3/O[1]
                         net (fo=3, routed)           0.602    11.895    filter_pixel_reg_i_3_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.303    12.198 r  filter_pixel__1_i_5/O
                         net (fo=1, routed)           0.000    12.198    filter_pixel__1_i_5_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.748 r  filter_pixel_reg__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.748    filter_pixel_reg__1_i_1_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.971 r  filter_pixel_reg_i_2/O[0]
                         net (fo=1, routed)           0.000    12.971    filter_pixel1[12]
    SLICE_X32Y22         FDRE                                         r  filter_pixel_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.431    14.772    clk_100MHz_IBUF_BUFG
    SLICE_X32Y22         FDRE                                         r  filter_pixel_reg__0/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X32Y22         FDRE (Setup_fdre_C_D)        0.062    15.059    filter_pixel_reg__0
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 pixel_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_pixel_reg__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 4.106ns (52.876%)  route 3.659ns (47.124%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.551     5.072    clk_100MHz_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  pixel_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  pixel_reg[1][0]/Q
                         net (fo=2, routed)           0.986     6.577    pixel_reg[1][0]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.150     6.727 r  filter_pixel__1_i_20/O
                         net (fo=2, routed)           0.469     7.195    filter_pixel__1_i_20_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.326     7.521 r  filter_pixel__1_i_23/O
                         net (fo=1, routed)           0.000     7.521    filter_pixel__1_i_23_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.161 r  filter_pixel_reg__1_i_15/O[3]
                         net (fo=2, routed)           0.785     8.947    filter_pixel_reg__1_i_15_n_4
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.331     9.278 r  filter_pixel__1_i_10/O
                         net (fo=2, routed)           0.817    10.095    filter_pixel__1_i_10_n_0
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.332    10.427 r  filter_pixel__1_i_14/O
                         net (fo=1, routed)           0.000    10.427    filter_pixel__1_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.959 r  filter_pixel_reg__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.959    filter_pixel_reg__1_i_2_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.293 r  filter_pixel_reg_i_3/O[1]
                         net (fo=3, routed)           0.602    11.895    filter_pixel_reg_i_3_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.303    12.198 r  filter_pixel__1_i_5/O
                         net (fo=1, routed)           0.000    12.198    filter_pixel__1_i_5_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.838 r  filter_pixel_reg__1_i_1/O[3]
                         net (fo=1, routed)           0.000    12.838    filter_pixel1[11]
    SLICE_X32Y21         FDRE                                         r  filter_pixel_reg__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.433    14.774    clk_100MHz_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  filter_pixel_reg__1/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.062    15.061    filter_pixel_reg__1
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -12.838    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 pixel_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_pixel_reg__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.705ns  (logic 4.046ns (52.509%)  route 3.659ns (47.491%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.551     5.072    clk_100MHz_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  pixel_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  pixel_reg[1][0]/Q
                         net (fo=2, routed)           0.986     6.577    pixel_reg[1][0]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.150     6.727 r  filter_pixel__1_i_20/O
                         net (fo=2, routed)           0.469     7.195    filter_pixel__1_i_20_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.326     7.521 r  filter_pixel__1_i_23/O
                         net (fo=1, routed)           0.000     7.521    filter_pixel__1_i_23_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.161 r  filter_pixel_reg__1_i_15/O[3]
                         net (fo=2, routed)           0.785     8.947    filter_pixel_reg__1_i_15_n_4
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.331     9.278 r  filter_pixel__1_i_10/O
                         net (fo=2, routed)           0.817    10.095    filter_pixel__1_i_10_n_0
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.332    10.427 r  filter_pixel__1_i_14/O
                         net (fo=1, routed)           0.000    10.427    filter_pixel__1_i_14_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.959 r  filter_pixel_reg__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.959    filter_pixel_reg__1_i_2_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.293 r  filter_pixel_reg_i_3/O[1]
                         net (fo=3, routed)           0.602    11.895    filter_pixel_reg_i_3_n_6
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.303    12.198 r  filter_pixel__1_i_5/O
                         net (fo=1, routed)           0.000    12.198    filter_pixel__1_i_5_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.778 r  filter_pixel_reg__1_i_1/O[2]
                         net (fo=1, routed)           0.000    12.778    filter_pixel1[10]
    SLICE_X32Y21         FDRE                                         r  filter_pixel_reg__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.433    14.774    clk_100MHz_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  filter_pixel_reg__2/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.062    15.061    filter_pixel_reg__2
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  2.283    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 pixel_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_pixel_reg__3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 4.022ns (53.952%)  route 3.433ns (46.048%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.551     5.072    clk_100MHz_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  pixel_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  pixel_reg[1][0]/Q
                         net (fo=2, routed)           0.986     6.577    pixel_reg[1][0]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.150     6.727 r  filter_pixel__1_i_20/O
                         net (fo=2, routed)           0.469     7.195    filter_pixel__1_i_20_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.326     7.521 r  filter_pixel__1_i_23/O
                         net (fo=1, routed)           0.000     7.521    filter_pixel__1_i_23_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.101 r  filter_pixel_reg__1_i_15/O[2]
                         net (fo=2, routed)           0.822     8.924    filter_pixel_reg__1_i_15_n_5
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332     9.256 r  filter_pixel__5_i_11/O
                         net (fo=2, routed)           0.690     9.945    filter_pixel__5_i_11_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I3_O)        0.327    10.272 r  filter_pixel__5_i_14/O
                         net (fo=1, routed)           0.000    10.272    filter_pixel__5_i_14_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.673 r  filter_pixel_reg__5_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.673    filter_pixel_reg__5_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.896 r  filter_pixel_reg__1_i_2/O[0]
                         net (fo=3, routed)           0.466    11.362    filter_pixel_reg__1_i_2_n_7
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.299    11.661 r  filter_pixel__5_i_7/O
                         net (fo=1, routed)           0.000    11.661    filter_pixel__5_i_7_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.193 r  filter_pixel_reg__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.193    filter_pixel_reg__5_i_1_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.527 r  filter_pixel_reg__1_i_1/O[1]
                         net (fo=1, routed)           0.000    12.527    filter_pixel1[9]
    SLICE_X32Y21         FDRE                                         r  filter_pixel_reg__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.433    14.774    clk_100MHz_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  filter_pixel_reg__3/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.062    15.061    filter_pixel_reg__3
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -12.527    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 pixel_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_pixel_reg__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 3.911ns (53.256%)  route 3.433ns (46.744%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.551     5.072    clk_100MHz_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  pixel_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  pixel_reg[1][0]/Q
                         net (fo=2, routed)           0.986     6.577    pixel_reg[1][0]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.150     6.727 r  filter_pixel__1_i_20/O
                         net (fo=2, routed)           0.469     7.195    filter_pixel__1_i_20_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.326     7.521 r  filter_pixel__1_i_23/O
                         net (fo=1, routed)           0.000     7.521    filter_pixel__1_i_23_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.101 r  filter_pixel_reg__1_i_15/O[2]
                         net (fo=2, routed)           0.822     8.924    filter_pixel_reg__1_i_15_n_5
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332     9.256 r  filter_pixel__5_i_11/O
                         net (fo=2, routed)           0.690     9.945    filter_pixel__5_i_11_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I3_O)        0.327    10.272 r  filter_pixel__5_i_14/O
                         net (fo=1, routed)           0.000    10.272    filter_pixel__5_i_14_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.673 r  filter_pixel_reg__5_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.673    filter_pixel_reg__5_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.896 r  filter_pixel_reg__1_i_2/O[0]
                         net (fo=3, routed)           0.466    11.362    filter_pixel_reg__1_i_2_n_7
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.299    11.661 r  filter_pixel__5_i_7/O
                         net (fo=1, routed)           0.000    11.661    filter_pixel__5_i_7_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.193 r  filter_pixel_reg__5_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.193    filter_pixel_reg__5_i_1_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.416 r  filter_pixel_reg__1_i_1/O[0]
                         net (fo=1, routed)           0.000    12.416    filter_pixel1[8]
    SLICE_X32Y21         FDRE                                         r  filter_pixel_reg__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.433    14.774    clk_100MHz_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  filter_pixel_reg__4/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.062    15.061    filter_pixel_reg__4
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 pixel_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_pixel_reg__5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 3.911ns (54.280%)  route 3.294ns (45.720%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.551     5.072    clk_100MHz_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  pixel_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  pixel_reg[1][0]/Q
                         net (fo=2, routed)           0.986     6.577    pixel_reg[1][0]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.150     6.727 r  filter_pixel__1_i_20/O
                         net (fo=2, routed)           0.469     7.195    filter_pixel__1_i_20_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.326     7.521 r  filter_pixel__1_i_23/O
                         net (fo=1, routed)           0.000     7.521    filter_pixel__1_i_23_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.101 r  filter_pixel_reg__1_i_15/O[2]
                         net (fo=2, routed)           0.822     8.924    filter_pixel_reg__1_i_15_n_5
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332     9.256 r  filter_pixel__5_i_11/O
                         net (fo=2, routed)           0.690     9.945    filter_pixel__5_i_11_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I3_O)        0.327    10.272 r  filter_pixel__5_i_14/O
                         net (fo=1, routed)           0.000    10.272    filter_pixel__5_i_14_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.673 r  filter_pixel_reg__5_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.673    filter_pixel_reg__5_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.007 r  filter_pixel_reg__1_i_2/O[1]
                         net (fo=3, routed)           0.327    11.335    filter_pixel_reg__1_i_2_n_6
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.303    11.638 r  filter_pixel__5_i_6/O
                         net (fo=1, routed)           0.000    11.638    filter_pixel__5_i_6_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.278 r  filter_pixel_reg__5_i_1/O[3]
                         net (fo=1, routed)           0.000    12.278    filter_pixel1[7]
    SLICE_X32Y20         FDRE                                         r  filter_pixel_reg__5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.434    14.775    clk_100MHz_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  filter_pixel_reg__5/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.062    15.062    filter_pixel_reg__5
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 pixel_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_pixel_reg__6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.145ns  (logic 3.851ns (53.896%)  route 3.294ns (46.104%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.551     5.072    clk_100MHz_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  pixel_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  pixel_reg[1][0]/Q
                         net (fo=2, routed)           0.986     6.577    pixel_reg[1][0]
    SLICE_X35Y20         LUT3 (Prop_lut3_I0_O)        0.150     6.727 r  filter_pixel__1_i_20/O
                         net (fo=2, routed)           0.469     7.195    filter_pixel__1_i_20_n_0
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.326     7.521 r  filter_pixel__1_i_23/O
                         net (fo=1, routed)           0.000     7.521    filter_pixel__1_i_23_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.101 r  filter_pixel_reg__1_i_15/O[2]
                         net (fo=2, routed)           0.822     8.924    filter_pixel_reg__1_i_15_n_5
    SLICE_X33Y21         LUT3 (Prop_lut3_I0_O)        0.332     9.256 r  filter_pixel__5_i_11/O
                         net (fo=2, routed)           0.690     9.945    filter_pixel__5_i_11_n_0
    SLICE_X33Y21         LUT4 (Prop_lut4_I3_O)        0.327    10.272 r  filter_pixel__5_i_14/O
                         net (fo=1, routed)           0.000    10.272    filter_pixel__5_i_14_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.673 r  filter_pixel_reg__5_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.673    filter_pixel_reg__5_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.007 r  filter_pixel_reg__1_i_2/O[1]
                         net (fo=3, routed)           0.327    11.335    filter_pixel_reg__1_i_2_n_6
    SLICE_X32Y20         LUT2 (Prop_lut2_I1_O)        0.303    11.638 r  filter_pixel__5_i_6/O
                         net (fo=1, routed)           0.000    11.638    filter_pixel__5_i_6_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.218 r  filter_pixel_reg__5_i_1/O[2]
                         net (fo=1, routed)           0.000    12.218    filter_pixel1[6]
    SLICE_X32Y20         FDRE                                         r  filter_pixel_reg__6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.434    14.775    clk_100MHz_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  filter_pixel_reg__6/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X32Y20         FDRE (Setup_fdre_C_D)        0.062    15.062    filter_pixel_reg__6
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 scan_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Keyboard_State_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.240ns (24.996%)  route 3.721ns (75.004%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.560     5.081    clk_100MHz_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  scan_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  scan_state_reg[11]/Q
                         net (fo=5, routed)           1.146     6.745    p_0_in__0[9]
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.146     6.891 f  FSM_sequential_ram_state[0]_i_5/O
                         net (fo=2, routed)           0.479     7.370    FSM_sequential_ram_state[0]_i_5_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I4_O)        0.328     7.698 f  Keyboard_State[15]_i_12/O
                         net (fo=1, routed)           0.658     8.356    Keyboard_State[15]_i_12_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.480 f  Keyboard_State[15]_i_6/O
                         net (fo=4, routed)           0.803     9.284    Keyboard_State[15]_i_6_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.408 r  Keyboard_State[15]_i_1/O
                         net (fo=14, routed)          0.634    10.042    Keyboard_State[15]_i_1_n_0
    SLICE_X10Y27         FDRE                                         r  Keyboard_State_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.437    14.778    clk_100MHz_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  Keyboard_State_reg[10]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y27         FDRE (Setup_fdre_C_R)       -0.524    14.479    Keyboard_State_reg[10]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 scan_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Keyboard_State_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.961ns  (logic 1.240ns (24.996%)  route 3.721ns (75.004%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.560     5.081    clk_100MHz_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  scan_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  scan_state_reg[11]/Q
                         net (fo=5, routed)           1.146     6.745    p_0_in__0[9]
    SLICE_X14Y30         LUT4 (Prop_lut4_I0_O)        0.146     6.891 f  FSM_sequential_ram_state[0]_i_5/O
                         net (fo=2, routed)           0.479     7.370    FSM_sequential_ram_state[0]_i_5_n_0
    SLICE_X14Y31         LUT5 (Prop_lut5_I4_O)        0.328     7.698 f  Keyboard_State[15]_i_12/O
                         net (fo=1, routed)           0.658     8.356    Keyboard_State[15]_i_12_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.480 f  Keyboard_State[15]_i_6/O
                         net (fo=4, routed)           0.803     9.284    Keyboard_State[15]_i_6_n_0
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.408 r  Keyboard_State[15]_i_1/O
                         net (fo=14, routed)          0.634    10.042    Keyboard_State[15]_i_1_n_0
    SLICE_X10Y27         FDRE                                         r  Keyboard_State_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         1.437    14.778    clk_100MHz_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  Keyboard_State_reg[11]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y27         FDRE (Setup_fdre_C_R)       -0.524    14.479    Keyboard_State_reg[11]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  4.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 filtered_addrb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.688%)  route 0.187ns (53.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.561     1.444    clk_100MHz_IBUF_BUFG
    SLICE_X10Y33         FDRE                                         r  filtered_addrb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  filtered_addrb_reg[3]/Q
                         net (fo=21, routed)          0.187     1.795    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y6          RAMB36E1                                     r  filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.869     1.997    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.478     1.519    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.702    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 filtered_addrb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.024%)  route 0.195ns (57.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.560     1.443    clk_100MHz_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  filtered_addrb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  filtered_addrb_reg[11]/Q
                         net (fo=20, routed)          0.195     1.779    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y6          RAMB36E1                                     r  filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.869     1.997    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.682    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 display_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.164ns (26.606%)  route 0.452ns (73.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.562     1.445    clk_100MHz_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  display_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  display_addra_reg[2]/Q
                         net (fo=8, routed)           0.452     2.062    display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y10         RAMB36E1                                     r  display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.876     2.004    display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.943    display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 display_addra_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.164ns (26.606%)  route 0.452ns (73.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.563     1.446    clk_100MHz_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  display_addra_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  display_addra_reg[12]/Q
                         net (fo=8, routed)           0.452     2.063    display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y10         RAMB36E1                                     r  display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.876     2.004    display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.943    display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 filtered_addrb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.838%)  route 0.222ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.561     1.444    clk_100MHz_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  filtered_addrb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  filtered_addrb_reg[1]/Q
                         net (fo=21, routed)          0.222     1.807    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y6          RAMB36E1                                     r  filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.869     1.997    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.682    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 filtered_addrb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.423%)  route 0.226ns (61.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.561     1.444    clk_100MHz_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  filtered_addrb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  filtered_addrb_reg[2]/Q
                         net (fo=21, routed)          0.226     1.811    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y6          RAMB36E1                                     r  filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.869     1.997    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.682    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_addra_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.255%)  route 0.078ns (35.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.563     1.446    clk_100MHz_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_reg[13]/Q
                         net (fo=4, routed)           0.078     1.666    counter_reg[13]
    SLICE_X8Y37          FDRE                                         r  display_addra_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.832     1.959    clk_100MHz_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  display_addra_reg[13]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X8Y37          FDRE (Hold_fdre_C_D)         0.076     1.535    display_addra_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_addra_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.237%)  route 0.079ns (35.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.562     1.445    clk_100MHz_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  counter_reg[10]/Q
                         net (fo=4, routed)           0.079     1.665    counter_reg[10]
    SLICE_X8Y36          FDRE                                         r  display_addra_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.831     1.958    clk_100MHz_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  display_addra_reg[10]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.076     1.534    display_addra_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 filtered_addrb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.207%)  route 0.228ns (61.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.561     1.444    clk_100MHz_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  filtered_addrb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  filtered_addrb_reg[4]/Q
                         net (fo=21, routed)          0.228     1.813    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y6          RAMB36E1                                     r  filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.869     1.997    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.682    filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 display_addra_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.164ns (25.994%)  route 0.467ns (74.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.563     1.446    clk_100MHz_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  display_addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  display_addra_reg[14]/Q
                         net (fo=8, routed)           0.467     2.077    display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y10         RAMB36E1                                     r  display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=348, routed)         0.876     2.004    display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.943    display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y8   display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y8   display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y14  display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y14  display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y10  display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y10  display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y1   filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y1   filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y4   filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y4   filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36   display_addra_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36   display_addra_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y37   display_addra_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y37   display_addra_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y37   display_addra_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y37   display_addra_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y37   display_addra_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y37   display_addra_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35   display_addra_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y35   display_addra_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y31  FSM_sequential_ram_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y43   display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y43   display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/display/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_26_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y19  filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/filtered/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_59_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y26  filtered_addra_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y26  filtered_addra_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y26  filtered_addra_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y26  filtered_addra_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y26  filtered_addra_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y26  filtered_addra_reg[3]/C



