	component QsysTuto is
		port (
			clk_clk              : in  std_logic                     := 'X';             -- clk
			hex1_export          : out std_logic_vector(31 downto 0);                    -- export
			hex2_export          : out std_logic_vector(31 downto 0);                    -- export
			interrupteurs_export : in  std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			leds_export          : out std_logic_vector(9 downto 0);                     -- export
			pwm_ctrl_export      : out std_logic_vector(31 downto 0);                    -- export
			pwm_status_export    : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			reset_reset_n        : in  std_logic                     := 'X'              -- reset_n
		);
	end component QsysTuto;

