<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="mf_pllcfg_sim/altera_pll_reconfig/altera_pll_reconfig_top.v"
   type="VERILOG"
   library="mf_pllcfg" />
 <file
   path="mf_pllcfg_sim/altera_pll_reconfig/altera_pll_reconfig_core.v"
   type="VERILOG"
   library="mf_pllcfg" />
 <file
   path="mf_pllcfg_sim/altera_pll_reconfig/altera_std_synchronizer.v"
   type="VERILOG"
   library="mf_pllcfg" />
 <file path="mf_pllcfg_sim/mf_pllcfg.v" type="VERILOG" />
 <topLevel name="mf_pllcfg" />
 <deviceFamily name="cyclonev" />
</simPackage>
