------------------------------------------------------------------
-- alt_c3gxb parameterized megafunction include file
-- Generated with 'clearbox' loader - do not edit
------------------------------------------------------------------
FUNCTION alt_c3gxb (
	cal_blk_clk,
	cal_blk_powerdown,
	fixedclk,
	fixedclk_fast[4*number_of_quads-1..0],
	gxb_powerdown[gxb_powerdown_width-1..0],
	pipe8b10binvpolarity[number_of_channels-1..0],
	pll_areset[pll_control_width-1..0],
	pll_clkswitch[number_of_rx_pll-1..0],
	pll_configupdate[reconfig_pll_control_width-1..0],
	pll_inclk[pll_control_width-1..0],
	pll_inclk1[number_of_rx_pll-1..0],
	pll_powerdown[pll_control_width-1..0],
	pll_scanclk[reconfig_pll_control_width-1..0],
	pll_scanclkena[reconfig_pll_control_width-1..0],
	pll_scandata[reconfig_pll_control_width-1..0],
	powerdn[number_of_channels*2-1..0],
	reconfig_clk,
	reconfig_togxb[3..0],
	rx_a1a2size[number_of_channels-1..0],
	rx_analogreset[rx_digitalreset_port_width-1..0],
	rx_bitslip[number_of_channels-1..0],
	rx_coreclk[number_of_channels-1..0],
	rx_datain[number_of_channels-1..0],
	rx_digitalreset[rx_digitalreset_port_width-1..0],
	rx_elecidleinfersel[number_of_channels*3-1..0],
	rx_enabyteord[number_of_channels-1..0],
	rx_enapatternalign[number_of_channels-1..0],
	rx_invpolarity[number_of_channels-1..0],
	rx_locktodata[number_of_channels-1..0],
	rx_locktorefclk[number_of_channels-1..0],
	rx_phfifordenable[number_of_channels-1..0],
	rx_phfiforeset[number_of_channels-1..0],
	rx_phfifowrdisable[number_of_channels-1..0],
	rx_powerdown[number_of_channels-1..0],
	rx_prbscidenable[number_of_channels-1..0],
	rx_revbitorderwa[number_of_channels-1..0],
	rx_rmfifordena[number_of_channels-1..0],
	rx_rmfiforeset[number_of_channels-1..0],
	rx_rmfifowrena[number_of_channels-1..0],
	rx_seriallpbkin[number_of_channels-1..0],
	tx_bitslipboundaryselect[number_of_channels*5-1..0],
	tx_coreclk[number_of_channels-1..0],
	tx_ctrlenable[number_of_channels*tx_dwidth_factor-1..0],
	tx_datain[tx_channel_width*number_of_channels-1..0],
	tx_datainfull[tx_datainfull_width*number_of_channels-1..0],
	tx_detectrxloop[number_of_channels-1..0],
	tx_digitalreset[tx_digitalreset_port_width-1..0],
	tx_dispval[number_of_channels*tx_dwidth_factor-1..0],
	tx_forcedisp[number_of_channels*tx_dwidth_factor-1..0],
	tx_forcedispcompliance[number_of_channels-1..0],
	tx_forceelecidle[number_of_channels-1..0],
	tx_invpolarity[number_of_channels-1..0],
	tx_phfiforeset[number_of_channels-1..0],
	tx_pll_clkswitch[number_of_tx_pll-1..0],
	tx_pll_inclk1[number_of_tx_pll-1..0],
	tx_revparallellpbken[number_of_channels-1..0],
	tx_revseriallpbkin[number_of_channels-1..0]
)
WITH (
	effective_data_rate,
	elec_idle_infer_enable,
	enable_0ppm,
	equalization_setting,
	equalizer_dcgain_setting,
	gxb_powerdown_width = 1,
	hip_enable,
	loopback_mode,
	number_of_channels = 1,
	number_of_quads = 1,
	number_of_rx_pll = 1,
	number_of_tx_pll = 1,
	operation_mode,
	pll_bandwidth_type,
	pll_control_width = 1,
	pll_divide_by,
	pll_en_switchover,
	pll_inclk1_period,
	pll_inclk_period,
	pll_multiply_by,
	pll_pfd_fb_mode,
	preemphasis_ctrl_1stposttap_setting,
	protocol,
	receiver_termination,
	reconfig_calibration,
	reconfig_dprio_mode,
	reconfig_pll_control_width = 1,
	rx_0ppm_core_clock,
	rx_8b_10b_mode,
	rx_align_loss_sync_error_num,
	rx_align_pattern,
	rx_align_pattern_length,
	rx_allow_align_polarity_inversion,
	rx_allow_pipe_polarity_inversion,
	rx_bitslip_enable,
	rx_byte_order_pad_pattern,
	rx_byte_order_pattern,
	rx_byte_order_pld_ctrl_enable,
	rx_byte_ordering_mode,
	rx_cdrctrl_enable,
	rx_channel_bonding,
	rx_channel_width = 8,
	rx_common_mode,
	rx_dataoutfull_width = 32,
	rx_datapath_low_latency_mode,
	rx_datapath_protocol,
	rx_deskew_pattern,
	rx_digitalreset_port_width = 1,
	rx_disable_running_disp_in_word_align,
	rx_dwidth_factor = 2,
	rx_enable_bit_reversal,
	rx_enable_local_divider,
	rx_enable_lock_to_data_sig,
	rx_enable_lock_to_refclk_sig,
	rx_enable_second_order_loop,
	rx_enable_self_test_mode,
	rx_flip_rx_out,
	rx_force_signal_detect,
	rx_force_signal_detect_dig,
	rx_infiniband_invalid_code,
	rx_insert_pad_on_underflow,
	rx_loop_1_digital_filter,
	rx_num_align_code_groups_in_ordered_set,
	rx_num_align_cons_good_data,
	rx_num_align_cons_pat,
	rx_phfiforegmode,
	rx_ppmselect,
	rx_rate_match_back_to_back,
	rx_rate_match_fifo_mode,
	rx_rate_match_fifo_mode_manual_control,
	rx_rate_match_pattern1,
	rx_rate_match_pattern2,
	rx_rate_match_pattern_size,
	rx_rate_match_reset_enable,
	rx_reconfig_clk_scheme,
	rx_run_length,
	rx_run_length_enable,
	rx_self_test_mode,
	rx_signal_detect_loss_threshold,
	rx_signal_detect_threshold,
	rx_signal_detect_valid_threshold,
	rx_use_align_state_machine,
	rx_use_clkout,
	rx_use_coreclk,
	rx_use_deskew_fifo,
	rx_use_double_data_mode,
	rx_use_external_termination,
	rx_use_pipe8b10binvpolarity,
	rx_word_aligner_num_byte = 1,
	sim_en_pll_fs_res,
	starting_channel_number,
	top_module_name,
	transmitter_termination,
	tx_0ppm_core_clock,
	tx_8b_10b_mode,
	tx_allow_polarity_inversion,
	tx_bitslip_enable,
	tx_channel_bonding,
	tx_channel_width = 8,
	tx_clkout_width = 1,
	tx_common_mode,
	tx_datainfull_width = 22,
	tx_datapath_low_latency_mode,
	tx_digitalreset_port_width = 1,
	tx_dwidth_factor = 2,
	tx_elec_idle_delay,
	tx_enable_bit_reversal,
	tx_enable_idle_selection,
	tx_enable_self_test_mode,
	tx_flip_tx_in,
	tx_force_disparity_mode,
	tx_phfiforegmode,
	tx_reconfig_clk_scheme,
	tx_self_test_mode,
	tx_slew_rate,
	tx_transmit_protocol,
	tx_use_coreclk,
	tx_use_double_data_mode,
	tx_use_external_termination,
	use_calibration_block,
	vod_ctrl_setting
)
RETURNS (
	coreclkout[number_of_quads-1..0],
	hip_tx_clkout[number_of_channels-1..0],
	pipedatavalid[number_of_channels-1..0],
	pipeelecidle[number_of_channels-1..0],
	pipephydonestatus[number_of_channels-1..0],
	pipestatus[number_of_channels*3-1..0],
	pll_locked[pll_control_width-1..0],
	pll_reconfig_done[reconfig_pll_control_width-1..0],
	pll_scandataout[reconfig_pll_control_width-1..0],
	reconfig_fromgxb[5*number_of_quads-1..0],
	rx_a1a2sizeout[number_of_channels*rx_dwidth_factor-1..0],
	rx_a1detect[number_of_channels*rx_word_aligner_num_byte-1..0],
	rx_a2detect[number_of_channels*rx_word_aligner_num_byte-1..0],
	rx_bistdone[number_of_channels-1..0],
	rx_bisterr[number_of_channels-1..0],
	rx_bitslipboundaryselectout[number_of_channels*5-1..0],
	rx_byteorderalignstatus[number_of_channels-1..0],
	rx_channelaligned[number_of_quads-1..0],
	rx_clkout[number_of_channels-1..0],
	rx_ctrldetect[number_of_channels*rx_dwidth_factor-1..0],
	rx_dataout[rx_channel_width*number_of_channels-1..0],
	rx_dataoutfull[rx_dataoutfull_width*number_of_channels-1..0],
	rx_disperr[number_of_channels*rx_dwidth_factor-1..0],
	rx_errdetect[number_of_channels*rx_dwidth_factor-1..0],
	rx_freqlocked[number_of_channels-1..0],
	rx_k1detect[number_of_channels*rx_word_aligner_num_byte-1..0],
	rx_k2detect[number_of_channels*2-1..0],
	rx_patterndetect[number_of_channels*rx_dwidth_factor-1..0],
	rx_phase_comp_fifo_error[number_of_channels-1..0],
	rx_phfifooverflow[number_of_channels-1..0],
	rx_phfifounderflow[number_of_channels-1..0],
	rx_pipebufferstat[number_of_channels*4-1..0],
	rx_recovclkout[number_of_channels-1..0],
	rx_revseriallpbkout[number_of_channels-1..0],
	rx_rlv[number_of_channels-1..0],
	rx_rmfifodatadeleted[number_of_channels*rx_dwidth_factor-1..0],
	rx_rmfifodatainserted[number_of_channels*rx_dwidth_factor-1..0],
	rx_rmfifoempty[number_of_channels-1..0],
	rx_rmfifofull[number_of_channels-1..0],
	rx_runningdisp[number_of_channels*rx_dwidth_factor-1..0],
	rx_signaldetect[number_of_channels-1..0],
	rx_syncstatus[number_of_channels*rx_dwidth_factor-1..0],
	tx_clkout[tx_clkout_width-1..0],
	tx_dataout[number_of_channels-1..0],
	tx_phase_comp_fifo_error[number_of_channels-1..0],
	tx_phfifooverflow[number_of_channels-1..0],
	tx_phfifounderflow[number_of_channels-1..0],
	tx_seriallpbkout[number_of_channels-1..0]
);
