
../repos/sgerbino-table-2fdd8d0/bin/table_callback_test:     file format elf32-littlearm


Disassembly of section .init:

00011a4c <.init>:
   11a4c:	push	{r3, lr}
   11a50:	bl	11b44 <_start@@Base+0x3c>
   11a54:	pop	{r3, pc}

Disassembly of section .plt:

00011a58 <strcmp@plt-0x14>:
   11a58:	push	{lr}		; (str lr, [sp, #-4]!)
   11a5c:	ldr	lr, [pc, #4]	; 11a68 <strcmp@plt-0x4>
   11a60:	add	lr, pc, lr
   11a64:	ldr	pc, [lr, #8]!
   11a68:	muleq	r1, r8, r5

00011a6c <strcmp@plt>:
   11a6c:	add	ip, pc, #0, 12
   11a70:	add	ip, ip, #20, 20	; 0x14000
   11a74:	ldr	pc, [ip, #1432]!	; 0x598

00011a78 <printf@plt>:
   11a78:	add	ip, pc, #0, 12
   11a7c:	add	ip, ip, #20, 20	; 0x14000
   11a80:	ldr	pc, [ip, #1424]!	; 0x590

00011a84 <free@plt>:
   11a84:	add	ip, pc, #0, 12
   11a88:	add	ip, ip, #20, 20	; 0x14000
   11a8c:	ldr	pc, [ip, #1416]!	; 0x588

00011a90 <realloc@plt>:
   11a90:	add	ip, pc, #0, 12
   11a94:	add	ip, ip, #20, 20	; 0x14000
   11a98:	ldr	pc, [ip, #1408]!	; 0x580

00011a9c <strcpy@plt>:
   11a9c:	add	ip, pc, #0, 12
   11aa0:	add	ip, ip, #20, 20	; 0x14000
   11aa4:	ldr	pc, [ip, #1400]!	; 0x578

00011aa8 <puts@plt>:
   11aa8:	add	ip, pc, #0, 12
   11aac:	add	ip, ip, #20, 20	; 0x14000
   11ab0:	ldr	pc, [ip, #1392]!	; 0x570

00011ab4 <malloc@plt>:
   11ab4:	add	ip, pc, #0, 12
   11ab8:	add	ip, ip, #20, 20	; 0x14000
   11abc:	ldr	pc, [ip, #1384]!	; 0x568

00011ac0 <__libc_start_main@plt>:
   11ac0:	add	ip, pc, #0, 12
   11ac4:	add	ip, ip, #20, 20	; 0x14000
   11ac8:	ldr	pc, [ip, #1376]!	; 0x560

00011acc <__gmon_start__@plt>:
   11acc:	add	ip, pc, #0, 12
   11ad0:	add	ip, ip, #20, 20	; 0x14000
   11ad4:	ldr	pc, [ip, #1368]!	; 0x558

00011ad8 <strlen@plt>:
   11ad8:	add	ip, pc, #0, 12
   11adc:	add	ip, ip, #20, 20	; 0x14000
   11ae0:	ldr	pc, [ip, #1360]!	; 0x550

00011ae4 <snprintf@plt>:
   11ae4:	add	ip, pc, #0, 12
   11ae8:	add	ip, ip, #20, 20	; 0x14000
   11aec:	ldr	pc, [ip, #1352]!	; 0x548

00011af0 <__isoc99_sscanf@plt>:
   11af0:	add	ip, pc, #0, 12
   11af4:	add	ip, ip, #20, 20	; 0x14000
   11af8:	ldr	pc, [ip, #1344]!	; 0x540

00011afc <abort@plt>:
   11afc:	add	ip, pc, #0, 12
   11b00:	add	ip, ip, #20, 20	; 0x14000
   11b04:	ldr	pc, [ip, #1336]!	; 0x538

Disassembly of section .text:

00011b08 <_start@@Base>:
   11b08:	mov	fp, #0
   11b0c:	mov	lr, #0
   11b10:	pop	{r1}		; (ldr r1, [sp], #4)
   11b14:	mov	r2, sp
   11b18:	push	{r2}		; (str r2, [sp, #-4]!)
   11b1c:	push	{r0}		; (str r0, [sp, #-4]!)
   11b20:	ldr	ip, [pc, #16]	; 11b38 <_start@@Base+0x30>
   11b24:	push	{ip}		; (str ip, [sp, #-4]!)
   11b28:	ldr	r0, [pc, #12]	; 11b3c <_start@@Base+0x34>
   11b2c:	ldr	r3, [pc, #12]	; 11b40 <_start@@Base+0x38>
   11b30:	bl	11ac0 <__libc_start_main@plt>
   11b34:	bl	11afc <abort@plt>
   11b38:	andeq	r5, r1, r0, lsl r1
   11b3c:	andeq	r1, r1, ip, lsl #24
   11b40:	strheq	r5, [r1], -r0
   11b44:	ldr	r3, [pc, #20]	; 11b60 <_start@@Base+0x58>
   11b48:	ldr	r2, [pc, #20]	; 11b64 <_start@@Base+0x5c>
   11b4c:	add	r3, pc, r3
   11b50:	ldr	r2, [r3, r2]
   11b54:	cmp	r2, #0
   11b58:	bxeq	lr
   11b5c:	b	11acc <__gmon_start__@plt>
   11b60:	andeq	r4, r1, ip, lsr #9
   11b64:	andeq	r0, r0, r0, asr #32
   11b68:	ldr	r0, [pc, #24]	; 11b88 <_start@@Base+0x80>
   11b6c:	ldr	r3, [pc, #24]	; 11b8c <_start@@Base+0x84>
   11b70:	cmp	r3, r0
   11b74:	bxeq	lr
   11b78:	ldr	r3, [pc, #16]	; 11b90 <_start@@Base+0x88>
   11b7c:	cmp	r3, #0
   11b80:	bxeq	lr
   11b84:	bx	r3
   11b88:	andeq	r6, r2, ip, asr #32
   11b8c:	andeq	r6, r2, ip, asr #32
   11b90:	andeq	r0, r0, r0
   11b94:	ldr	r0, [pc, #36]	; 11bc0 <_start@@Base+0xb8>
   11b98:	ldr	r1, [pc, #36]	; 11bc4 <_start@@Base+0xbc>
   11b9c:	sub	r1, r1, r0
   11ba0:	asr	r1, r1, #2
   11ba4:	add	r1, r1, r1, lsr #31
   11ba8:	asrs	r1, r1, #1
   11bac:	bxeq	lr
   11bb0:	ldr	r3, [pc, #16]	; 11bc8 <_start@@Base+0xc0>
   11bb4:	cmp	r3, #0
   11bb8:	bxeq	lr
   11bbc:	bx	r3
   11bc0:	andeq	r6, r2, ip, asr #32
   11bc4:	andeq	r6, r2, ip, asr #32
   11bc8:	andeq	r0, r0, r0
   11bcc:	push	{r4, lr}
   11bd0:	ldr	r4, [pc, #24]	; 11bf0 <_start@@Base+0xe8>
   11bd4:	ldrb	r3, [r4]
   11bd8:	cmp	r3, #0
   11bdc:	popne	{r4, pc}
   11be0:	bl	11b68 <_start@@Base+0x60>
   11be4:	mov	r3, #1
   11be8:	strb	r3, [r4]
   11bec:	pop	{r4, pc}
   11bf0:	andeq	r6, r2, ip, asr #32
   11bf4:	b	11b94 <_start@@Base+0x8c>
   11bf8:	ldr	r1, [sp]
   11bfc:	ldr	r2, [r1]
   11c00:	orr	r3, r2, r3
   11c04:	str	r3, [r1]
   11c08:	bx	lr

00011c0c <main@@Base>:
   11c0c:	strd	r4, [sp, #-16]!
   11c10:	str	r6, [sp, #8]
   11c14:	str	lr, [sp, #12]
   11c18:	sub	sp, sp, #64	; 0x40
   11c1c:	mov	r3, #0
   11c20:	str	r3, [sp, #4]
   11c24:	add	r0, sp, #8
   11c28:	bl	11d78 <table_init@@Base>
   11c2c:	mvn	r3, #0
   11c30:	add	r2, sp, #4
   11c34:	movw	r1, #7160	; 0x1bf8
   11c38:	movt	r1, #1
   11c3c:	add	r0, sp, #8
   11c40:	bl	12418 <table_register_callback@@Base>
   11c44:	add	r0, sp, #8
   11c48:	bl	137c4 <table_add_row@@Base>
   11c4c:	mov	r6, r0
   11c50:	ldr	r3, [sp, #4]
   11c54:	tst	r3, #2
   11c58:	movne	r4, #0
   11c5c:	beq	11d00 <main@@Base+0xf4>
   11c60:	mov	r2, #0
   11c64:	movw	r1, #20808	; 0x5148
   11c68:	movt	r1, #1
   11c6c:	add	r0, sp, #8
   11c70:	bl	1284c <table_add_column@@Base>
   11c74:	mov	r5, r0
   11c78:	ldr	r3, [sp, #4]
   11c7c:	tst	r3, #8
   11c80:	beq	11d14 <main@@Base+0x108>
   11c84:	mov	r3, #42	; 0x2a
   11c88:	mov	r2, r5
   11c8c:	mov	r1, r6
   11c90:	add	r0, sp, #8
   11c94:	bl	14168 <table_set_int@@Base>
   11c98:	ldr	r3, [sp, #4]
   11c9c:	tst	r3, #1
   11ca0:	beq	11d28 <main@@Base+0x11c>
   11ca4:	mov	r1, r6
   11ca8:	add	r0, sp, #8
   11cac:	bl	13888 <table_remove_row@@Base>
   11cb0:	ldr	r3, [sp, #4]
   11cb4:	tst	r3, #4
   11cb8:	beq	11d3c <main@@Base+0x130>
   11cbc:	mov	r1, r5
   11cc0:	add	r0, sp, #8
   11cc4:	bl	1297c <table_remove_column@@Base>
   11cc8:	ldr	r3, [sp, #4]
   11ccc:	tst	r3, #16
   11cd0:	beq	11d50 <main@@Base+0x144>
   11cd4:	add	r0, sp, #8
   11cd8:	bl	11de8 <table_destroy@@Base>
   11cdc:	ldr	r3, [sp, #4]
   11ce0:	tst	r3, #64	; 0x40
   11ce4:	beq	11d64 <main@@Base+0x158>
   11ce8:	mov	r0, r4
   11cec:	add	sp, sp, #64	; 0x40
   11cf0:	ldrd	r4, [sp]
   11cf4:	ldr	r6, [sp, #8]
   11cf8:	add	sp, sp, #12
   11cfc:	pop	{pc}		; (ldr pc, [sp], #4)
   11d00:	movw	r0, #20768	; 0x5120
   11d04:	movt	r0, #1
   11d08:	bl	11aa8 <puts@plt>
   11d0c:	mvn	r4, #0
   11d10:	b	11c60 <main@@Base+0x54>
   11d14:	movw	r0, #20812	; 0x514c
   11d18:	movt	r0, #1
   11d1c:	bl	11aa8 <puts@plt>
   11d20:	mvn	r4, #0
   11d24:	b	11c84 <main@@Base+0x78>
   11d28:	movw	r0, #20856	; 0x5178
   11d2c:	movt	r0, #1
   11d30:	bl	11a78 <printf@plt>
   11d34:	mvn	r4, #0
   11d38:	b	11ca4 <main@@Base+0x98>
   11d3c:	movw	r0, #20900	; 0x51a4
   11d40:	movt	r0, #1
   11d44:	bl	11a78 <printf@plt>
   11d48:	mvn	r4, #0
   11d4c:	b	11cbc <main@@Base+0xb0>
   11d50:	movw	r0, #20944	; 0x51d0
   11d54:	movt	r0, #1
   11d58:	bl	11a78 <printf@plt>
   11d5c:	mvn	r4, #0
   11d60:	b	11cd4 <main@@Base+0xc8>
   11d64:	movw	r0, #20992	; 0x5200
   11d68:	movt	r0, #1
   11d6c:	bl	11a78 <printf@plt>
   11d70:	mvn	r4, #0
   11d74:	b	11ce8 <main@@Base+0xdc>

00011d78 <table_init@@Base>:
   11d78:	mov	r3, #0
   11d7c:	str	r3, [r0]
   11d80:	str	r3, [r0, #4]
   11d84:	str	r3, [r0, #12]
   11d88:	mov	r2, #10
   11d8c:	str	r2, [r0, #8]
   11d90:	str	r3, [r0, #16]
   11d94:	str	r3, [r0, #20]
   11d98:	str	r3, [r0, #28]
   11d9c:	mov	r1, #20
   11da0:	str	r1, [r0, #24]
   11da4:	str	r3, [r0, #36]	; 0x24
   11da8:	str	r3, [r0, #40]	; 0x28
   11dac:	str	r3, [r0, #44]	; 0x2c
   11db0:	str	r3, [r0, #32]
   11db4:	str	r3, [r0, #52]	; 0x34
   11db8:	str	r2, [r0, #48]	; 0x30
   11dbc:	bx	lr

00011dc0 <table_new@@Base>:
   11dc0:	str	r4, [sp, #-8]!
   11dc4:	str	lr, [sp, #4]
   11dc8:	mov	r0, #56	; 0x38
   11dcc:	bl	11ab4 <malloc@plt>
   11dd0:	mov	r4, r0
   11dd4:	bl	11d78 <table_init@@Base>
   11dd8:	mov	r0, r4
   11ddc:	ldr	r4, [sp]
   11de0:	add	sp, sp, #4
   11de4:	pop	{pc}		; (ldr pc, [sp], #4)

00011de8 <table_destroy@@Base>:
   11de8:	strd	r4, [sp, #-16]!
   11dec:	str	r6, [sp, #8]
   11df0:	str	lr, [sp, #12]
   11df4:	subs	r4, r0, #0
   11df8:	beq	11eb8 <table_destroy@@Base+0xd0>
   11dfc:	mov	r3, #64	; 0x40
   11e00:	mvn	r2, #0
   11e04:	mov	r1, r2
   11e08:	mov	r0, r4
   11e0c:	bl	12684 <table_notify@@Base>
   11e10:	mov	r0, r4
   11e14:	bl	137bc <table_get_row_length@@Base>
   11e18:	subs	r6, r0, #0
   11e1c:	ble	11e3c <table_destroy@@Base+0x54>
   11e20:	mov	r5, #0
   11e24:	mov	r1, r5
   11e28:	mov	r0, r4
   11e2c:	bl	13750 <table_row_destroy@@Base>
   11e30:	add	r5, r5, #1
   11e34:	cmp	r6, r5
   11e38:	bne	11e24 <table_destroy@@Base+0x3c>
   11e3c:	ldr	r0, [r4, #16]
   11e40:	cmp	r0, #0
   11e44:	beq	11e4c <table_destroy@@Base+0x64>
   11e48:	bl	11a84 <free@plt>
   11e4c:	mov	r0, r4
   11e50:	bl	127b8 <table_get_column_length@@Base>
   11e54:	subs	r6, r0, #0
   11e58:	ble	11e78 <table_destroy@@Base+0x90>
   11e5c:	mov	r5, #0
   11e60:	mov	r1, r5
   11e64:	mov	r0, r4
   11e68:	bl	1278c <table_column_destroy@@Base>
   11e6c:	add	r5, r5, #1
   11e70:	cmp	r6, r5
   11e74:	bne	11e60 <table_destroy@@Base+0x78>
   11e78:	ldr	r0, [r4]
   11e7c:	cmp	r0, #0
   11e80:	beq	11e88 <table_destroy@@Base+0xa0>
   11e84:	bl	11a84 <free@plt>
   11e88:	ldr	r0, [r4, #36]	; 0x24
   11e8c:	cmp	r0, #0
   11e90:	beq	11e98 <table_destroy@@Base+0xb0>
   11e94:	bl	11a84 <free@plt>
   11e98:	ldr	r0, [r4, #40]	; 0x28
   11e9c:	cmp	r0, #0
   11ea0:	beq	11ea8 <table_destroy@@Base+0xc0>
   11ea4:	bl	11a84 <free@plt>
   11ea8:	ldr	r0, [r4, #44]	; 0x2c
   11eac:	cmp	r0, #0
   11eb0:	beq	11eb8 <table_destroy@@Base+0xd0>
   11eb4:	bl	11a84 <free@plt>
   11eb8:	ldrd	r4, [sp]
   11ebc:	ldr	r6, [sp, #8]
   11ec0:	add	sp, sp, #12
   11ec4:	pop	{pc}		; (ldr pc, [sp], #4)

00011ec8 <table_delete@@Base>:
   11ec8:	str	r4, [sp, #-8]!
   11ecc:	str	lr, [sp, #4]
   11ed0:	mov	r4, r0
   11ed4:	bl	11de8 <table_destroy@@Base>
   11ed8:	mov	r0, r4
   11edc:	bl	11a84 <free@plt>
   11ee0:	ldr	r4, [sp]
   11ee4:	add	sp, sp, #4
   11ee8:	pop	{pc}		; (ldr pc, [sp], #4)

00011eec <table_dupe@@Base>:
   11eec:	strd	r4, [sp, #-28]!	; 0xffffffe4
   11ef0:	strd	r6, [sp, #8]
   11ef4:	strd	r8, [sp, #16]
   11ef8:	str	lr, [sp, #24]
   11efc:	sub	sp, sp, #20
   11f00:	mov	r6, r0
   11f04:	bl	137bc <table_get_row_length@@Base>
   11f08:	mov	r9, r0
   11f0c:	mov	r0, r6
   11f10:	bl	127b8 <table_get_column_length@@Base>
   11f14:	mov	r7, r0
   11f18:	bl	11dc0 <table_new@@Base>
   11f1c:	mov	r8, r0
   11f20:	cmp	r7, #0
   11f24:	ble	11f64 <table_dupe@@Base+0x78>
   11f28:	mov	r4, #0
   11f2c:	mov	r1, r4
   11f30:	mov	r0, r6
   11f34:	bl	12b24 <table_get_column_name@@Base>
   11f38:	mov	r5, r0
   11f3c:	mov	r1, r4
   11f40:	mov	r0, r6
   11f44:	bl	12838 <table_get_column_data_type@@Base>
   11f48:	mov	r2, r0
   11f4c:	mov	r1, r5
   11f50:	mov	r0, r8
   11f54:	bl	1284c <table_add_column@@Base>
   11f58:	add	r4, r4, #1
   11f5c:	cmp	r7, r4
   11f60:	bne	11f2c <table_dupe@@Base+0x40>
   11f64:	cmp	r9, #0
   11f68:	ble	123d0 <table_dupe@@Base+0x4e4>
   11f6c:	mov	r5, #0
   11f70:	b	123b8 <table_dupe@@Base+0x4cc>
   11f74:	mov	r2, r4
   11f78:	mov	r1, r5
   11f7c:	mov	r0, r6
   11f80:	bl	134a0 <table_get_int@@Base>
   11f84:	mov	r3, r0
   11f88:	mov	r2, r4
   11f8c:	mov	r1, r5
   11f90:	mov	r0, r8
   11f94:	bl	14168 <table_set_int@@Base>
   11f98:	add	r4, r4, #1
   11f9c:	cmp	r7, r4
   11fa0:	beq	123ac <table_dupe@@Base+0x4c0>
   11fa4:	mov	r1, r4
   11fa8:	mov	r0, r6
   11fac:	bl	12838 <table_get_column_data_type@@Base>
   11fb0:	cmp	r0, #23
   11fb4:	ldrls	pc, [pc, r0, lsl #2]
   11fb8:	b	11f98 <table_dupe@@Base+0xac>
   11fbc:	andeq	r1, r1, r4, ror pc
   11fc0:	andeq	r2, r1, ip, lsl r0
   11fc4:	andeq	r2, r1, r4, asr #32
   11fc8:	andeq	r2, r1, ip, rrx
   11fcc:	muleq	r1, r4, r0
   11fd0:	strheq	r2, [r1], -ip
   11fd4:	andeq	r2, r1, r4, ror #1
   11fd8:	andeq	r2, r1, ip, lsl #2
   11fdc:	andeq	r2, r1, r4, lsr r1
   11fe0:	andeq	r2, r1, ip, asr r1
   11fe4:	andeq	r2, r1, r4, lsl #3
   11fe8:	andeq	r2, r1, ip, lsr #3
   11fec:	ldrdeq	r2, [r1], -r4
   11ff0:	strdeq	r2, [r1], -ip
   11ff4:	andeq	r2, r1, r4, lsr #4
   11ff8:	andeq	r2, r1, ip, asr #4
   11ffc:	muleq	r1, ip, r2
   12000:	andeq	r2, r1, r0, asr #5
   12004:	andeq	r2, r1, r4, ror #5
   12008:	andeq	r2, r1, r0, lsr r3
   1200c:	andeq	r2, r1, r8, asr r3
   12010:	andeq	r2, r1, r4, ror r2
   12014:	andeq	r2, r1, r8, lsl #6
   12018:	andeq	r2, r1, r0, lsl #7
   1201c:	mov	r2, r4
   12020:	mov	r1, r5
   12024:	mov	r0, r6
   12028:	bl	134bc <table_get_uint@@Base>
   1202c:	mov	r3, r0
   12030:	mov	r2, r4
   12034:	mov	r1, r5
   12038:	mov	r0, r8
   1203c:	bl	1418c <table_set_uint@@Base>
   12040:	b	11f98 <table_dupe@@Base+0xac>
   12044:	mov	r2, r4
   12048:	mov	r1, r5
   1204c:	mov	r0, r6
   12050:	bl	134d8 <table_get_int8@@Base>
   12054:	mov	r3, r0
   12058:	mov	r2, r4
   1205c:	mov	r1, r5
   12060:	mov	r0, r8
   12064:	bl	141b0 <table_set_int8@@Base>
   12068:	b	11f98 <table_dupe@@Base+0xac>
   1206c:	mov	r2, r4
   12070:	mov	r1, r5
   12074:	mov	r0, r6
   12078:	bl	134f4 <table_get_uint8@@Base>
   1207c:	mov	r3, r0
   12080:	mov	r2, r4
   12084:	mov	r1, r5
   12088:	mov	r0, r8
   1208c:	bl	141d4 <table_set_uint8@@Base>
   12090:	b	11f98 <table_dupe@@Base+0xac>
   12094:	mov	r2, r4
   12098:	mov	r1, r5
   1209c:	mov	r0, r6
   120a0:	bl	13510 <table_get_int16@@Base>
   120a4:	mov	r3, r0
   120a8:	mov	r2, r4
   120ac:	mov	r1, r5
   120b0:	mov	r0, r8
   120b4:	bl	141f8 <table_set_int16@@Base>
   120b8:	b	11f98 <table_dupe@@Base+0xac>
   120bc:	mov	r2, r4
   120c0:	mov	r1, r5
   120c4:	mov	r0, r6
   120c8:	bl	1352c <table_get_uint16@@Base>
   120cc:	mov	r3, r0
   120d0:	mov	r2, r4
   120d4:	mov	r1, r5
   120d8:	mov	r0, r8
   120dc:	bl	1421c <table_set_uint16@@Base>
   120e0:	b	11f98 <table_dupe@@Base+0xac>
   120e4:	mov	r2, r4
   120e8:	mov	r1, r5
   120ec:	mov	r0, r6
   120f0:	bl	13548 <table_get_int32@@Base>
   120f4:	mov	r3, r0
   120f8:	mov	r2, r4
   120fc:	mov	r1, r5
   12100:	mov	r0, r8
   12104:	bl	14240 <table_set_int32@@Base>
   12108:	b	11f98 <table_dupe@@Base+0xac>
   1210c:	mov	r2, r4
   12110:	mov	r1, r5
   12114:	mov	r0, r6
   12118:	bl	13564 <table_get_uint32@@Base>
   1211c:	mov	r3, r0
   12120:	mov	r2, r4
   12124:	mov	r1, r5
   12128:	mov	r0, r8
   1212c:	bl	14264 <table_set_uint32@@Base>
   12130:	b	11f98 <table_dupe@@Base+0xac>
   12134:	mov	r2, r4
   12138:	mov	r1, r5
   1213c:	mov	r0, r6
   12140:	bl	13580 <table_get_int64@@Base>
   12144:	strd	r0, [sp]
   12148:	mov	r2, r4
   1214c:	mov	r1, r5
   12150:	mov	r0, r8
   12154:	bl	14288 <table_set_int64@@Base>
   12158:	b	11f98 <table_dupe@@Base+0xac>
   1215c:	mov	r2, r4
   12160:	mov	r1, r5
   12164:	mov	r0, r6
   12168:	bl	1359c <table_get_uint64@@Base>
   1216c:	strd	r0, [sp]
   12170:	mov	r2, r4
   12174:	mov	r1, r5
   12178:	mov	r0, r8
   1217c:	bl	142a8 <table_set_uint64@@Base>
   12180:	b	11f98 <table_dupe@@Base+0xac>
   12184:	mov	r2, r4
   12188:	mov	r1, r5
   1218c:	mov	r0, r6
   12190:	bl	135b8 <table_get_short@@Base>
   12194:	mov	r3, r0
   12198:	mov	r2, r4
   1219c:	mov	r1, r5
   121a0:	mov	r0, r8
   121a4:	bl	142c8 <table_set_short@@Base>
   121a8:	b	11f98 <table_dupe@@Base+0xac>
   121ac:	mov	r2, r4
   121b0:	mov	r1, r5
   121b4:	mov	r0, r6
   121b8:	bl	135d4 <table_get_ushort@@Base>
   121bc:	mov	r3, r0
   121c0:	mov	r2, r4
   121c4:	mov	r1, r5
   121c8:	mov	r0, r8
   121cc:	bl	142ec <table_set_ushort@@Base>
   121d0:	b	11f98 <table_dupe@@Base+0xac>
   121d4:	mov	r2, r4
   121d8:	mov	r1, r5
   121dc:	mov	r0, r6
   121e0:	bl	135f0 <table_get_long@@Base>
   121e4:	mov	r3, r0
   121e8:	mov	r2, r4
   121ec:	mov	r1, r5
   121f0:	mov	r0, r8
   121f4:	bl	14310 <table_set_long@@Base>
   121f8:	b	11f98 <table_dupe@@Base+0xac>
   121fc:	mov	r2, r4
   12200:	mov	r1, r5
   12204:	mov	r0, r6
   12208:	bl	1360c <table_get_ulong@@Base>
   1220c:	mov	r3, r0
   12210:	mov	r2, r4
   12214:	mov	r1, r5
   12218:	mov	r0, r8
   1221c:	bl	14334 <table_set_ulong@@Base>
   12220:	b	11f98 <table_dupe@@Base+0xac>
   12224:	mov	r2, r4
   12228:	mov	r1, r5
   1222c:	mov	r0, r6
   12230:	bl	13628 <table_get_llong@@Base>
   12234:	strd	r0, [sp]
   12238:	mov	r2, r4
   1223c:	mov	r1, r5
   12240:	mov	r0, r8
   12244:	bl	14358 <table_set_llong@@Base>
   12248:	b	11f98 <table_dupe@@Base+0xac>
   1224c:	mov	r2, r4
   12250:	mov	r1, r5
   12254:	mov	r0, r6
   12258:	bl	13644 <table_get_ullong@@Base>
   1225c:	strd	r0, [sp]
   12260:	mov	r2, r4
   12264:	mov	r1, r5
   12268:	mov	r0, r8
   1226c:	bl	14378 <table_set_ullong@@Base>
   12270:	b	11f98 <table_dupe@@Base+0xac>
   12274:	mov	r2, r4
   12278:	mov	r1, r5
   1227c:	mov	r0, r6
   12280:	bl	136ec <table_get_string@@Base>
   12284:	mov	r3, r0
   12288:	mov	r2, r4
   1228c:	mov	r1, r5
   12290:	mov	r0, r8
   12294:	bl	14404 <table_set_string@@Base>
   12298:	b	11f98 <table_dupe@@Base+0xac>
   1229c:	mov	r2, r4
   122a0:	mov	r1, r5
   122a4:	mov	r0, r6
   122a8:	bl	13660 <table_get_float@@Base>
   122ac:	mov	r2, r4
   122b0:	mov	r1, r5
   122b4:	mov	r0, r8
   122b8:	bl	14398 <table_set_float@@Base>
   122bc:	b	11f98 <table_dupe@@Base+0xac>
   122c0:	mov	r2, r4
   122c4:	mov	r1, r5
   122c8:	mov	r0, r6
   122cc:	bl	1367c <table_get_double@@Base>
   122d0:	mov	r2, r4
   122d4:	mov	r1, r5
   122d8:	mov	r0, r8
   122dc:	bl	143bc <table_set_double@@Base>
   122e0:	b	11f98 <table_dupe@@Base+0xac>
   122e4:	mov	r2, r4
   122e8:	mov	r1, r5
   122ec:	mov	r0, r6
   122f0:	bl	13698 <table_get_ldouble@@Base>
   122f4:	mov	r2, r4
   122f8:	mov	r1, r5
   122fc:	mov	r0, r8
   12300:	bl	143e0 <table_set_ldouble@@Base>
   12304:	b	11f98 <table_dupe@@Base+0xac>
   12308:	mov	r2, r4
   1230c:	mov	r1, r5
   12310:	mov	r0, r6
   12314:	bl	13484 <table_get_bool@@Base>
   12318:	mov	r3, r0
   1231c:	mov	r2, r4
   12320:	mov	r1, r5
   12324:	mov	r0, r8
   12328:	bl	14144 <table_set_bool@@Base>
   1232c:	b	11f98 <table_dupe@@Base+0xac>
   12330:	mov	r2, r4
   12334:	mov	r1, r5
   12338:	mov	r0, r6
   1233c:	bl	136b4 <table_get_char@@Base>
   12340:	mov	r3, r0
   12344:	mov	r2, r4
   12348:	mov	r1, r5
   1234c:	mov	r0, r8
   12350:	bl	14420 <table_set_char@@Base>
   12354:	b	11f98 <table_dupe@@Base+0xac>
   12358:	mov	r2, r4
   1235c:	mov	r1, r5
   12360:	mov	r0, r6
   12364:	bl	136d0 <table_get_uchar@@Base>
   12368:	mov	r3, r0
   1236c:	mov	r2, r4
   12370:	mov	r1, r5
   12374:	mov	r0, r8
   12378:	bl	14444 <table_set_uchar@@Base>
   1237c:	b	11f98 <table_dupe@@Base+0xac>
   12380:	mov	r2, r4
   12384:	mov	r1, r5
   12388:	mov	r0, r6
   1238c:	bl	13704 <table_get_ptr@@Base>
   12390:	str	r0, [sp, #12]
   12394:	add	r3, sp, #12
   12398:	mov	r2, r4
   1239c:	mov	r1, r5
   123a0:	mov	r0, r8
   123a4:	bl	14468 <table_set_ptr@@Base>
   123a8:	b	11f98 <table_dupe@@Base+0xac>
   123ac:	add	r5, r5, #1
   123b0:	cmp	r9, r5
   123b4:	beq	123d0 <table_dupe@@Base+0x4e4>
   123b8:	mov	r0, r8
   123bc:	bl	137c4 <table_add_row@@Base>
   123c0:	cmp	r7, #0
   123c4:	ble	123ac <table_dupe@@Base+0x4c0>
   123c8:	mov	r4, #0
   123cc:	b	11fa4 <table_dupe@@Base+0xb8>
   123d0:	mov	r0, r8
   123d4:	add	sp, sp, #20
   123d8:	ldrd	r4, [sp]
   123dc:	ldrd	r6, [sp, #8]
   123e0:	ldrd	r8, [sp, #16]
   123e4:	add	sp, sp, #24
   123e8:	pop	{pc}		; (ldr pc, [sp], #4)

000123ec <table_get_major_version@@Base>:
   123ec:	mov	r0, #0
   123f0:	bx	lr

000123f4 <table_get_minor_version@@Base>:
   123f4:	mov	r0, #0
   123f8:	bx	lr

000123fc <table_get_patch_version@@Base>:
   123fc:	mov	r0, #0
   12400:	bx	lr

00012404 <table_get_version@@Base>:
   12404:	movw	r0, #21100	; 0x526c
   12408:	movt	r0, #1
   1240c:	bx	lr

00012410 <table_get_callback_length@@Base>:
   12410:	ldr	r0, [r0, #32]
   12414:	bx	lr

00012418 <table_register_callback@@Base>:
   12418:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1241c:	strd	r6, [sp, #8]
   12420:	str	r8, [sp, #16]
   12424:	str	lr, [sp, #20]
   12428:	ldr	r5, [r0, #32]
   1242c:	cmp	r5, #0
   12430:	ble	1248c <table_register_callback@@Base+0x74>
   12434:	ldr	lr, [r0, #36]	; 0x24
   12438:	sub	lr, lr, #4
   1243c:	mov	ip, #0
   12440:	b	12450 <table_register_callback@@Base+0x38>
   12444:	add	ip, ip, #1
   12448:	cmp	ip, r5
   1244c:	beq	1248c <table_register_callback@@Base+0x74>
   12450:	lsl	r6, ip, #2
   12454:	ldr	r4, [lr, #4]!
   12458:	cmp	r1, r4
   1245c:	bne	12444 <table_register_callback@@Base+0x2c>
   12460:	ldr	r4, [r0, #40]	; 0x28
   12464:	ldr	r4, [r4, ip, lsl #2]
   12468:	cmp	r2, r4
   1246c:	bne	12444 <table_register_callback@@Base+0x2c>
   12470:	cmp	ip, #0
   12474:	ble	1248c <table_register_callback@@Base+0x74>
   12478:	ldr	r2, [r0, #44]	; 0x2c
   1247c:	ldr	r8, [r2, r6]
   12480:	orr	r8, r8, r3
   12484:	str	r8, [r2, r6]
   12488:	b	124d8 <table_register_callback@@Base+0xc0>
   1248c:	mov	r8, r3
   12490:	mov	r7, r2
   12494:	mov	r6, r1
   12498:	mov	r4, r0
   1249c:	ldr	r1, [r0, #48]	; 0x30
   124a0:	udiv	r3, r5, r1
   124a4:	mls	r5, r1, r3, r5
   124a8:	cmp	r5, #0
   124ac:	beq	124ec <table_register_callback@@Base+0xd4>
   124b0:	ldr	r3, [r4, #32]
   124b4:	ldr	r2, [r4, #36]	; 0x24
   124b8:	str	r6, [r2, r3, lsl #2]
   124bc:	ldr	r2, [r4, #40]	; 0x28
   124c0:	str	r7, [r2, r3, lsl #2]
   124c4:	ldr	r2, [r4, #44]	; 0x2c
   124c8:	str	r8, [r2, r3, lsl #2]
   124cc:	ldr	r3, [r4, #32]
   124d0:	add	r3, r3, #1
   124d4:	str	r3, [r4, #32]
   124d8:	ldrd	r4, [sp]
   124dc:	ldrd	r6, [sp, #8]
   124e0:	ldr	r8, [sp, #16]
   124e4:	add	sp, sp, #20
   124e8:	pop	{pc}		; (ldr pc, [sp], #4)
   124ec:	ldr	r3, [r0, #52]	; 0x34
   124f0:	add	r1, r1, r3
   124f4:	str	r1, [r0, #52]	; 0x34
   124f8:	lsl	r1, r1, #2
   124fc:	ldr	r0, [r0, #36]	; 0x24
   12500:	bl	11a90 <realloc@plt>
   12504:	str	r0, [r4, #36]	; 0x24
   12508:	ldr	r1, [r4, #52]	; 0x34
   1250c:	lsl	r1, r1, #2
   12510:	ldr	r0, [r4, #40]	; 0x28
   12514:	bl	11a90 <realloc@plt>
   12518:	str	r0, [r4, #40]	; 0x28
   1251c:	ldr	r1, [r4, #52]	; 0x34
   12520:	lsl	r1, r1, #2
   12524:	ldr	r0, [r4, #44]	; 0x2c
   12528:	bl	11a90 <realloc@plt>
   1252c:	str	r0, [r4, #44]	; 0x2c
   12530:	b	124b0 <table_register_callback@@Base+0x98>

00012534 <table_unregister_callback@@Base>:
   12534:	strd	r4, [sp, #-16]!
   12538:	str	r6, [sp, #8]
   1253c:	str	lr, [sp, #12]
   12540:	ldr	lr, [r0, #32]
   12544:	cmp	lr, #0
   12548:	ble	125f4 <table_unregister_callback@@Base+0xc0>
   1254c:	ldr	r4, [r0, #36]	; 0x24
   12550:	sub	r4, r4, #4
   12554:	mov	r3, #0
   12558:	b	12568 <table_unregister_callback@@Base+0x34>
   1255c:	add	r3, r3, #1
   12560:	cmp	r3, lr
   12564:	beq	125f4 <table_unregister_callback@@Base+0xc0>
   12568:	ldr	r5, [r4, #4]!
   1256c:	cmp	r1, r5
   12570:	bne	1255c <table_unregister_callback@@Base+0x28>
   12574:	ldr	r5, [r0, #40]	; 0x28
   12578:	ldr	r5, [r5, r3, lsl #2]
   1257c:	cmp	r2, r5
   12580:	bne	1255c <table_unregister_callback@@Base+0x28>
   12584:	cmn	r3, #1
   12588:	beq	125f4 <table_unregister_callback@@Base+0xc0>
   1258c:	sub	r1, lr, #1
   12590:	cmp	r1, r3
   12594:	ble	125dc <table_unregister_callback@@Base+0xa8>
   12598:	add	r2, r3, #1
   1259c:	lsl	r2, r2, #2
   125a0:	ldr	r1, [r0, #36]	; 0x24
   125a4:	ldr	ip, [r1, r2]
   125a8:	str	ip, [r1, r3, lsl #2]
   125ac:	ldr	r1, [r0, #40]	; 0x28
   125b0:	ldr	ip, [r1, r2]
   125b4:	str	ip, [r1, r3, lsl #2]
   125b8:	ldr	r1, [r0, #44]	; 0x2c
   125bc:	ldr	ip, [r1, r2]
   125c0:	str	ip, [r1, r3, lsl #2]
   125c4:	add	r3, r3, #1
   125c8:	ldr	r1, [r0, #32]
   125cc:	sub	r1, r1, #1
   125d0:	add	r2, r2, #4
   125d4:	cmp	r1, r3
   125d8:	bgt	125a0 <table_unregister_callback@@Base+0x6c>
   125dc:	str	r1, [r0, #32]
   125e0:	ldr	r2, [r0, #48]	; 0x30
   125e4:	udiv	r3, r1, r2
   125e8:	mls	r1, r2, r3, r1
   125ec:	cmp	r1, #0
   125f0:	beq	12604 <table_unregister_callback@@Base+0xd0>
   125f4:	ldrd	r4, [sp]
   125f8:	ldr	r6, [sp, #8]
   125fc:	add	sp, sp, #12
   12600:	pop	{pc}		; (ldr pc, [sp], #4)
   12604:	mov	r4, r0
   12608:	ldr	r1, [r0, #52]	; 0x34
   1260c:	sub	r1, r1, r2
   12610:	str	r1, [r0, #52]	; 0x34
   12614:	cmp	r1, #0
   12618:	beq	12658 <table_unregister_callback@@Base+0x124>
   1261c:	lsl	r1, r1, #2
   12620:	ldr	r0, [r0, #36]	; 0x24
   12624:	bl	11a90 <realloc@plt>
   12628:	str	r0, [r4, #36]	; 0x24
   1262c:	ldr	r1, [r4, #52]	; 0x34
   12630:	lsl	r1, r1, #2
   12634:	ldr	r0, [r4, #40]	; 0x28
   12638:	bl	11a90 <realloc@plt>
   1263c:	str	r0, [r4, #40]	; 0x28
   12640:	ldr	r1, [r4, #52]	; 0x34
   12644:	lsl	r1, r1, #2
   12648:	ldr	r0, [r4, #44]	; 0x2c
   1264c:	bl	11a90 <realloc@plt>
   12650:	str	r0, [r4, #44]	; 0x2c
   12654:	b	125f4 <table_unregister_callback@@Base+0xc0>
   12658:	ldr	r0, [r0, #36]	; 0x24
   1265c:	bl	11a84 <free@plt>
   12660:	ldr	r0, [r4, #40]	; 0x28
   12664:	bl	11a84 <free@plt>
   12668:	ldr	r0, [r4, #44]	; 0x2c
   1266c:	bl	11a84 <free@plt>
   12670:	mov	r3, #0
   12674:	str	r3, [r4, #36]	; 0x24
   12678:	str	r3, [r4, #40]	; 0x28
   1267c:	str	r3, [r4, #44]	; 0x2c
   12680:	b	125f4 <table_unregister_callback@@Base+0xc0>

00012684 <table_notify@@Base>:
   12684:	ldr	ip, [r0, #32]
   12688:	cmp	ip, #0
   1268c:	bxle	lr
   12690:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12694:	strd	r6, [sp, #8]
   12698:	strd	r8, [sp, #16]
   1269c:	str	lr, [sp, #24]
   126a0:	sub	sp, sp, #12
   126a4:	mov	r6, r3
   126a8:	mov	r8, r2
   126ac:	mov	r7, r1
   126b0:	mov	r5, r0
   126b4:	mov	r4, #0
   126b8:	b	126cc <table_notify@@Base+0x48>
   126bc:	add	r4, r4, #1
   126c0:	ldr	r0, [r5, #32]
   126c4:	cmp	r0, r4
   126c8:	ble	12708 <table_notify@@Base+0x84>
   126cc:	ldr	r0, [r5, #44]	; 0x2c
   126d0:	ldr	r0, [r0, r4, lsl #2]
   126d4:	tst	r6, r0
   126d8:	beq	126bc <table_notify@@Base+0x38>
   126dc:	ldr	r3, [r5, #36]	; 0x24
   126e0:	ldr	r2, [r5, #40]	; 0x28
   126e4:	ldr	r2, [r2, r4, lsl #2]
   126e8:	str	r2, [sp]
   126ec:	ldr	r9, [r3, r4, lsl #2]
   126f0:	mov	r3, r6
   126f4:	mov	r2, r8
   126f8:	mov	r1, r7
   126fc:	mov	r0, r5
   12700:	blx	r9
   12704:	b	126bc <table_notify@@Base+0x38>
   12708:	add	sp, sp, #12
   1270c:	ldrd	r4, [sp]
   12710:	ldrd	r6, [sp, #8]
   12714:	ldrd	r8, [sp, #16]
   12718:	add	sp, sp, #24
   1271c:	pop	{pc}		; (ldr pc, [sp], #4)

00012720 <table_column_init@@Base>:
   12720:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12724:	strd	r6, [sp, #8]
   12728:	str	r8, [sp, #16]
   1272c:	str	lr, [sp, #20]
   12730:	mov	r7, r2
   12734:	mov	r8, r3
   12738:	add	r1, r1, r1, lsl #1
   1273c:	lsl	r4, r1, #2
   12740:	ldr	r6, [r0]
   12744:	add	r5, r6, r4
   12748:	mov	r0, r2
   1274c:	bl	11ad8 <strlen@plt>
   12750:	add	r0, r0, #1
   12754:	bl	11ab4 <malloc@plt>
   12758:	str	r0, [r6, r4]
   1275c:	cmp	r0, #0
   12760:	beq	1276c <table_column_init@@Base+0x4c>
   12764:	mov	r1, r7
   12768:	bl	11a9c <strcpy@plt>
   1276c:	str	r8, [r5, #4]
   12770:	ldr	r3, [sp, #24]
   12774:	str	r3, [r5, #8]
   12778:	ldrd	r4, [sp]
   1277c:	ldrd	r6, [sp, #8]
   12780:	ldr	r8, [sp, #16]
   12784:	add	sp, sp, #20
   12788:	pop	{pc}		; (ldr pc, [sp], #4)

0001278c <table_column_destroy@@Base>:
   1278c:	ldr	r3, [r0]
   12790:	add	r1, r1, r1, lsl #1
   12794:	ldr	r0, [r3, r1, lsl #2]
   12798:	cmp	r0, #0
   1279c:	bxeq	lr
   127a0:	str	r4, [sp, #-8]!
   127a4:	str	lr, [sp, #4]
   127a8:	bl	11a84 <free@plt>
   127ac:	ldr	r4, [sp]
   127b0:	add	sp, sp, #4
   127b4:	pop	{pc}		; (ldr pc, [sp], #4)

000127b8 <table_get_column_length@@Base>:
   127b8:	ldr	r0, [r0, #4]
   127bc:	bx	lr

000127c0 <table_get_column@@Base>:
   127c0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   127c4:	strd	r6, [sp, #8]
   127c8:	str	r8, [sp, #16]
   127cc:	str	lr, [sp, #20]
   127d0:	ldr	r7, [r0, #4]
   127d4:	cmp	r7, #0
   127d8:	ble	12814 <table_get_column@@Base+0x54>
   127dc:	mov	r6, r1
   127e0:	ldr	r5, [r0]
   127e4:	mov	r4, #0
   127e8:	mov	r1, r6
   127ec:	ldr	r0, [r5]
   127f0:	bl	11a6c <strcmp@plt>
   127f4:	cmp	r0, #0
   127f8:	beq	12818 <table_get_column@@Base+0x58>
   127fc:	add	r4, r4, #1
   12800:	add	r5, r5, #12
   12804:	cmp	r4, r7
   12808:	bne	127e8 <table_get_column@@Base+0x28>
   1280c:	mvn	r4, #0
   12810:	b	12820 <table_get_column@@Base+0x60>
   12814:	mov	r4, #0
   12818:	cmp	r4, r7
   1281c:	mvneq	r4, #0
   12820:	mov	r0, r4
   12824:	ldrd	r4, [sp]
   12828:	ldrd	r6, [sp, #8]
   1282c:	ldr	r8, [sp, #16]
   12830:	add	sp, sp, #20
   12834:	pop	{pc}		; (ldr pc, [sp], #4)

00012838 <table_get_column_data_type@@Base>:
   12838:	ldr	r3, [r0]
   1283c:	add	r1, r1, r1, lsl #1
   12840:	add	r3, r3, r1, lsl #2
   12844:	ldr	r0, [r3, #4]
   12848:	bx	lr

0001284c <table_add_column@@Base>:
   1284c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12850:	strd	r6, [sp, #8]
   12854:	strd	r8, [sp, #16]
   12858:	str	lr, [sp, #24]
   1285c:	sub	sp, sp, #12
   12860:	mov	r4, r0
   12864:	mov	r7, r1
   12868:	mov	r6, r2
   1286c:	ldr	r1, [r0, #8]
   12870:	ldr	r2, [r0, #4]
   12874:	udiv	r3, r2, r1
   12878:	mls	r3, r1, r3, r2
   1287c:	cmp	r3, #0
   12880:	beq	12914 <table_add_column@@Base+0xc8>
   12884:	mov	r0, r4
   12888:	bl	137bc <table_get_row_length@@Base>
   1288c:	mov	r8, r0
   12890:	ldr	r9, [r4, #4]
   12894:	mov	r0, r6
   12898:	bl	132d4 <table_get_default_compare_function_for_data_type@@Base>
   1289c:	str	r0, [sp]
   128a0:	mov	r3, r6
   128a4:	mov	r2, r7
   128a8:	mov	r1, r9
   128ac:	mov	r0, r4
   128b0:	bl	12720 <table_column_init@@Base>
   128b4:	cmp	r8, #0
   128b8:	ble	128dc <table_add_column@@Base+0x90>
   128bc:	mov	r5, #0
   128c0:	mov	r2, r9
   128c4:	mov	r1, r5
   128c8:	mov	r0, r4
   128cc:	bl	14ffc <table_cell_init@@Base>
   128d0:	add	r5, r5, #1
   128d4:	cmp	r8, r5
   128d8:	bne	128c0 <table_add_column@@Base+0x74>
   128dc:	mov	r3, #8
   128e0:	ldr	r2, [r4, #4]
   128e4:	mvn	r1, #0
   128e8:	mov	r0, r4
   128ec:	bl	12684 <table_notify@@Base>
   128f0:	ldr	r0, [r4, #4]
   128f4:	add	r3, r0, #1
   128f8:	str	r3, [r4, #4]
   128fc:	add	sp, sp, #12
   12900:	ldrd	r4, [sp]
   12904:	ldrd	r6, [sp, #8]
   12908:	ldrd	r8, [sp, #16]
   1290c:	add	sp, sp, #24
   12910:	pop	{pc}		; (ldr pc, [sp], #4)
   12914:	ldr	r3, [r0, #12]
   12918:	add	r1, r1, r3
   1291c:	str	r1, [r0, #12]
   12920:	add	r1, r1, r1, lsl #1
   12924:	lsl	r1, r1, #2
   12928:	ldr	r0, [r0]
   1292c:	bl	11a90 <realloc@plt>
   12930:	str	r0, [r4]
   12934:	mov	r0, r4
   12938:	bl	137bc <table_get_row_length@@Base>
   1293c:	subs	r9, r0, #0
   12940:	ble	12884 <table_add_column@@Base+0x38>
   12944:	mov	r5, #0
   12948:	mov	r1, r5
   1294c:	mov	r0, r4
   12950:	bl	139b4 <table_get_row_ptr@@Base>
   12954:	mov	r8, r0
   12958:	ldr	r1, [r4, #12]
   1295c:	lsl	r1, r1, #2
   12960:	ldr	r0, [r0]
   12964:	bl	11a90 <realloc@plt>
   12968:	str	r0, [r8]
   1296c:	add	r5, r5, #1
   12970:	cmp	r9, r5
   12974:	bne	12948 <table_add_column@@Base+0xfc>
   12978:	b	12884 <table_add_column@@Base+0x38>

0001297c <table_remove_column@@Base>:
   1297c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   12980:	strd	r6, [sp, #8]
   12984:	strd	r8, [sp, #16]
   12988:	str	sl, [sp, #24]
   1298c:	str	lr, [sp, #28]
   12990:	mov	r4, r0
   12994:	mov	r5, r1
   12998:	bl	1278c <table_column_destroy@@Base>
   1299c:	ldr	r6, [r4, #4]
   129a0:	sub	r7, r6, #1
   129a4:	cmp	r5, r7
   129a8:	bge	129f0 <table_remove_column@@Base+0x74>
   129ac:	add	r2, r5, r5, lsl #1
   129b0:	lsl	r2, r2, #2
   129b4:	mov	r8, r7
   129b8:	mov	r0, r5
   129bc:	ldr	r3, [r4]
   129c0:	add	r1, r3, r2
   129c4:	add	r2, r2, #12
   129c8:	add	r3, r3, r2
   129cc:	ldr	lr, [r3]
   129d0:	ldr	ip, [r3, #4]
   129d4:	ldr	r3, [r3, #8]
   129d8:	str	lr, [r1]
   129dc:	str	ip, [r1, #4]
   129e0:	str	r3, [r1, #8]
   129e4:	add	r0, r0, #1
   129e8:	cmp	r8, r0
   129ec:	bne	129bc <table_remove_column@@Base+0x40>
   129f0:	mov	r0, r4
   129f4:	bl	137bc <table_get_row_length@@Base>
   129f8:	subs	r9, r0, #0
   129fc:	ble	12a6c <table_remove_column@@Base+0xf0>
   12a00:	lsl	sl, r5, #2
   12a04:	mov	r8, #0
   12a08:	sub	r6, r6, #1
   12a0c:	b	12a1c <table_remove_column@@Base+0xa0>
   12a10:	add	r8, r8, #1
   12a14:	cmp	r9, r8
   12a18:	beq	12a6c <table_remove_column@@Base+0xf0>
   12a1c:	mov	r2, r5
   12a20:	mov	r1, r8
   12a24:	mov	r0, r4
   12a28:	bl	1501c <table_cell_destroy@@Base>
   12a2c:	mov	r1, r8
   12a30:	mov	r0, r4
   12a34:	bl	139b4 <table_get_row_ptr@@Base>
   12a38:	cmp	r5, r7
   12a3c:	bge	12a10 <table_remove_column@@Base+0x94>
   12a40:	mov	r3, sl
   12a44:	mov	r2, r5
   12a48:	ldr	r1, [r0]
   12a4c:	add	ip, r1, r3
   12a50:	add	r3, r3, #4
   12a54:	ldr	r1, [r1, r3]
   12a58:	str	r1, [ip]
   12a5c:	add	r2, r2, #1
   12a60:	cmp	r6, r2
   12a64:	bne	12a48 <table_remove_column@@Base+0xcc>
   12a68:	b	12a10 <table_remove_column@@Base+0x94>
   12a6c:	ldr	r3, [r4, #4]
   12a70:	sub	r3, r3, #1
   12a74:	str	r3, [r4, #4]
   12a78:	ldr	r1, [r4, #8]
   12a7c:	udiv	r2, r3, r1
   12a80:	mls	r3, r1, r2, r3
   12a84:	cmp	r3, #0
   12a88:	beq	12abc <table_remove_column@@Base+0x140>
   12a8c:	mov	r3, #16
   12a90:	mov	r2, r5
   12a94:	mvn	r1, #0
   12a98:	mov	r0, r4
   12a9c:	bl	12684 <table_notify@@Base>
   12aa0:	mov	r0, #0
   12aa4:	ldrd	r4, [sp]
   12aa8:	ldrd	r6, [sp, #8]
   12aac:	ldrd	r8, [sp, #16]
   12ab0:	ldr	sl, [sp, #24]
   12ab4:	add	sp, sp, #28
   12ab8:	pop	{pc}		; (ldr pc, [sp], #4)
   12abc:	ldr	r3, [r4, #12]
   12ac0:	sub	r1, r3, r1
   12ac4:	str	r1, [r4, #12]
   12ac8:	add	r1, r1, r1, lsl #1
   12acc:	lsl	r1, r1, #2
   12ad0:	ldr	r0, [r4]
   12ad4:	bl	11a90 <realloc@plt>
   12ad8:	str	r0, [r4]
   12adc:	mov	r0, r4
   12ae0:	bl	137bc <table_get_row_length@@Base>
   12ae4:	subs	r8, r0, #0
   12ae8:	ble	12a8c <table_remove_column@@Base+0x110>
   12aec:	mov	r6, #0
   12af0:	mov	r1, r6
   12af4:	mov	r0, r4
   12af8:	bl	139b4 <table_get_row_ptr@@Base>
   12afc:	mov	r7, r0
   12b00:	ldr	r1, [r4, #12]
   12b04:	lsl	r1, r1, #2
   12b08:	ldr	r0, [r0]
   12b0c:	bl	11a90 <realloc@plt>
   12b10:	str	r0, [r7]
   12b14:	add	r6, r6, #1
   12b18:	cmp	r8, r6
   12b1c:	bne	12af0 <table_remove_column@@Base+0x174>
   12b20:	b	12a8c <table_remove_column@@Base+0x110>

00012b24 <table_get_column_name@@Base>:
   12b24:	ldr	r3, [r0]
   12b28:	add	r1, r1, r1, lsl #1
   12b2c:	ldr	r0, [r3, r1, lsl #2]
   12b30:	bx	lr

00012b34 <table_get_col_ptr@@Base>:
   12b34:	add	r1, r1, r1, lsl #1
   12b38:	ldr	r0, [r0]
   12b3c:	add	r0, r0, r1, lsl #2
   12b40:	bx	lr

00012b44 <table_get_column_compare_function@@Base>:
   12b44:	ldr	r3, [r0]
   12b48:	add	r1, r1, r1, lsl #1
   12b4c:	add	r3, r3, r1, lsl #2
   12b50:	ldr	r0, [r3, #8]
   12b54:	bx	lr

00012b58 <table_set_column_compare_function@@Base>:
   12b58:	ldr	r3, [r0]
   12b5c:	add	r1, r1, r1, lsl #1
   12b60:	add	r3, r3, r1, lsl #2
   12b64:	str	r2, [r3, #8]
   12b68:	bx	lr

00012b6c <table_compare_bool@@Base>:
   12b6c:	cmp	r0, #0
   12b70:	beq	12b9c <table_compare_bool@@Base+0x30>
   12b74:	cmp	r1, #0
   12b78:	beq	12bac <table_compare_bool@@Base+0x40>
   12b7c:	ldrb	r0, [r0]
   12b80:	ldrb	r1, [r1]
   12b84:	cmp	r0, r1
   12b88:	bhi	12bb4 <table_compare_bool@@Base+0x48>
   12b8c:	cmp	r0, r1
   12b90:	movcs	r0, #0
   12b94:	mvncc	r0, #0
   12b98:	bx	lr
   12b9c:	adds	r0, r1, #0
   12ba0:	movne	r0, #1
   12ba4:	rsb	r0, r0, #0
   12ba8:	bx	lr
   12bac:	mov	r0, #1
   12bb0:	bx	lr
   12bb4:	mov	r0, #1
   12bb8:	bx	lr

00012bbc <table_compare_int@@Base>:
   12bbc:	cmp	r0, #0
   12bc0:	beq	12bec <table_compare_int@@Base+0x30>
   12bc4:	cmp	r1, #0
   12bc8:	beq	12bfc <table_compare_int@@Base+0x40>
   12bcc:	ldr	r0, [r0]
   12bd0:	ldr	r1, [r1]
   12bd4:	cmp	r0, r1
   12bd8:	bgt	12c04 <table_compare_int@@Base+0x48>
   12bdc:	cmp	r0, r1
   12be0:	movge	r0, #0
   12be4:	mvnlt	r0, #0
   12be8:	bx	lr
   12bec:	adds	r0, r1, #0
   12bf0:	movne	r0, #1
   12bf4:	rsb	r0, r0, #0
   12bf8:	bx	lr
   12bfc:	mov	r0, #1
   12c00:	bx	lr
   12c04:	mov	r0, #1
   12c08:	bx	lr

00012c0c <table_compare_uint@@Base>:
   12c0c:	cmp	r0, #0
   12c10:	beq	12c3c <table_compare_uint@@Base+0x30>
   12c14:	cmp	r1, #0
   12c18:	beq	12c4c <table_compare_uint@@Base+0x40>
   12c1c:	ldr	r0, [r0]
   12c20:	ldr	r1, [r1]
   12c24:	cmp	r0, r1
   12c28:	bhi	12c54 <table_compare_uint@@Base+0x48>
   12c2c:	cmp	r0, r1
   12c30:	movcs	r0, #0
   12c34:	mvncc	r0, #0
   12c38:	bx	lr
   12c3c:	adds	r0, r1, #0
   12c40:	movne	r0, #1
   12c44:	rsb	r0, r0, #0
   12c48:	bx	lr
   12c4c:	mov	r0, #1
   12c50:	bx	lr
   12c54:	mov	r0, #1
   12c58:	bx	lr

00012c5c <table_compare_int8@@Base>:
   12c5c:	cmp	r0, #0
   12c60:	beq	12c8c <table_compare_int8@@Base+0x30>
   12c64:	cmp	r1, #0
   12c68:	beq	12c9c <table_compare_int8@@Base+0x40>
   12c6c:	ldrsb	r0, [r0]
   12c70:	ldrsb	r1, [r1]
   12c74:	cmp	r0, r1
   12c78:	bgt	12ca4 <table_compare_int8@@Base+0x48>
   12c7c:	cmp	r0, r1
   12c80:	movge	r0, #0
   12c84:	mvnlt	r0, #0
   12c88:	bx	lr
   12c8c:	adds	r0, r1, #0
   12c90:	movne	r0, #1
   12c94:	rsb	r0, r0, #0
   12c98:	bx	lr
   12c9c:	mov	r0, #1
   12ca0:	bx	lr
   12ca4:	mov	r0, #1
   12ca8:	bx	lr

00012cac <table_compare_uint8@@Base>:
   12cac:	cmp	r0, #0
   12cb0:	beq	12cdc <table_compare_uint8@@Base+0x30>
   12cb4:	cmp	r1, #0
   12cb8:	beq	12cec <table_compare_uint8@@Base+0x40>
   12cbc:	ldrb	r0, [r0]
   12cc0:	ldrb	r1, [r1]
   12cc4:	cmp	r0, r1
   12cc8:	bhi	12cf4 <table_compare_uint8@@Base+0x48>
   12ccc:	cmp	r0, r1
   12cd0:	movcs	r0, #0
   12cd4:	mvncc	r0, #0
   12cd8:	bx	lr
   12cdc:	adds	r0, r1, #0
   12ce0:	movne	r0, #1
   12ce4:	rsb	r0, r0, #0
   12ce8:	bx	lr
   12cec:	mov	r0, #1
   12cf0:	bx	lr
   12cf4:	mov	r0, #1
   12cf8:	bx	lr

00012cfc <table_compare_int16@@Base>:
   12cfc:	cmp	r0, #0
   12d00:	beq	12d2c <table_compare_int16@@Base+0x30>
   12d04:	cmp	r1, #0
   12d08:	beq	12d3c <table_compare_int16@@Base+0x40>
   12d0c:	ldrsh	r0, [r0]
   12d10:	ldrsh	r1, [r1]
   12d14:	cmp	r0, r1
   12d18:	bgt	12d44 <table_compare_int16@@Base+0x48>
   12d1c:	cmp	r0, r1
   12d20:	movge	r0, #0
   12d24:	mvnlt	r0, #0
   12d28:	bx	lr
   12d2c:	adds	r0, r1, #0
   12d30:	movne	r0, #1
   12d34:	rsb	r0, r0, #0
   12d38:	bx	lr
   12d3c:	mov	r0, #1
   12d40:	bx	lr
   12d44:	mov	r0, #1
   12d48:	bx	lr

00012d4c <table_compare_uint16@@Base>:
   12d4c:	cmp	r0, #0
   12d50:	beq	12d7c <table_compare_uint16@@Base+0x30>
   12d54:	cmp	r1, #0
   12d58:	beq	12d8c <table_compare_uint16@@Base+0x40>
   12d5c:	ldrh	r0, [r0]
   12d60:	ldrh	r1, [r1]
   12d64:	cmp	r0, r1
   12d68:	bhi	12d94 <table_compare_uint16@@Base+0x48>
   12d6c:	cmp	r0, r1
   12d70:	movcs	r0, #0
   12d74:	mvncc	r0, #0
   12d78:	bx	lr
   12d7c:	adds	r0, r1, #0
   12d80:	movne	r0, #1
   12d84:	rsb	r0, r0, #0
   12d88:	bx	lr
   12d8c:	mov	r0, #1
   12d90:	bx	lr
   12d94:	mov	r0, #1
   12d98:	bx	lr

00012d9c <table_compare_int32@@Base>:
   12d9c:	cmp	r0, #0
   12da0:	beq	12dcc <table_compare_int32@@Base+0x30>
   12da4:	cmp	r1, #0
   12da8:	beq	12ddc <table_compare_int32@@Base+0x40>
   12dac:	ldr	r0, [r0]
   12db0:	ldr	r1, [r1]
   12db4:	cmp	r0, r1
   12db8:	bgt	12de4 <table_compare_int32@@Base+0x48>
   12dbc:	cmp	r0, r1
   12dc0:	movge	r0, #0
   12dc4:	mvnlt	r0, #0
   12dc8:	bx	lr
   12dcc:	adds	r0, r1, #0
   12dd0:	movne	r0, #1
   12dd4:	rsb	r0, r0, #0
   12dd8:	bx	lr
   12ddc:	mov	r0, #1
   12de0:	bx	lr
   12de4:	mov	r0, #1
   12de8:	bx	lr

00012dec <table_compare_uint32@@Base>:
   12dec:	cmp	r0, #0
   12df0:	beq	12e1c <table_compare_uint32@@Base+0x30>
   12df4:	cmp	r1, #0
   12df8:	beq	12e2c <table_compare_uint32@@Base+0x40>
   12dfc:	ldr	r0, [r0]
   12e00:	ldr	r1, [r1]
   12e04:	cmp	r0, r1
   12e08:	bhi	12e34 <table_compare_uint32@@Base+0x48>
   12e0c:	cmp	r0, r1
   12e10:	movcs	r0, #0
   12e14:	mvncc	r0, #0
   12e18:	bx	lr
   12e1c:	adds	r0, r1, #0
   12e20:	movne	r0, #1
   12e24:	rsb	r0, r0, #0
   12e28:	bx	lr
   12e2c:	mov	r0, #1
   12e30:	bx	lr
   12e34:	mov	r0, #1
   12e38:	bx	lr

00012e3c <table_compare_int64@@Base>:
   12e3c:	cmp	r0, #0
   12e40:	beq	12e84 <table_compare_int64@@Base+0x48>
   12e44:	cmp	r1, #0
   12e48:	beq	12e94 <table_compare_int64@@Base+0x58>
   12e4c:	strd	r4, [sp, #-8]!
   12e50:	ldrd	r4, [r0]
   12e54:	ldrd	r2, [r1]
   12e58:	cmp	r2, r4
   12e5c:	sbcs	r1, r3, r5
   12e60:	movlt	r0, #1
   12e64:	blt	12e78 <table_compare_int64@@Base+0x3c>
   12e68:	cmp	r4, r2
   12e6c:	sbcs	r3, r5, r3
   12e70:	mvnlt	r0, #0
   12e74:	movge	r0, #0
   12e78:	ldrd	r4, [sp]
   12e7c:	add	sp, sp, #8
   12e80:	bx	lr
   12e84:	adds	r1, r1, #0
   12e88:	movne	r1, #1
   12e8c:	rsb	r0, r1, #0
   12e90:	bx	lr
   12e94:	mov	r0, #1
   12e98:	bx	lr

00012e9c <table_compare_uint64@@Base>:
   12e9c:	cmp	r0, #0
   12ea0:	beq	12edc <table_compare_uint64@@Base+0x40>
   12ea4:	cmp	r1, #0
   12ea8:	beq	12eec <table_compare_uint64@@Base+0x50>
   12eac:	strd	r4, [sp, #-8]!
   12eb0:	ldrd	r4, [r0]
   12eb4:	ldrd	r2, [r1]
   12eb8:	cmp	r5, r3
   12ebc:	cmpeq	r4, r2
   12ec0:	movhi	r0, #1
   12ec4:	bhi	12ed0 <table_compare_uint64@@Base+0x34>
   12ec8:	mvncc	r0, #0
   12ecc:	movcs	r0, #0
   12ed0:	ldrd	r4, [sp]
   12ed4:	add	sp, sp, #8
   12ed8:	bx	lr
   12edc:	adds	r1, r1, #0
   12ee0:	movne	r1, #1
   12ee4:	rsb	r0, r1, #0
   12ee8:	bx	lr
   12eec:	mov	r0, #1
   12ef0:	bx	lr

00012ef4 <table_compare_short@@Base>:
   12ef4:	cmp	r0, #0
   12ef8:	beq	12f24 <table_compare_short@@Base+0x30>
   12efc:	cmp	r1, #0
   12f00:	beq	12f34 <table_compare_short@@Base+0x40>
   12f04:	ldrsh	r0, [r0]
   12f08:	ldrsh	r1, [r1]
   12f0c:	cmp	r0, r1
   12f10:	bgt	12f3c <table_compare_short@@Base+0x48>
   12f14:	cmp	r0, r1
   12f18:	movge	r0, #0
   12f1c:	mvnlt	r0, #0
   12f20:	bx	lr
   12f24:	adds	r0, r1, #0
   12f28:	movne	r0, #1
   12f2c:	rsb	r0, r0, #0
   12f30:	bx	lr
   12f34:	mov	r0, #1
   12f38:	bx	lr
   12f3c:	mov	r0, #1
   12f40:	bx	lr

00012f44 <table_compare_ushort@@Base>:
   12f44:	cmp	r0, #0
   12f48:	beq	12f74 <table_compare_ushort@@Base+0x30>
   12f4c:	cmp	r1, #0
   12f50:	beq	12f84 <table_compare_ushort@@Base+0x40>
   12f54:	ldrh	r0, [r0]
   12f58:	ldrh	r1, [r1]
   12f5c:	cmp	r0, r1
   12f60:	bhi	12f8c <table_compare_ushort@@Base+0x48>
   12f64:	cmp	r0, r1
   12f68:	movcs	r0, #0
   12f6c:	mvncc	r0, #0
   12f70:	bx	lr
   12f74:	adds	r0, r1, #0
   12f78:	movne	r0, #1
   12f7c:	rsb	r0, r0, #0
   12f80:	bx	lr
   12f84:	mov	r0, #1
   12f88:	bx	lr
   12f8c:	mov	r0, #1
   12f90:	bx	lr

00012f94 <table_compare_long@@Base>:
   12f94:	cmp	r0, #0
   12f98:	beq	12fc4 <table_compare_long@@Base+0x30>
   12f9c:	cmp	r1, #0
   12fa0:	beq	12fd4 <table_compare_long@@Base+0x40>
   12fa4:	ldr	r0, [r0]
   12fa8:	ldr	r1, [r1]
   12fac:	cmp	r0, r1
   12fb0:	bgt	12fdc <table_compare_long@@Base+0x48>
   12fb4:	cmp	r0, r1
   12fb8:	movge	r0, #0
   12fbc:	mvnlt	r0, #0
   12fc0:	bx	lr
   12fc4:	adds	r0, r1, #0
   12fc8:	movne	r0, #1
   12fcc:	rsb	r0, r0, #0
   12fd0:	bx	lr
   12fd4:	mov	r0, #1
   12fd8:	bx	lr
   12fdc:	mov	r0, #1
   12fe0:	bx	lr

00012fe4 <table_compare_ulong@@Base>:
   12fe4:	cmp	r0, #0
   12fe8:	beq	13014 <table_compare_ulong@@Base+0x30>
   12fec:	cmp	r1, #0
   12ff0:	beq	13024 <table_compare_ulong@@Base+0x40>
   12ff4:	ldr	r0, [r0]
   12ff8:	ldr	r1, [r1]
   12ffc:	cmp	r0, r1
   13000:	bhi	1302c <table_compare_ulong@@Base+0x48>
   13004:	cmp	r0, r1
   13008:	movcs	r0, #0
   1300c:	mvncc	r0, #0
   13010:	bx	lr
   13014:	adds	r0, r1, #0
   13018:	movne	r0, #1
   1301c:	rsb	r0, r0, #0
   13020:	bx	lr
   13024:	mov	r0, #1
   13028:	bx	lr
   1302c:	mov	r0, #1
   13030:	bx	lr

00013034 <table_compare_llong@@Base>:
   13034:	cmp	r0, #0
   13038:	beq	1307c <table_compare_llong@@Base+0x48>
   1303c:	cmp	r1, #0
   13040:	beq	1308c <table_compare_llong@@Base+0x58>
   13044:	strd	r4, [sp, #-8]!
   13048:	ldrd	r4, [r0]
   1304c:	ldrd	r2, [r1]
   13050:	cmp	r2, r4
   13054:	sbcs	r1, r3, r5
   13058:	movlt	r0, #1
   1305c:	blt	13070 <table_compare_llong@@Base+0x3c>
   13060:	cmp	r4, r2
   13064:	sbcs	r3, r5, r3
   13068:	mvnlt	r0, #0
   1306c:	movge	r0, #0
   13070:	ldrd	r4, [sp]
   13074:	add	sp, sp, #8
   13078:	bx	lr
   1307c:	adds	r1, r1, #0
   13080:	movne	r1, #1
   13084:	rsb	r0, r1, #0
   13088:	bx	lr
   1308c:	mov	r0, #1
   13090:	bx	lr

00013094 <table_compare_ullong@@Base>:
   13094:	cmp	r0, #0
   13098:	beq	130c4 <table_compare_ullong@@Base+0x30>
   1309c:	cmp	r1, #0
   130a0:	beq	130d4 <table_compare_ullong@@Base+0x40>
   130a4:	ldr	r0, [r0]
   130a8:	ldr	r1, [r1]
   130ac:	cmp	r0, r1
   130b0:	bhi	130dc <table_compare_ullong@@Base+0x48>
   130b4:	cmp	r0, r1
   130b8:	movcs	r0, #0
   130bc:	mvncc	r0, #0
   130c0:	bx	lr
   130c4:	adds	r0, r1, #0
   130c8:	movne	r0, #1
   130cc:	rsb	r0, r0, #0
   130d0:	bx	lr
   130d4:	mov	r0, #1
   130d8:	bx	lr
   130dc:	mov	r0, #1
   130e0:	bx	lr

000130e4 <table_compare_float@@Base>:
   130e4:	cmp	r0, #0
   130e8:	beq	13114 <table_compare_float@@Base+0x30>
   130ec:	cmp	r1, #0
   130f0:	beq	13124 <table_compare_float@@Base+0x40>
   130f4:	vldr	s14, [r0]
   130f8:	vldr	s15, [r1]
   130fc:	vcmpe.f32	s14, s15
   13100:	vmrs	APSR_nzcv, fpscr
   13104:	bgt	1312c <table_compare_float@@Base+0x48>
   13108:	mvnmi	r0, #0
   1310c:	movpl	r0, #0
   13110:	bx	lr
   13114:	adds	r1, r1, #0
   13118:	movne	r1, #1
   1311c:	rsb	r0, r1, #0
   13120:	bx	lr
   13124:	mov	r0, #1
   13128:	bx	lr
   1312c:	mov	r0, #1
   13130:	bx	lr

00013134 <table_compare_double@@Base>:
   13134:	cmp	r0, #0
   13138:	beq	13164 <table_compare_double@@Base+0x30>
   1313c:	cmp	r1, #0
   13140:	beq	13174 <table_compare_double@@Base+0x40>
   13144:	vldr	d6, [r0]
   13148:	vldr	d7, [r1]
   1314c:	vcmpe.f64	d6, d7
   13150:	vmrs	APSR_nzcv, fpscr
   13154:	bgt	1317c <table_compare_double@@Base+0x48>
   13158:	mvnmi	r0, #0
   1315c:	movpl	r0, #0
   13160:	bx	lr
   13164:	adds	r1, r1, #0
   13168:	movne	r1, #1
   1316c:	rsb	r0, r1, #0
   13170:	bx	lr
   13174:	mov	r0, #1
   13178:	bx	lr
   1317c:	mov	r0, #1
   13180:	bx	lr

00013184 <table_compare_ldouble@@Base>:
   13184:	cmp	r0, #0
   13188:	beq	131b4 <table_compare_ldouble@@Base+0x30>
   1318c:	cmp	r1, #0
   13190:	beq	131c4 <table_compare_ldouble@@Base+0x40>
   13194:	vldr	d6, [r0]
   13198:	vldr	d7, [r1]
   1319c:	vcmpe.f64	d6, d7
   131a0:	vmrs	APSR_nzcv, fpscr
   131a4:	bgt	131cc <table_compare_ldouble@@Base+0x48>
   131a8:	mvnmi	r0, #0
   131ac:	movpl	r0, #0
   131b0:	bx	lr
   131b4:	adds	r1, r1, #0
   131b8:	movne	r1, #1
   131bc:	rsb	r0, r1, #0
   131c0:	bx	lr
   131c4:	mov	r0, #1
   131c8:	bx	lr
   131cc:	mov	r0, #1
   131d0:	bx	lr

000131d4 <table_compare_char@@Base>:
   131d4:	cmp	r0, #0
   131d8:	beq	13204 <table_compare_char@@Base+0x30>
   131dc:	cmp	r1, #0
   131e0:	beq	13214 <table_compare_char@@Base+0x40>
   131e4:	ldrb	r0, [r0]
   131e8:	ldrb	r1, [r1]
   131ec:	cmp	r0, r1
   131f0:	bhi	1321c <table_compare_char@@Base+0x48>
   131f4:	cmp	r0, r1
   131f8:	movcs	r0, #0
   131fc:	mvncc	r0, #0
   13200:	bx	lr
   13204:	adds	r0, r1, #0
   13208:	movne	r0, #1
   1320c:	rsb	r0, r0, #0
   13210:	bx	lr
   13214:	mov	r0, #1
   13218:	bx	lr
   1321c:	mov	r0, #1
   13220:	bx	lr

00013224 <table_compare_uchar@@Base>:
   13224:	cmp	r0, #0
   13228:	beq	13254 <table_compare_uchar@@Base+0x30>
   1322c:	cmp	r1, #0
   13230:	beq	13264 <table_compare_uchar@@Base+0x40>
   13234:	ldrb	r0, [r0]
   13238:	ldrb	r1, [r1]
   1323c:	cmp	r0, r1
   13240:	bhi	1326c <table_compare_uchar@@Base+0x48>
   13244:	cmp	r0, r1
   13248:	movcs	r0, #0
   1324c:	mvncc	r0, #0
   13250:	bx	lr
   13254:	adds	r0, r1, #0
   13258:	movne	r0, #1
   1325c:	rsb	r0, r0, #0
   13260:	bx	lr
   13264:	mov	r0, #1
   13268:	bx	lr
   1326c:	mov	r0, #1
   13270:	bx	lr

00013274 <table_compare_ptr@@Base>:
   13274:	cmp	r0, r1
   13278:	bhi	1328c <table_compare_ptr@@Base+0x18>
   1327c:	cmp	r0, r1
   13280:	movcs	r0, #0
   13284:	mvncc	r0, #0
   13288:	bx	lr
   1328c:	mov	r0, #1
   13290:	bx	lr

00013294 <table_compare_string@@Base>:
   13294:	cmp	r0, #0
   13298:	beq	132bc <table_compare_string@@Base+0x28>
   1329c:	cmp	r1, #0
   132a0:	beq	132cc <table_compare_string@@Base+0x38>
   132a4:	str	r4, [sp, #-8]!
   132a8:	str	lr, [sp, #4]
   132ac:	bl	11a6c <strcmp@plt>
   132b0:	ldr	r4, [sp]
   132b4:	add	sp, sp, #4
   132b8:	pop	{pc}		; (ldr pc, [sp], #4)
   132bc:	adds	r1, r1, #0
   132c0:	movne	r1, #1
   132c4:	rsb	r0, r1, #0
   132c8:	bx	lr
   132cc:	mov	r0, #1
   132d0:	bx	lr

000132d4 <table_get_default_compare_function_for_data_type@@Base>:
   132d4:	cmp	r0, #23
   132d8:	ldrls	pc, [pc, r0, lsl #2]
   132dc:	b	13460 <table_get_default_compare_function_for_data_type@@Base+0x18c>
   132e0:	andeq	r3, r1, r0, asr #6
   132e4:	andeq	r3, r1, ip, asr #6
   132e8:	andeq	r3, r1, r8, asr r3
   132ec:	andeq	r3, r1, r4, ror #6
   132f0:	andeq	r3, r1, r0, ror r3
   132f4:	andeq	r3, r1, ip, ror r3
   132f8:	andeq	r3, r1, r8, lsl #7
   132fc:	muleq	r1, r4, r3
   13300:	andeq	r3, r1, r0, lsr #7
   13304:	andeq	r3, r1, ip, lsr #7
   13308:			; <UNDEFINED> instruction: 0x000133b8
   1330c:	andeq	r3, r1, r4, asr #7
   13310:	ldrdeq	r3, [r1], -r0
   13314:	ldrdeq	r3, [r1], -ip
   13318:	andeq	r3, r1, r8, ror #7
   1331c:	strdeq	r3, [r1], -r4
   13320:	andeq	r3, r1, ip, lsl #8
   13324:	andeq	r3, r1, r8, lsl r4
   13328:	andeq	r3, r1, r4, lsr #8
   1332c:	andeq	r3, r1, ip, lsr r4
   13330:	andeq	r3, r1, r8, asr #8
   13334:	andeq	r3, r1, r0, lsl #8
   13338:	andeq	r3, r1, r0, lsr r4
   1333c:	andeq	r3, r1, r4, asr r4
   13340:	movw	r0, #11196	; 0x2bbc
   13344:	movt	r0, #1
   13348:	bx	lr
   1334c:	movw	r0, #11276	; 0x2c0c
   13350:	movt	r0, #1
   13354:	bx	lr
   13358:	movw	r0, #11356	; 0x2c5c
   1335c:	movt	r0, #1
   13360:	bx	lr
   13364:	movw	r0, #11436	; 0x2cac
   13368:	movt	r0, #1
   1336c:	bx	lr
   13370:	movw	r0, #11516	; 0x2cfc
   13374:	movt	r0, #1
   13378:	bx	lr
   1337c:	movw	r0, #11596	; 0x2d4c
   13380:	movt	r0, #1
   13384:	bx	lr
   13388:	movw	r0, #11676	; 0x2d9c
   1338c:	movt	r0, #1
   13390:	bx	lr
   13394:	movw	r0, #11756	; 0x2dec
   13398:	movt	r0, #1
   1339c:	bx	lr
   133a0:	movw	r0, #11836	; 0x2e3c
   133a4:	movt	r0, #1
   133a8:	bx	lr
   133ac:	movw	r0, #11932	; 0x2e9c
   133b0:	movt	r0, #1
   133b4:	bx	lr
   133b8:	movw	r0, #12020	; 0x2ef4
   133bc:	movt	r0, #1
   133c0:	bx	lr
   133c4:	movw	r0, #12100	; 0x2f44
   133c8:	movt	r0, #1
   133cc:	bx	lr
   133d0:	movw	r0, #12180	; 0x2f94
   133d4:	movt	r0, #1
   133d8:	bx	lr
   133dc:	movw	r0, #12260	; 0x2fe4
   133e0:	movt	r0, #1
   133e4:	bx	lr
   133e8:	movw	r0, #12340	; 0x3034
   133ec:	movt	r0, #1
   133f0:	bx	lr
   133f4:	movw	r0, #12436	; 0x3094
   133f8:	movt	r0, #1
   133fc:	bx	lr
   13400:	movw	r0, #12948	; 0x3294
   13404:	movt	r0, #1
   13408:	bx	lr
   1340c:	movw	r0, #12516	; 0x30e4
   13410:	movt	r0, #1
   13414:	bx	lr
   13418:	movw	r0, #12596	; 0x3134
   1341c:	movt	r0, #1
   13420:	bx	lr
   13424:	movw	r0, #12676	; 0x3184
   13428:	movt	r0, #1
   1342c:	bx	lr
   13430:	movw	r0, #11116	; 0x2b6c
   13434:	movt	r0, #1
   13438:	bx	lr
   1343c:	movw	r0, #12756	; 0x31d4
   13440:	movt	r0, #1
   13444:	bx	lr
   13448:	movw	r0, #12836	; 0x3224
   1344c:	movt	r0, #1
   13450:	bx	lr
   13454:	movw	r0, #12916	; 0x3274
   13458:	movt	r0, #1
   1345c:	bx	lr
   13460:	mov	r0, #0
   13464:	bx	lr

00013468 <table_get@@Base>:
   13468:	str	r4, [sp, #-8]!
   1346c:	str	lr, [sp, #4]
   13470:	bl	14fd8 <table_get_cell_ptr@@Base>
   13474:	ldr	r0, [r0]
   13478:	ldr	r4, [sp]
   1347c:	add	sp, sp, #4
   13480:	pop	{pc}		; (ldr pc, [sp], #4)

00013484 <table_get_bool@@Base>:
   13484:	str	r4, [sp, #-8]!
   13488:	str	lr, [sp, #4]
   1348c:	bl	13468 <table_get@@Base>
   13490:	ldrb	r0, [r0]
   13494:	ldr	r4, [sp]
   13498:	add	sp, sp, #4
   1349c:	pop	{pc}		; (ldr pc, [sp], #4)

000134a0 <table_get_int@@Base>:
   134a0:	str	r4, [sp, #-8]!
   134a4:	str	lr, [sp, #4]
   134a8:	bl	13468 <table_get@@Base>
   134ac:	ldr	r0, [r0]
   134b0:	ldr	r4, [sp]
   134b4:	add	sp, sp, #4
   134b8:	pop	{pc}		; (ldr pc, [sp], #4)

000134bc <table_get_uint@@Base>:
   134bc:	str	r4, [sp, #-8]!
   134c0:	str	lr, [sp, #4]
   134c4:	bl	13468 <table_get@@Base>
   134c8:	ldr	r0, [r0]
   134cc:	ldr	r4, [sp]
   134d0:	add	sp, sp, #4
   134d4:	pop	{pc}		; (ldr pc, [sp], #4)

000134d8 <table_get_int8@@Base>:
   134d8:	str	r4, [sp, #-8]!
   134dc:	str	lr, [sp, #4]
   134e0:	bl	13468 <table_get@@Base>
   134e4:	ldrsb	r0, [r0]
   134e8:	ldr	r4, [sp]
   134ec:	add	sp, sp, #4
   134f0:	pop	{pc}		; (ldr pc, [sp], #4)

000134f4 <table_get_uint8@@Base>:
   134f4:	str	r4, [sp, #-8]!
   134f8:	str	lr, [sp, #4]
   134fc:	bl	13468 <table_get@@Base>
   13500:	ldrb	r0, [r0]
   13504:	ldr	r4, [sp]
   13508:	add	sp, sp, #4
   1350c:	pop	{pc}		; (ldr pc, [sp], #4)

00013510 <table_get_int16@@Base>:
   13510:	str	r4, [sp, #-8]!
   13514:	str	lr, [sp, #4]
   13518:	bl	13468 <table_get@@Base>
   1351c:	ldrsh	r0, [r0]
   13520:	ldr	r4, [sp]
   13524:	add	sp, sp, #4
   13528:	pop	{pc}		; (ldr pc, [sp], #4)

0001352c <table_get_uint16@@Base>:
   1352c:	str	r4, [sp, #-8]!
   13530:	str	lr, [sp, #4]
   13534:	bl	13468 <table_get@@Base>
   13538:	ldrh	r0, [r0]
   1353c:	ldr	r4, [sp]
   13540:	add	sp, sp, #4
   13544:	pop	{pc}		; (ldr pc, [sp], #4)

00013548 <table_get_int32@@Base>:
   13548:	str	r4, [sp, #-8]!
   1354c:	str	lr, [sp, #4]
   13550:	bl	13468 <table_get@@Base>
   13554:	ldr	r0, [r0]
   13558:	ldr	r4, [sp]
   1355c:	add	sp, sp, #4
   13560:	pop	{pc}		; (ldr pc, [sp], #4)

00013564 <table_get_uint32@@Base>:
   13564:	str	r4, [sp, #-8]!
   13568:	str	lr, [sp, #4]
   1356c:	bl	13468 <table_get@@Base>
   13570:	ldr	r0, [r0]
   13574:	ldr	r4, [sp]
   13578:	add	sp, sp, #4
   1357c:	pop	{pc}		; (ldr pc, [sp], #4)

00013580 <table_get_int64@@Base>:
   13580:	str	r4, [sp, #-8]!
   13584:	str	lr, [sp, #4]
   13588:	bl	13468 <table_get@@Base>
   1358c:	ldrd	r0, [r0]
   13590:	ldr	r4, [sp]
   13594:	add	sp, sp, #4
   13598:	pop	{pc}		; (ldr pc, [sp], #4)

0001359c <table_get_uint64@@Base>:
   1359c:	str	r4, [sp, #-8]!
   135a0:	str	lr, [sp, #4]
   135a4:	bl	13468 <table_get@@Base>
   135a8:	ldrd	r0, [r0]
   135ac:	ldr	r4, [sp]
   135b0:	add	sp, sp, #4
   135b4:	pop	{pc}		; (ldr pc, [sp], #4)

000135b8 <table_get_short@@Base>:
   135b8:	str	r4, [sp, #-8]!
   135bc:	str	lr, [sp, #4]
   135c0:	bl	13468 <table_get@@Base>
   135c4:	ldrsh	r0, [r0]
   135c8:	ldr	r4, [sp]
   135cc:	add	sp, sp, #4
   135d0:	pop	{pc}		; (ldr pc, [sp], #4)

000135d4 <table_get_ushort@@Base>:
   135d4:	str	r4, [sp, #-8]!
   135d8:	str	lr, [sp, #4]
   135dc:	bl	13468 <table_get@@Base>
   135e0:	ldrh	r0, [r0]
   135e4:	ldr	r4, [sp]
   135e8:	add	sp, sp, #4
   135ec:	pop	{pc}		; (ldr pc, [sp], #4)

000135f0 <table_get_long@@Base>:
   135f0:	str	r4, [sp, #-8]!
   135f4:	str	lr, [sp, #4]
   135f8:	bl	13468 <table_get@@Base>
   135fc:	ldr	r0, [r0]
   13600:	ldr	r4, [sp]
   13604:	add	sp, sp, #4
   13608:	pop	{pc}		; (ldr pc, [sp], #4)

0001360c <table_get_ulong@@Base>:
   1360c:	str	r4, [sp, #-8]!
   13610:	str	lr, [sp, #4]
   13614:	bl	13468 <table_get@@Base>
   13618:	ldr	r0, [r0]
   1361c:	ldr	r4, [sp]
   13620:	add	sp, sp, #4
   13624:	pop	{pc}		; (ldr pc, [sp], #4)

00013628 <table_get_llong@@Base>:
   13628:	str	r4, [sp, #-8]!
   1362c:	str	lr, [sp, #4]
   13630:	bl	13468 <table_get@@Base>
   13634:	ldrd	r0, [r0]
   13638:	ldr	r4, [sp]
   1363c:	add	sp, sp, #4
   13640:	pop	{pc}		; (ldr pc, [sp], #4)

00013644 <table_get_ullong@@Base>:
   13644:	str	r4, [sp, #-8]!
   13648:	str	lr, [sp, #4]
   1364c:	bl	13468 <table_get@@Base>
   13650:	ldrd	r0, [r0]
   13654:	ldr	r4, [sp]
   13658:	add	sp, sp, #4
   1365c:	pop	{pc}		; (ldr pc, [sp], #4)

00013660 <table_get_float@@Base>:
   13660:	str	r4, [sp, #-8]!
   13664:	str	lr, [sp, #4]
   13668:	bl	13468 <table_get@@Base>
   1366c:	vldr	s0, [r0]
   13670:	ldr	r4, [sp]
   13674:	add	sp, sp, #4
   13678:	pop	{pc}		; (ldr pc, [sp], #4)

0001367c <table_get_double@@Base>:
   1367c:	str	r4, [sp, #-8]!
   13680:	str	lr, [sp, #4]
   13684:	bl	13468 <table_get@@Base>
   13688:	vldr	d0, [r0]
   1368c:	ldr	r4, [sp]
   13690:	add	sp, sp, #4
   13694:	pop	{pc}		; (ldr pc, [sp], #4)

00013698 <table_get_ldouble@@Base>:
   13698:	str	r4, [sp, #-8]!
   1369c:	str	lr, [sp, #4]
   136a0:	bl	13468 <table_get@@Base>
   136a4:	vldr	d0, [r0]
   136a8:	ldr	r4, [sp]
   136ac:	add	sp, sp, #4
   136b0:	pop	{pc}		; (ldr pc, [sp], #4)

000136b4 <table_get_char@@Base>:
   136b4:	str	r4, [sp, #-8]!
   136b8:	str	lr, [sp, #4]
   136bc:	bl	13468 <table_get@@Base>
   136c0:	ldrb	r0, [r0]
   136c4:	ldr	r4, [sp]
   136c8:	add	sp, sp, #4
   136cc:	pop	{pc}		; (ldr pc, [sp], #4)

000136d0 <table_get_uchar@@Base>:
   136d0:	str	r4, [sp, #-8]!
   136d4:	str	lr, [sp, #4]
   136d8:	bl	13468 <table_get@@Base>
   136dc:	ldrb	r0, [r0]
   136e0:	ldr	r4, [sp]
   136e4:	add	sp, sp, #4
   136e8:	pop	{pc}		; (ldr pc, [sp], #4)

000136ec <table_get_string@@Base>:
   136ec:	str	r4, [sp, #-8]!
   136f0:	str	lr, [sp, #4]
   136f4:	bl	13468 <table_get@@Base>
   136f8:	ldr	r4, [sp]
   136fc:	add	sp, sp, #4
   13700:	pop	{pc}		; (ldr pc, [sp], #4)

00013704 <table_get_ptr@@Base>:
   13704:	str	r4, [sp, #-8]!
   13708:	str	lr, [sp, #4]
   1370c:	bl	13468 <table_get@@Base>
   13710:	ldr	r4, [sp]
   13714:	add	sp, sp, #4
   13718:	pop	{pc}		; (ldr pc, [sp], #4)

0001371c <table_row_init@@Base>:
   1371c:	strd	r4, [sp, #-16]!
   13720:	str	r6, [sp, #8]
   13724:	str	lr, [sp, #12]
   13728:	mov	r5, r1
   1372c:	ldr	r4, [r0, #16]
   13730:	ldr	r0, [r0, #12]
   13734:	lsl	r0, r0, #2
   13738:	bl	11ab4 <malloc@plt>
   1373c:	str	r0, [r4, r5, lsl #2]
   13740:	ldrd	r4, [sp]
   13744:	ldr	r6, [sp, #8]
   13748:	add	sp, sp, #12
   1374c:	pop	{pc}		; (ldr pc, [sp], #4)

00013750 <table_row_destroy@@Base>:
   13750:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13754:	strd	r6, [sp, #8]
   13758:	str	r8, [sp, #16]
   1375c:	str	lr, [sp, #20]
   13760:	mov	r6, r0
   13764:	mov	r5, r1
   13768:	bl	127b8 <table_get_column_length@@Base>
   1376c:	ldr	r8, [r6, #16]
   13770:	subs	r7, r0, #0
   13774:	ble	13798 <table_row_destroy@@Base+0x48>
   13778:	mov	r4, #0
   1377c:	mov	r2, r4
   13780:	mov	r1, r5
   13784:	mov	r0, r6
   13788:	bl	1501c <table_cell_destroy@@Base>
   1378c:	add	r4, r4, #1
   13790:	cmp	r7, r4
   13794:	bne	1377c <table_row_destroy@@Base+0x2c>
   13798:	ldr	r0, [r8, r5, lsl #2]
   1379c:	cmp	r0, #0
   137a0:	beq	137a8 <table_row_destroy@@Base+0x58>
   137a4:	bl	11a84 <free@plt>
   137a8:	ldrd	r4, [sp]
   137ac:	ldrd	r6, [sp, #8]
   137b0:	ldr	r8, [sp, #16]
   137b4:	add	sp, sp, #20
   137b8:	pop	{pc}		; (ldr pc, [sp], #4)

000137bc <table_get_row_length@@Base>:
   137bc:	ldr	r0, [r0, #20]
   137c0:	bx	lr

000137c4 <table_add_row@@Base>:
   137c4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   137c8:	strd	r6, [sp, #8]
   137cc:	str	r8, [sp, #16]
   137d0:	str	lr, [sp, #20]
   137d4:	mov	r4, r0
   137d8:	ldr	r1, [r0, #24]
   137dc:	ldr	r2, [r0, #20]
   137e0:	udiv	r3, r2, r1
   137e4:	mls	r3, r1, r3, r2
   137e8:	cmp	r3, #0
   137ec:	beq	13868 <table_add_row@@Base+0xa4>
   137f0:	ldr	r7, [r4, #20]
   137f4:	mov	r0, r4
   137f8:	bl	127b8 <table_get_column_length@@Base>
   137fc:	mov	r6, r0
   13800:	mov	r1, r7
   13804:	mov	r0, r4
   13808:	bl	1371c <table_row_init@@Base>
   1380c:	cmp	r6, #0
   13810:	ble	13834 <table_add_row@@Base+0x70>
   13814:	mov	r5, #0
   13818:	mov	r2, r5
   1381c:	mov	r1, r7
   13820:	mov	r0, r4
   13824:	bl	14ffc <table_cell_init@@Base>
   13828:	add	r5, r5, #1
   1382c:	cmp	r6, r5
   13830:	bne	13818 <table_add_row@@Base+0x54>
   13834:	mov	r3, #2
   13838:	mvn	r2, #0
   1383c:	ldr	r1, [r4, #20]
   13840:	mov	r0, r4
   13844:	bl	12684 <table_notify@@Base>
   13848:	ldr	r0, [r4, #20]
   1384c:	add	r3, r0, #1
   13850:	str	r3, [r4, #20]
   13854:	ldrd	r4, [sp]
   13858:	ldrd	r6, [sp, #8]
   1385c:	ldr	r8, [sp, #16]
   13860:	add	sp, sp, #20
   13864:	pop	{pc}		; (ldr pc, [sp], #4)
   13868:	ldr	r3, [r0, #28]
   1386c:	add	r1, r1, r3
   13870:	str	r1, [r0, #28]
   13874:	lsl	r1, r1, #2
   13878:	ldr	r0, [r0, #16]
   1387c:	bl	11a90 <realloc@plt>
   13880:	str	r0, [r4, #16]
   13884:	b	137f0 <table_add_row@@Base+0x2c>

00013888 <table_remove_row@@Base>:
   13888:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1388c:	strd	r6, [sp, #8]
   13890:	str	r8, [sp, #16]
   13894:	str	lr, [sp, #20]
   13898:	mov	r4, r0
   1389c:	mov	r5, r1
   138a0:	ldr	r7, [r0, #20]
   138a4:	bl	127b8 <table_get_column_length@@Base>
   138a8:	subs	r8, r0, #0
   138ac:	ble	138fc <table_remove_row@@Base+0x74>
   138b0:	mov	r6, #0
   138b4:	b	138c8 <table_remove_row@@Base+0x40>
   138b8:	bl	11a84 <free@plt>
   138bc:	add	r6, r6, #1
   138c0:	cmp	r8, r6
   138c4:	beq	138fc <table_remove_row@@Base+0x74>
   138c8:	mov	r1, r6
   138cc:	mov	r0, r4
   138d0:	bl	12838 <table_get_column_data_type@@Base>
   138d4:	cmp	r0, #23
   138d8:	beq	138bc <table_remove_row@@Base+0x34>
   138dc:	mov	r2, r6
   138e0:	mov	r1, r5
   138e4:	mov	r0, r4
   138e8:	bl	14fd8 <table_get_cell_ptr@@Base>
   138ec:	ldr	r0, [r0]
   138f0:	cmp	r0, #0
   138f4:	bne	138b8 <table_remove_row@@Base+0x30>
   138f8:	b	138bc <table_remove_row@@Base+0x34>
   138fc:	lsl	r6, r5, #2
   13900:	ldr	r3, [r4, #16]
   13904:	ldr	r0, [r3, r5, lsl #2]
   13908:	cmp	r0, #0
   1390c:	beq	13914 <table_remove_row@@Base+0x8c>
   13910:	bl	11a84 <free@plt>
   13914:	sub	r3, r7, #1
   13918:	cmp	r5, r3
   1391c:	bge	13948 <table_remove_row@@Base+0xc0>
   13920:	mov	r7, r3
   13924:	mov	r3, r5
   13928:	ldr	r2, [r4, #16]
   1392c:	add	r1, r2, r6
   13930:	add	r6, r6, #4
   13934:	ldr	r2, [r2, r6]
   13938:	str	r2, [r1]
   1393c:	add	r3, r3, #1
   13940:	cmp	r7, r3
   13944:	bne	13928 <table_remove_row@@Base+0xa0>
   13948:	ldr	r3, [r4, #20]
   1394c:	sub	r3, r3, #1
   13950:	str	r3, [r4, #20]
   13954:	ldr	r1, [r4, #24]
   13958:	udiv	r2, r3, r1
   1395c:	mls	r3, r1, r2, r3
   13960:	cmp	r3, #0
   13964:	beq	13994 <table_remove_row@@Base+0x10c>
   13968:	mov	r3, #4
   1396c:	mvn	r2, #0
   13970:	mov	r1, r5
   13974:	mov	r0, r4
   13978:	bl	12684 <table_notify@@Base>
   1397c:	mov	r0, #0
   13980:	ldrd	r4, [sp]
   13984:	ldrd	r6, [sp, #8]
   13988:	ldr	r8, [sp, #16]
   1398c:	add	sp, sp, #20
   13990:	pop	{pc}		; (ldr pc, [sp], #4)
   13994:	ldr	r3, [r4, #28]
   13998:	sub	r1, r3, r1
   1399c:	str	r1, [r4, #28]
   139a0:	lsl	r1, r1, #2
   139a4:	ldr	r0, [r4, #16]
   139a8:	bl	11a90 <realloc@plt>
   139ac:	str	r0, [r4, #16]
   139b0:	b	13968 <table_remove_row@@Base+0xe0>

000139b4 <table_get_row_ptr@@Base>:
   139b4:	ldr	r0, [r0, #16]
   139b8:	add	r0, r0, r1, lsl #2
   139bc:	bx	lr

000139c0 <table_set_row_ptr@@Base>:
   139c0:	ldr	r3, [r0, #16]
   139c4:	ldr	r2, [r2]
   139c8:	str	r2, [r3, r1, lsl #2]
   139cc:	bx	lr

000139d0 <table_set@@Base>:
   139d0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   139d4:	strd	r6, [sp, #8]
   139d8:	strd	r8, [sp, #16]
   139dc:	str	sl, [sp, #24]
   139e0:	str	lr, [sp, #28]
   139e4:	mov	r5, r0
   139e8:	mov	r9, r1
   139ec:	mov	r6, r2
   139f0:	mov	r7, r3
   139f4:	ldr	r4, [sp, #32]
   139f8:	bl	14fd8 <table_get_cell_ptr@@Base>
   139fc:	mov	r8, r0
   13a00:	mov	r1, r6
   13a04:	mov	r0, r5
   13a08:	bl	12b34 <table_get_col_ptr@@Base>
   13a0c:	cmp	r4, #23
   13a10:	ldrls	pc, [pc, r4, lsl #2]
   13a14:	b	140cc <table_set@@Base+0x6fc>
   13a18:	andeq	r3, r1, r4, ror #21
   13a1c:	andeq	r3, r1, r4, lsr #22
   13a20:	andeq	r3, r1, r4, ror #22
   13a24:	andeq	r3, r1, r4, lsr #23
   13a28:	andeq	r3, r1, r4, ror #23
   13a2c:	andeq	r3, r1, r4, lsr #24
   13a30:	andeq	r3, r1, r4, ror #24
   13a34:	andeq	r3, r1, r4, lsr #25
   13a38:	andeq	r3, r1, r4, ror #25
   13a3c:	andeq	r3, r1, ip, lsr #26
   13a40:	andeq	r3, r1, r4, ror sp
   13a44:			; <UNDEFINED> instruction: 0x00013db4
   13a48:	strdeq	r3, [r1], -r4
   13a4c:	andeq	r3, r1, r8, lsr lr
   13a50:	andeq	r3, r1, ip, ror lr
   13a54:	andeq	r3, r1, r8, asr #29
   13a58:	andeq	r3, r1, r4, lsl pc
   13a5c:	andeq	r3, r1, r8, asr pc
   13a60:	andeq	r3, r1, r4, lsr #31
   13a64:	andeq	r4, r1, ip, lsr #32
   13a68:	andeq	r4, r1, r0, ror r0
   13a6c:	strdeq	r3, [r1], -r0
   13a70:	andeq	r3, r1, r8, ror sl
   13a74:	strheq	r4, [r1], -r4	; <UNPREDICTABLE>
   13a78:	ldr	r3, [r0, #4]
   13a7c:	cmp	r3, #22
   13a80:	bne	140d4 <table_set@@Base+0x704>
   13a84:	ldr	r0, [r8]
   13a88:	cmp	r0, #0
   13a8c:	beq	13ac8 <table_set@@Base+0xf8>
   13a90:	ldrb	r3, [r7]
   13a94:	strb	r3, [r0]
   13a98:	mov	r3, #1
   13a9c:	mov	r2, r6
   13aa0:	mov	r1, r9
   13aa4:	mov	r0, r5
   13aa8:	bl	12684 <table_notify@@Base>
   13aac:	mov	r0, #0
   13ab0:	ldrd	r4, [sp]
   13ab4:	ldrd	r6, [sp, #8]
   13ab8:	ldrd	r8, [sp, #16]
   13abc:	ldr	sl, [sp, #24]
   13ac0:	add	sp, sp, #28
   13ac4:	pop	{pc}		; (ldr pc, [sp], #4)
   13ac8:	mov	r0, #1
   13acc:	bl	11ab4 <malloc@plt>
   13ad0:	str	r0, [r8]
   13ad4:	cmp	r0, #0
   13ad8:	bne	13a90 <table_set@@Base+0xc0>
   13adc:	mvn	r0, #0
   13ae0:	b	13ab0 <table_set@@Base+0xe0>
   13ae4:	ldr	r3, [r0, #4]
   13ae8:	cmp	r3, #0
   13aec:	bne	140dc <table_set@@Base+0x70c>
   13af0:	ldr	r0, [r8]
   13af4:	cmp	r0, #0
   13af8:	beq	13b08 <table_set@@Base+0x138>
   13afc:	ldr	r3, [r7]
   13b00:	str	r3, [r0]
   13b04:	b	13a98 <table_set@@Base+0xc8>
   13b08:	mov	r0, #4
   13b0c:	bl	11ab4 <malloc@plt>
   13b10:	str	r0, [r8]
   13b14:	cmp	r0, #0
   13b18:	bne	13afc <table_set@@Base+0x12c>
   13b1c:	mvn	r0, #0
   13b20:	b	13ab0 <table_set@@Base+0xe0>
   13b24:	ldr	r3, [r0, #4]
   13b28:	cmp	r3, #1
   13b2c:	bne	140e4 <table_set@@Base+0x714>
   13b30:	ldr	r0, [r8]
   13b34:	cmp	r0, #0
   13b38:	beq	13b48 <table_set@@Base+0x178>
   13b3c:	ldr	r3, [r7]
   13b40:	str	r3, [r0]
   13b44:	b	13a98 <table_set@@Base+0xc8>
   13b48:	mov	r0, #4
   13b4c:	bl	11ab4 <malloc@plt>
   13b50:	str	r0, [r8]
   13b54:	cmp	r0, #0
   13b58:	bne	13b3c <table_set@@Base+0x16c>
   13b5c:	mvn	r0, #0
   13b60:	b	13ab0 <table_set@@Base+0xe0>
   13b64:	ldr	r3, [r0, #4]
   13b68:	cmp	r3, #2
   13b6c:	bne	140ec <table_set@@Base+0x71c>
   13b70:	ldr	r0, [r8]
   13b74:	cmp	r0, #0
   13b78:	beq	13b88 <table_set@@Base+0x1b8>
   13b7c:	ldrb	r3, [r7]
   13b80:	strb	r3, [r0]
   13b84:	b	13a98 <table_set@@Base+0xc8>
   13b88:	mov	r0, #1
   13b8c:	bl	11ab4 <malloc@plt>
   13b90:	str	r0, [r8]
   13b94:	cmp	r0, #0
   13b98:	bne	13b7c <table_set@@Base+0x1ac>
   13b9c:	mvn	r0, #0
   13ba0:	b	13ab0 <table_set@@Base+0xe0>
   13ba4:	ldr	r3, [r0, #4]
   13ba8:	cmp	r3, #3
   13bac:	bne	140f4 <table_set@@Base+0x724>
   13bb0:	ldr	r0, [r8]
   13bb4:	cmp	r0, #0
   13bb8:	beq	13bc8 <table_set@@Base+0x1f8>
   13bbc:	ldrb	r3, [r7]
   13bc0:	strb	r3, [r0]
   13bc4:	b	13a98 <table_set@@Base+0xc8>
   13bc8:	mov	r0, #1
   13bcc:	bl	11ab4 <malloc@plt>
   13bd0:	str	r0, [r8]
   13bd4:	cmp	r0, #0
   13bd8:	bne	13bbc <table_set@@Base+0x1ec>
   13bdc:	mvn	r0, #0
   13be0:	b	13ab0 <table_set@@Base+0xe0>
   13be4:	ldr	r3, [r0, #4]
   13be8:	cmp	r3, #4
   13bec:	bne	140fc <table_set@@Base+0x72c>
   13bf0:	ldr	r0, [r8]
   13bf4:	cmp	r0, #0
   13bf8:	beq	13c08 <table_set@@Base+0x238>
   13bfc:	ldrh	r3, [r7]
   13c00:	strh	r3, [r0]
   13c04:	b	13a98 <table_set@@Base+0xc8>
   13c08:	mov	r0, #2
   13c0c:	bl	11ab4 <malloc@plt>
   13c10:	str	r0, [r8]
   13c14:	cmp	r0, #0
   13c18:	bne	13bfc <table_set@@Base+0x22c>
   13c1c:	mvn	r0, #0
   13c20:	b	13ab0 <table_set@@Base+0xe0>
   13c24:	ldr	r3, [r0, #4]
   13c28:	cmp	r3, #5
   13c2c:	bne	14104 <table_set@@Base+0x734>
   13c30:	ldr	r0, [r8]
   13c34:	cmp	r0, #0
   13c38:	beq	13c48 <table_set@@Base+0x278>
   13c3c:	ldrh	r3, [r7]
   13c40:	strh	r3, [r0]
   13c44:	b	13a98 <table_set@@Base+0xc8>
   13c48:	mov	r0, #2
   13c4c:	bl	11ab4 <malloc@plt>
   13c50:	str	r0, [r8]
   13c54:	cmp	r0, #0
   13c58:	bne	13c3c <table_set@@Base+0x26c>
   13c5c:	mvn	r0, #0
   13c60:	b	13ab0 <table_set@@Base+0xe0>
   13c64:	ldr	r3, [r0, #4]
   13c68:	cmp	r3, #6
   13c6c:	bne	1410c <table_set@@Base+0x73c>
   13c70:	ldr	r0, [r8]
   13c74:	cmp	r0, #0
   13c78:	beq	13c88 <table_set@@Base+0x2b8>
   13c7c:	ldr	r3, [r7]
   13c80:	str	r3, [r0]
   13c84:	b	13a98 <table_set@@Base+0xc8>
   13c88:	mov	r0, #4
   13c8c:	bl	11ab4 <malloc@plt>
   13c90:	str	r0, [r8]
   13c94:	cmp	r0, #0
   13c98:	bne	13c7c <table_set@@Base+0x2ac>
   13c9c:	mvn	r0, #0
   13ca0:	b	13ab0 <table_set@@Base+0xe0>
   13ca4:	ldr	r3, [r0, #4]
   13ca8:	cmp	r3, #7
   13cac:	bne	14114 <table_set@@Base+0x744>
   13cb0:	ldr	r0, [r8]
   13cb4:	cmp	r0, #0
   13cb8:	beq	13cc8 <table_set@@Base+0x2f8>
   13cbc:	ldr	r3, [r7]
   13cc0:	str	r3, [r0]
   13cc4:	b	13a98 <table_set@@Base+0xc8>
   13cc8:	mov	r0, #4
   13ccc:	bl	11ab4 <malloc@plt>
   13cd0:	str	r0, [r8]
   13cd4:	cmp	r0, #0
   13cd8:	bne	13cbc <table_set@@Base+0x2ec>
   13cdc:	mvn	r0, #0
   13ce0:	b	13ab0 <table_set@@Base+0xe0>
   13ce4:	ldr	r3, [r0, #4]
   13ce8:	cmp	r3, #8
   13cec:	bne	1411c <table_set@@Base+0x74c>
   13cf0:	ldr	r0, [r8]
   13cf4:	cmp	r0, #0
   13cf8:	beq	13d10 <table_set@@Base+0x340>
   13cfc:	ldr	r2, [r7]
   13d00:	ldr	r3, [r7, #4]
   13d04:	str	r2, [r0]
   13d08:	str	r3, [r0, #4]
   13d0c:	b	13a98 <table_set@@Base+0xc8>
   13d10:	mov	r0, #8
   13d14:	bl	11ab4 <malloc@plt>
   13d18:	str	r0, [r8]
   13d1c:	cmp	r0, #0
   13d20:	bne	13cfc <table_set@@Base+0x32c>
   13d24:	mvn	r0, #0
   13d28:	b	13ab0 <table_set@@Base+0xe0>
   13d2c:	ldr	r3, [r0, #4]
   13d30:	cmp	r3, #9
   13d34:	bne	14124 <table_set@@Base+0x754>
   13d38:	ldr	r0, [r8]
   13d3c:	cmp	r0, #0
   13d40:	beq	13d58 <table_set@@Base+0x388>
   13d44:	ldr	r2, [r7]
   13d48:	ldr	r3, [r7, #4]
   13d4c:	str	r2, [r0]
   13d50:	str	r3, [r0, #4]
   13d54:	b	13a98 <table_set@@Base+0xc8>
   13d58:	mov	r0, #8
   13d5c:	bl	11ab4 <malloc@plt>
   13d60:	str	r0, [r8]
   13d64:	cmp	r0, #0
   13d68:	bne	13d44 <table_set@@Base+0x374>
   13d6c:	mvn	r0, #0
   13d70:	b	13ab0 <table_set@@Base+0xe0>
   13d74:	ldr	r3, [r0, #4]
   13d78:	cmp	r3, #10
   13d7c:	bne	1412c <table_set@@Base+0x75c>
   13d80:	ldr	r0, [r8]
   13d84:	cmp	r0, #0
   13d88:	beq	13d98 <table_set@@Base+0x3c8>
   13d8c:	ldrh	r3, [r7]
   13d90:	strh	r3, [r0]
   13d94:	b	13a98 <table_set@@Base+0xc8>
   13d98:	mov	r0, #2
   13d9c:	bl	11ab4 <malloc@plt>
   13da0:	str	r0, [r8]
   13da4:	cmp	r0, #0
   13da8:	bne	13d8c <table_set@@Base+0x3bc>
   13dac:	mvn	r0, #0
   13db0:	b	13ab0 <table_set@@Base+0xe0>
   13db4:	ldr	r3, [r0, #4]
   13db8:	cmp	r3, #11
   13dbc:	bne	14134 <table_set@@Base+0x764>
   13dc0:	ldr	r0, [r8]
   13dc4:	cmp	r0, #0
   13dc8:	beq	13dd8 <table_set@@Base+0x408>
   13dcc:	ldrh	r3, [r7]
   13dd0:	strh	r3, [r0]
   13dd4:	b	13a98 <table_set@@Base+0xc8>
   13dd8:	mov	r0, #2
   13ddc:	bl	11ab4 <malloc@plt>
   13de0:	str	r0, [r8]
   13de4:	cmp	r0, #0
   13de8:	bne	13dcc <table_set@@Base+0x3fc>
   13dec:	mvn	r0, #0
   13df0:	b	13ab0 <table_set@@Base+0xe0>
   13df4:	ldr	r3, [r0, #4]
   13df8:	cmp	r3, #12
   13dfc:	mvnne	r0, #0
   13e00:	bne	13ab0 <table_set@@Base+0xe0>
   13e04:	ldr	r0, [r8]
   13e08:	cmp	r0, #0
   13e0c:	beq	13e1c <table_set@@Base+0x44c>
   13e10:	ldr	r3, [r7]
   13e14:	str	r3, [r0]
   13e18:	b	13a98 <table_set@@Base+0xc8>
   13e1c:	mov	r0, #4
   13e20:	bl	11ab4 <malloc@plt>
   13e24:	str	r0, [r8]
   13e28:	cmp	r0, #0
   13e2c:	bne	13e10 <table_set@@Base+0x440>
   13e30:	mvn	r0, #0
   13e34:	b	13ab0 <table_set@@Base+0xe0>
   13e38:	ldr	r3, [r0, #4]
   13e3c:	cmp	r3, #13
   13e40:	mvnne	r0, #0
   13e44:	bne	13ab0 <table_set@@Base+0xe0>
   13e48:	ldr	r0, [r8]
   13e4c:	cmp	r0, #0
   13e50:	beq	13e60 <table_set@@Base+0x490>
   13e54:	ldr	r3, [r7]
   13e58:	str	r3, [r0]
   13e5c:	b	13a98 <table_set@@Base+0xc8>
   13e60:	mov	r0, #4
   13e64:	bl	11ab4 <malloc@plt>
   13e68:	str	r0, [r8]
   13e6c:	cmp	r0, #0
   13e70:	bne	13e54 <table_set@@Base+0x484>
   13e74:	mvn	r0, #0
   13e78:	b	13ab0 <table_set@@Base+0xe0>
   13e7c:	ldr	r3, [r0, #4]
   13e80:	cmp	r3, #14
   13e84:	mvnne	r0, #0
   13e88:	bne	13ab0 <table_set@@Base+0xe0>
   13e8c:	ldr	r0, [r8]
   13e90:	cmp	r0, #0
   13e94:	beq	13eac <table_set@@Base+0x4dc>
   13e98:	ldr	r2, [r7]
   13e9c:	ldr	r3, [r7, #4]
   13ea0:	str	r2, [r0]
   13ea4:	str	r3, [r0, #4]
   13ea8:	b	13a98 <table_set@@Base+0xc8>
   13eac:	mov	r0, #8
   13eb0:	bl	11ab4 <malloc@plt>
   13eb4:	str	r0, [r8]
   13eb8:	cmp	r0, #0
   13ebc:	bne	13e98 <table_set@@Base+0x4c8>
   13ec0:	mvn	r0, #0
   13ec4:	b	13ab0 <table_set@@Base+0xe0>
   13ec8:	ldr	r3, [r0, #4]
   13ecc:	cmp	r3, #15
   13ed0:	mvnne	r0, #0
   13ed4:	bne	13ab0 <table_set@@Base+0xe0>
   13ed8:	ldr	r0, [r8]
   13edc:	cmp	r0, #0
   13ee0:	beq	13ef8 <table_set@@Base+0x528>
   13ee4:	ldr	r2, [r7]
   13ee8:	ldr	r3, [r7, #4]
   13eec:	str	r2, [r0]
   13ef0:	str	r3, [r0, #4]
   13ef4:	b	13a98 <table_set@@Base+0xc8>
   13ef8:	mov	r0, #8
   13efc:	bl	11ab4 <malloc@plt>
   13f00:	str	r0, [r8]
   13f04:	cmp	r0, #0
   13f08:	bne	13ee4 <table_set@@Base+0x514>
   13f0c:	mvn	r0, #0
   13f10:	b	13ab0 <table_set@@Base+0xe0>
   13f14:	ldr	r3, [r0, #4]
   13f18:	cmp	r3, #16
   13f1c:	mvnne	r0, #0
   13f20:	bne	13ab0 <table_set@@Base+0xe0>
   13f24:	ldr	r0, [r8]
   13f28:	cmp	r0, #0
   13f2c:	beq	13f3c <table_set@@Base+0x56c>
   13f30:	ldr	r3, [r7]
   13f34:	str	r3, [r0]
   13f38:	b	13a98 <table_set@@Base+0xc8>
   13f3c:	mov	r0, #4
   13f40:	bl	11ab4 <malloc@plt>
   13f44:	str	r0, [r8]
   13f48:	cmp	r0, #0
   13f4c:	bne	13f30 <table_set@@Base+0x560>
   13f50:	mvn	r0, #0
   13f54:	b	13ab0 <table_set@@Base+0xe0>
   13f58:	ldr	r3, [r0, #4]
   13f5c:	cmp	r3, #17
   13f60:	mvnne	r0, #0
   13f64:	bne	13ab0 <table_set@@Base+0xe0>
   13f68:	ldr	r0, [r8]
   13f6c:	cmp	r0, #0
   13f70:	beq	13f88 <table_set@@Base+0x5b8>
   13f74:	ldr	r2, [r7]
   13f78:	ldr	r3, [r7, #4]
   13f7c:	str	r2, [r0]
   13f80:	str	r3, [r0, #4]
   13f84:	b	13a98 <table_set@@Base+0xc8>
   13f88:	mov	r0, #8
   13f8c:	bl	11ab4 <malloc@plt>
   13f90:	str	r0, [r8]
   13f94:	cmp	r0, #0
   13f98:	bne	13f74 <table_set@@Base+0x5a4>
   13f9c:	mvn	r0, #0
   13fa0:	b	13ab0 <table_set@@Base+0xe0>
   13fa4:	ldr	r3, [r0, #4]
   13fa8:	cmp	r3, #18
   13fac:	mvnne	r0, #0
   13fb0:	bne	13ab0 <table_set@@Base+0xe0>
   13fb4:	ldr	r0, [r8]
   13fb8:	cmp	r0, #0
   13fbc:	beq	13fd4 <table_set@@Base+0x604>
   13fc0:	ldr	r2, [r7]
   13fc4:	ldr	r3, [r7, #4]
   13fc8:	str	r2, [r0]
   13fcc:	str	r3, [r0, #4]
   13fd0:	b	13a98 <table_set@@Base+0xc8>
   13fd4:	mov	r0, #8
   13fd8:	bl	11ab4 <malloc@plt>
   13fdc:	str	r0, [r8]
   13fe0:	cmp	r0, #0
   13fe4:	bne	13fc0 <table_set@@Base+0x5f0>
   13fe8:	mvn	r0, #0
   13fec:	b	13ab0 <table_set@@Base+0xe0>
   13ff0:	ldr	r3, [r0, #4]
   13ff4:	cmp	r3, #21
   13ff8:	mvnne	r0, #0
   13ffc:	bne	13ab0 <table_set@@Base+0xe0>
   14000:	mov	r0, r7
   14004:	bl	11ad8 <strlen@plt>
   14008:	add	r1, r0, #1
   1400c:	ldr	r0, [r8]
   14010:	bl	11a90 <realloc@plt>
   14014:	str	r0, [r8]
   14018:	cmp	r0, #0
   1401c:	beq	1413c <table_set@@Base+0x76c>
   14020:	mov	r1, r7
   14024:	bl	11a9c <strcpy@plt>
   14028:	b	13a98 <table_set@@Base+0xc8>
   1402c:	ldr	r3, [r0, #4]
   14030:	cmp	r3, #19
   14034:	mvnne	r0, #0
   14038:	bne	13ab0 <table_set@@Base+0xe0>
   1403c:	ldr	r0, [r8]
   14040:	cmp	r0, #0
   14044:	beq	14054 <table_set@@Base+0x684>
   14048:	ldrb	r3, [r7]
   1404c:	strb	r3, [r0]
   14050:	b	13a98 <table_set@@Base+0xc8>
   14054:	mov	r0, #1
   14058:	bl	11ab4 <malloc@plt>
   1405c:	str	r0, [r8]
   14060:	cmp	r0, #0
   14064:	bne	14048 <table_set@@Base+0x678>
   14068:	mvn	r0, #0
   1406c:	b	13ab0 <table_set@@Base+0xe0>
   14070:	ldr	r3, [r0, #4]
   14074:	cmp	r3, #20
   14078:	mvnne	r0, #0
   1407c:	bne	13ab0 <table_set@@Base+0xe0>
   14080:	ldr	r0, [r8]
   14084:	cmp	r0, #0
   14088:	beq	14098 <table_set@@Base+0x6c8>
   1408c:	ldrb	r3, [r7]
   14090:	strb	r3, [r0]
   14094:	b	13a98 <table_set@@Base+0xc8>
   14098:	mov	r0, #1
   1409c:	bl	11ab4 <malloc@plt>
   140a0:	str	r0, [r8]
   140a4:	cmp	r0, #0
   140a8:	bne	1408c <table_set@@Base+0x6bc>
   140ac:	mvn	r0, #0
   140b0:	b	13ab0 <table_set@@Base+0xe0>
   140b4:	ldr	r3, [r0, #4]
   140b8:	cmp	r3, #23
   140bc:	mvnne	r0, #0
   140c0:	bne	13ab0 <table_set@@Base+0xe0>
   140c4:	str	r7, [r8]
   140c8:	b	13a98 <table_set@@Base+0xc8>
   140cc:	mvn	r0, #0
   140d0:	b	13ab0 <table_set@@Base+0xe0>
   140d4:	mvn	r0, #0
   140d8:	b	13ab0 <table_set@@Base+0xe0>
   140dc:	mvn	r0, #0
   140e0:	b	13ab0 <table_set@@Base+0xe0>
   140e4:	mvn	r0, #0
   140e8:	b	13ab0 <table_set@@Base+0xe0>
   140ec:	mvn	r0, #0
   140f0:	b	13ab0 <table_set@@Base+0xe0>
   140f4:	mvn	r0, #0
   140f8:	b	13ab0 <table_set@@Base+0xe0>
   140fc:	mvn	r0, #0
   14100:	b	13ab0 <table_set@@Base+0xe0>
   14104:	mvn	r0, #0
   14108:	b	13ab0 <table_set@@Base+0xe0>
   1410c:	mvn	r0, #0
   14110:	b	13ab0 <table_set@@Base+0xe0>
   14114:	mvn	r0, #0
   14118:	b	13ab0 <table_set@@Base+0xe0>
   1411c:	mvn	r0, #0
   14120:	b	13ab0 <table_set@@Base+0xe0>
   14124:	mvn	r0, #0
   14128:	b	13ab0 <table_set@@Base+0xe0>
   1412c:	mvn	r0, #0
   14130:	b	13ab0 <table_set@@Base+0xe0>
   14134:	mvn	r0, #0
   14138:	b	13ab0 <table_set@@Base+0xe0>
   1413c:	mvn	r0, #0
   14140:	b	13ab0 <table_set@@Base+0xe0>

00014144 <table_set_bool@@Base>:
   14144:	push	{lr}		; (str lr, [sp, #-4]!)
   14148:	sub	sp, sp, #20
   1414c:	strb	r3, [sp, #15]
   14150:	mov	r3, #22
   14154:	str	r3, [sp]
   14158:	add	r3, sp, #15
   1415c:	bl	139d0 <table_set@@Base>
   14160:	add	sp, sp, #20
   14164:	pop	{pc}		; (ldr pc, [sp], #4)

00014168 <table_set_int@@Base>:
   14168:	push	{lr}		; (str lr, [sp, #-4]!)
   1416c:	sub	sp, sp, #20
   14170:	str	r3, [sp, #12]
   14174:	mov	r3, #0
   14178:	str	r3, [sp]
   1417c:	add	r3, sp, #12
   14180:	bl	139d0 <table_set@@Base>
   14184:	add	sp, sp, #20
   14188:	pop	{pc}		; (ldr pc, [sp], #4)

0001418c <table_set_uint@@Base>:
   1418c:	push	{lr}		; (str lr, [sp, #-4]!)
   14190:	sub	sp, sp, #20
   14194:	str	r3, [sp, #12]
   14198:	mov	r3, #1
   1419c:	str	r3, [sp]
   141a0:	add	r3, sp, #12
   141a4:	bl	139d0 <table_set@@Base>
   141a8:	add	sp, sp, #20
   141ac:	pop	{pc}		; (ldr pc, [sp], #4)

000141b0 <table_set_int8@@Base>:
   141b0:	push	{lr}		; (str lr, [sp, #-4]!)
   141b4:	sub	sp, sp, #20
   141b8:	strb	r3, [sp, #15]
   141bc:	mov	r3, #2
   141c0:	str	r3, [sp]
   141c4:	add	r3, sp, #15
   141c8:	bl	139d0 <table_set@@Base>
   141cc:	add	sp, sp, #20
   141d0:	pop	{pc}		; (ldr pc, [sp], #4)

000141d4 <table_set_uint8@@Base>:
   141d4:	push	{lr}		; (str lr, [sp, #-4]!)
   141d8:	sub	sp, sp, #20
   141dc:	strb	r3, [sp, #15]
   141e0:	mov	r3, #3
   141e4:	str	r3, [sp]
   141e8:	add	r3, sp, #15
   141ec:	bl	139d0 <table_set@@Base>
   141f0:	add	sp, sp, #20
   141f4:	pop	{pc}		; (ldr pc, [sp], #4)

000141f8 <table_set_int16@@Base>:
   141f8:	push	{lr}		; (str lr, [sp, #-4]!)
   141fc:	sub	sp, sp, #20
   14200:	strh	r3, [sp, #14]
   14204:	mov	r3, #4
   14208:	str	r3, [sp]
   1420c:	add	r3, sp, #14
   14210:	bl	139d0 <table_set@@Base>
   14214:	add	sp, sp, #20
   14218:	pop	{pc}		; (ldr pc, [sp], #4)

0001421c <table_set_uint16@@Base>:
   1421c:	push	{lr}		; (str lr, [sp, #-4]!)
   14220:	sub	sp, sp, #20
   14224:	strh	r3, [sp, #14]
   14228:	mov	r3, #5
   1422c:	str	r3, [sp]
   14230:	add	r3, sp, #14
   14234:	bl	139d0 <table_set@@Base>
   14238:	add	sp, sp, #20
   1423c:	pop	{pc}		; (ldr pc, [sp], #4)

00014240 <table_set_int32@@Base>:
   14240:	push	{lr}		; (str lr, [sp, #-4]!)
   14244:	sub	sp, sp, #20
   14248:	str	r3, [sp, #12]
   1424c:	mov	r3, #6
   14250:	str	r3, [sp]
   14254:	add	r3, sp, #12
   14258:	bl	139d0 <table_set@@Base>
   1425c:	add	sp, sp, #20
   14260:	pop	{pc}		; (ldr pc, [sp], #4)

00014264 <table_set_uint32@@Base>:
   14264:	push	{lr}		; (str lr, [sp, #-4]!)
   14268:	sub	sp, sp, #20
   1426c:	str	r3, [sp, #12]
   14270:	mov	r3, #7
   14274:	str	r3, [sp]
   14278:	add	r3, sp, #12
   1427c:	bl	139d0 <table_set@@Base>
   14280:	add	sp, sp, #20
   14284:	pop	{pc}		; (ldr pc, [sp], #4)

00014288 <table_set_int64@@Base>:
   14288:	push	{lr}		; (str lr, [sp, #-4]!)
   1428c:	sub	sp, sp, #12
   14290:	mov	r3, #8
   14294:	str	r3, [sp]
   14298:	add	r3, sp, #16
   1429c:	bl	139d0 <table_set@@Base>
   142a0:	add	sp, sp, #12
   142a4:	pop	{pc}		; (ldr pc, [sp], #4)

000142a8 <table_set_uint64@@Base>:
   142a8:	push	{lr}		; (str lr, [sp, #-4]!)
   142ac:	sub	sp, sp, #12
   142b0:	mov	r3, #9
   142b4:	str	r3, [sp]
   142b8:	add	r3, sp, #16
   142bc:	bl	139d0 <table_set@@Base>
   142c0:	add	sp, sp, #12
   142c4:	pop	{pc}		; (ldr pc, [sp], #4)

000142c8 <table_set_short@@Base>:
   142c8:	push	{lr}		; (str lr, [sp, #-4]!)
   142cc:	sub	sp, sp, #20
   142d0:	strh	r3, [sp, #14]
   142d4:	mov	r3, #10
   142d8:	str	r3, [sp]
   142dc:	add	r3, sp, #14
   142e0:	bl	139d0 <table_set@@Base>
   142e4:	add	sp, sp, #20
   142e8:	pop	{pc}		; (ldr pc, [sp], #4)

000142ec <table_set_ushort@@Base>:
   142ec:	push	{lr}		; (str lr, [sp, #-4]!)
   142f0:	sub	sp, sp, #20
   142f4:	strh	r3, [sp, #14]
   142f8:	mov	r3, #11
   142fc:	str	r3, [sp]
   14300:	add	r3, sp, #14
   14304:	bl	139d0 <table_set@@Base>
   14308:	add	sp, sp, #20
   1430c:	pop	{pc}		; (ldr pc, [sp], #4)

00014310 <table_set_long@@Base>:
   14310:	push	{lr}		; (str lr, [sp, #-4]!)
   14314:	sub	sp, sp, #20
   14318:	str	r3, [sp, #12]
   1431c:	mov	r3, #12
   14320:	str	r3, [sp]
   14324:	add	r3, sp, r3
   14328:	bl	139d0 <table_set@@Base>
   1432c:	add	sp, sp, #20
   14330:	pop	{pc}		; (ldr pc, [sp], #4)

00014334 <table_set_ulong@@Base>:
   14334:	push	{lr}		; (str lr, [sp, #-4]!)
   14338:	sub	sp, sp, #20
   1433c:	str	r3, [sp, #12]
   14340:	mov	r3, #13
   14344:	str	r3, [sp]
   14348:	add	r3, sp, #12
   1434c:	bl	139d0 <table_set@@Base>
   14350:	add	sp, sp, #20
   14354:	pop	{pc}		; (ldr pc, [sp], #4)

00014358 <table_set_llong@@Base>:
   14358:	push	{lr}		; (str lr, [sp, #-4]!)
   1435c:	sub	sp, sp, #12
   14360:	mov	r3, #14
   14364:	str	r3, [sp]
   14368:	add	r3, sp, #16
   1436c:	bl	139d0 <table_set@@Base>
   14370:	add	sp, sp, #12
   14374:	pop	{pc}		; (ldr pc, [sp], #4)

00014378 <table_set_ullong@@Base>:
   14378:	push	{lr}		; (str lr, [sp, #-4]!)
   1437c:	sub	sp, sp, #12
   14380:	mov	r3, #15
   14384:	str	r3, [sp]
   14388:	add	r3, sp, #16
   1438c:	bl	139d0 <table_set@@Base>
   14390:	add	sp, sp, #12
   14394:	pop	{pc}		; (ldr pc, [sp], #4)

00014398 <table_set_float@@Base>:
   14398:	push	{lr}		; (str lr, [sp, #-4]!)
   1439c:	sub	sp, sp, #20
   143a0:	vstr	s0, [sp, #12]
   143a4:	mov	r3, #16
   143a8:	str	r3, [sp]
   143ac:	add	r3, sp, #12
   143b0:	bl	139d0 <table_set@@Base>
   143b4:	add	sp, sp, #20
   143b8:	pop	{pc}		; (ldr pc, [sp], #4)

000143bc <table_set_double@@Base>:
   143bc:	push	{lr}		; (str lr, [sp, #-4]!)
   143c0:	sub	sp, sp, #20
   143c4:	vstr	d0, [sp, #8]
   143c8:	mov	r3, #17
   143cc:	str	r3, [sp]
   143d0:	add	r3, sp, #8
   143d4:	bl	139d0 <table_set@@Base>
   143d8:	add	sp, sp, #20
   143dc:	pop	{pc}		; (ldr pc, [sp], #4)

000143e0 <table_set_ldouble@@Base>:
   143e0:	push	{lr}		; (str lr, [sp, #-4]!)
   143e4:	sub	sp, sp, #20
   143e8:	vstr	d0, [sp, #8]
   143ec:	mov	r3, #18
   143f0:	str	r3, [sp]
   143f4:	add	r3, sp, #8
   143f8:	bl	139d0 <table_set@@Base>
   143fc:	add	sp, sp, #20
   14400:	pop	{pc}		; (ldr pc, [sp], #4)

00014404 <table_set_string@@Base>:
   14404:	push	{lr}		; (str lr, [sp, #-4]!)
   14408:	sub	sp, sp, #12
   1440c:	mov	ip, #21
   14410:	str	ip, [sp]
   14414:	bl	139d0 <table_set@@Base>
   14418:	add	sp, sp, #12
   1441c:	pop	{pc}		; (ldr pc, [sp], #4)

00014420 <table_set_char@@Base>:
   14420:	push	{lr}		; (str lr, [sp, #-4]!)
   14424:	sub	sp, sp, #20
   14428:	strb	r3, [sp, #15]
   1442c:	mov	r3, #19
   14430:	str	r3, [sp]
   14434:	add	r3, sp, #15
   14438:	bl	139d0 <table_set@@Base>
   1443c:	add	sp, sp, #20
   14440:	pop	{pc}		; (ldr pc, [sp], #4)

00014444 <table_set_uchar@@Base>:
   14444:	push	{lr}		; (str lr, [sp, #-4]!)
   14448:	sub	sp, sp, #20
   1444c:	strb	r3, [sp, #15]
   14450:	mov	r3, #20
   14454:	str	r3, [sp]
   14458:	add	r3, sp, #15
   1445c:	bl	139d0 <table_set@@Base>
   14460:	add	sp, sp, #20
   14464:	pop	{pc}		; (ldr pc, [sp], #4)

00014468 <table_set_ptr@@Base>:
   14468:	push	{lr}		; (str lr, [sp, #-4]!)
   1446c:	sub	sp, sp, #12
   14470:	mov	ip, #23
   14474:	str	ip, [sp]
   14478:	bl	139d0 <table_set@@Base>
   1447c:	add	sp, sp, #12
   14480:	pop	{pc}		; (ldr pc, [sp], #4)

00014484 <table_cell_to_buffer@@Base>:
   14484:	strd	r4, [sp, #-20]!	; 0xffffffec
   14488:	strd	r6, [sp, #8]
   1448c:	str	lr, [sp, #16]
   14490:	sub	sp, sp, #12
   14494:	mov	r6, r0
   14498:	mov	r7, r1
   1449c:	mov	r4, r2
   144a0:	mov	r5, r3
   144a4:	mov	r1, r2
   144a8:	bl	12838 <table_get_column_data_type@@Base>
   144ac:	cmp	r0, #23
   144b0:	ldrls	pc, [pc, r0, lsl #2]
   144b4:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   144b8:	andeq	r4, r1, r8, lsl r5
   144bc:	andeq	r4, r1, r8, asr r5
   144c0:	andeq	r4, r1, r4, lsl #11
   144c4:			; <UNDEFINED> instruction: 0x000145b0
   144c8:	ldrdeq	r4, [r1], -ip
   144cc:	andeq	r4, r1, r8, lsl #12
   144d0:	andeq	r4, r1, r4, lsr r6
   144d4:	andeq	r4, r1, r0, ror #12
   144d8:	andeq	r4, r1, ip, lsl #13
   144dc:			; <UNDEFINED> instruction: 0x000146b8
   144e0:	andeq	r4, r1, r4, ror #13
   144e4:	andeq	r4, r1, r0, lsl r7
   144e8:	andeq	r4, r1, ip, lsr r7
   144ec:	andeq	r4, r1, r8, ror #14
   144f0:	muleq	r1, r4, r7
   144f4:	andeq	r4, r1, r0, asr #15
   144f8:	andeq	r4, r1, r8, lsl r8
   144fc:	andeq	r4, r1, r8, asr #16
   14500:	andeq	r4, r1, r4, ror r8
   14504:	andeq	r4, r1, ip, asr #17
   14508:	strdeq	r4, [r1], -r8
   1450c:	andeq	r4, r1, ip, ror #15
   14510:	andeq	r4, r1, r0, lsr #17
   14514:	andeq	r4, r1, r4, lsr #18
   14518:	mov	r2, r4
   1451c:	mov	r1, r7
   14520:	mov	r0, r6
   14524:	bl	134a0 <table_get_int@@Base>
   14528:	mov	r3, r0
   1452c:	movw	r2, #21032	; 0x5228
   14530:	movt	r2, #1
   14534:	ldr	r1, [sp, #32]
   14538:	mov	r0, r5
   1453c:	bl	11ae4 <snprintf@plt>
   14540:	mov	r0, #0
   14544:	add	sp, sp, #12
   14548:	ldrd	r4, [sp]
   1454c:	ldrd	r6, [sp, #8]
   14550:	add	sp, sp, #16
   14554:	pop	{pc}		; (ldr pc, [sp], #4)
   14558:	mov	r2, r4
   1455c:	mov	r1, r7
   14560:	mov	r0, r6
   14564:	bl	134bc <table_get_uint@@Base>
   14568:	mov	r3, r0
   1456c:	movw	r2, #21036	; 0x522c
   14570:	movt	r2, #1
   14574:	ldr	r1, [sp, #32]
   14578:	mov	r0, r5
   1457c:	bl	11ae4 <snprintf@plt>
   14580:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   14584:	mov	r2, r4
   14588:	mov	r1, r7
   1458c:	mov	r0, r6
   14590:	bl	134d8 <table_get_int8@@Base>
   14594:	mov	r3, r0
   14598:	movw	r2, #21032	; 0x5228
   1459c:	movt	r2, #1
   145a0:	ldr	r1, [sp, #32]
   145a4:	mov	r0, r5
   145a8:	bl	11ae4 <snprintf@plt>
   145ac:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   145b0:	mov	r2, r4
   145b4:	mov	r1, r7
   145b8:	mov	r0, r6
   145bc:	bl	134f4 <table_get_uint8@@Base>
   145c0:	mov	r3, r0
   145c4:	movw	r2, #21036	; 0x522c
   145c8:	movt	r2, #1
   145cc:	ldr	r1, [sp, #32]
   145d0:	mov	r0, r5
   145d4:	bl	11ae4 <snprintf@plt>
   145d8:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   145dc:	mov	r2, r4
   145e0:	mov	r1, r7
   145e4:	mov	r0, r6
   145e8:	bl	13510 <table_get_int16@@Base>
   145ec:	mov	r3, r0
   145f0:	movw	r2, #21032	; 0x5228
   145f4:	movt	r2, #1
   145f8:	ldr	r1, [sp, #32]
   145fc:	mov	r0, r5
   14600:	bl	11ae4 <snprintf@plt>
   14604:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   14608:	mov	r2, r4
   1460c:	mov	r1, r7
   14610:	mov	r0, r6
   14614:	bl	1352c <table_get_uint16@@Base>
   14618:	mov	r3, r0
   1461c:	movw	r2, #21036	; 0x522c
   14620:	movt	r2, #1
   14624:	ldr	r1, [sp, #32]
   14628:	mov	r0, r5
   1462c:	bl	11ae4 <snprintf@plt>
   14630:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   14634:	mov	r2, r4
   14638:	mov	r1, r7
   1463c:	mov	r0, r6
   14640:	bl	13548 <table_get_int32@@Base>
   14644:	mov	r3, r0
   14648:	movw	r2, #21032	; 0x5228
   1464c:	movt	r2, #1
   14650:	ldr	r1, [sp, #32]
   14654:	mov	r0, r5
   14658:	bl	11ae4 <snprintf@plt>
   1465c:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   14660:	mov	r2, r4
   14664:	mov	r1, r7
   14668:	mov	r0, r6
   1466c:	bl	13564 <table_get_uint32@@Base>
   14670:	mov	r3, r0
   14674:	movw	r2, #21036	; 0x522c
   14678:	movt	r2, #1
   1467c:	ldr	r1, [sp, #32]
   14680:	mov	r0, r5
   14684:	bl	11ae4 <snprintf@plt>
   14688:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   1468c:	mov	r2, r4
   14690:	mov	r1, r7
   14694:	mov	r0, r6
   14698:	bl	13580 <table_get_int64@@Base>
   1469c:	strd	r0, [sp]
   146a0:	movw	r2, #21040	; 0x5230
   146a4:	movt	r2, #1
   146a8:	ldr	r1, [sp, #32]
   146ac:	mov	r0, r5
   146b0:	bl	11ae4 <snprintf@plt>
   146b4:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   146b8:	mov	r2, r4
   146bc:	mov	r1, r7
   146c0:	mov	r0, r6
   146c4:	bl	1359c <table_get_uint64@@Base>
   146c8:	strd	r0, [sp]
   146cc:	movw	r2, #21048	; 0x5238
   146d0:	movt	r2, #1
   146d4:	ldr	r1, [sp, #32]
   146d8:	mov	r0, r5
   146dc:	bl	11ae4 <snprintf@plt>
   146e0:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   146e4:	mov	r2, r4
   146e8:	mov	r1, r7
   146ec:	mov	r0, r6
   146f0:	bl	135b8 <table_get_short@@Base>
   146f4:	mov	r3, r0
   146f8:	movw	r2, #21056	; 0x5240
   146fc:	movt	r2, #1
   14700:	ldr	r1, [sp, #32]
   14704:	mov	r0, r5
   14708:	bl	11ae4 <snprintf@plt>
   1470c:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   14710:	mov	r2, r4
   14714:	mov	r1, r7
   14718:	mov	r0, r6
   1471c:	bl	135d4 <table_get_ushort@@Base>
   14720:	mov	r3, r0
   14724:	movw	r2, #21060	; 0x5244
   14728:	movt	r2, #1
   1472c:	ldr	r1, [sp, #32]
   14730:	mov	r0, r5
   14734:	bl	11ae4 <snprintf@plt>
   14738:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   1473c:	mov	r2, r4
   14740:	mov	r1, r7
   14744:	mov	r0, r6
   14748:	bl	135f0 <table_get_long@@Base>
   1474c:	mov	r3, r0
   14750:	movw	r2, #21064	; 0x5248
   14754:	movt	r2, #1
   14758:	ldr	r1, [sp, #32]
   1475c:	mov	r0, r5
   14760:	bl	11ae4 <snprintf@plt>
   14764:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   14768:	mov	r2, r4
   1476c:	mov	r1, r7
   14770:	mov	r0, r6
   14774:	bl	1360c <table_get_ulong@@Base>
   14778:	mov	r3, r0
   1477c:	movw	r2, #21068	; 0x524c
   14780:	movt	r2, #1
   14784:	ldr	r1, [sp, #32]
   14788:	mov	r0, r5
   1478c:	bl	11ae4 <snprintf@plt>
   14790:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   14794:	mov	r2, r4
   14798:	mov	r1, r7
   1479c:	mov	r0, r6
   147a0:	bl	13628 <table_get_llong@@Base>
   147a4:	strd	r0, [sp]
   147a8:	movw	r2, #21040	; 0x5230
   147ac:	movt	r2, #1
   147b0:	ldr	r1, [sp, #32]
   147b4:	mov	r0, r5
   147b8:	bl	11ae4 <snprintf@plt>
   147bc:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   147c0:	mov	r2, r4
   147c4:	mov	r1, r7
   147c8:	mov	r0, r6
   147cc:	bl	13644 <table_get_ullong@@Base>
   147d0:	strd	r0, [sp]
   147d4:	movw	r2, #21048	; 0x5238
   147d8:	movt	r2, #1
   147dc:	ldr	r1, [sp, #32]
   147e0:	mov	r0, r5
   147e4:	bl	11ae4 <snprintf@plt>
   147e8:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   147ec:	mov	r2, r4
   147f0:	mov	r1, r7
   147f4:	mov	r0, r6
   147f8:	bl	136ec <table_get_string@@Base>
   147fc:	mov	r3, r0
   14800:	movw	r2, #21072	; 0x5250
   14804:	movt	r2, #1
   14808:	ldr	r1, [sp, #32]
   1480c:	mov	r0, r5
   14810:	bl	11ae4 <snprintf@plt>
   14814:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   14818:	mov	r2, r4
   1481c:	mov	r1, r7
   14820:	mov	r0, r6
   14824:	bl	13660 <table_get_float@@Base>
   14828:	vcvt.f64.f32	d0, s0
   1482c:	vstr	d0, [sp]
   14830:	movw	r2, #21076	; 0x5254
   14834:	movt	r2, #1
   14838:	ldr	r1, [sp, #32]
   1483c:	mov	r0, r5
   14840:	bl	11ae4 <snprintf@plt>
   14844:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   14848:	mov	r2, r4
   1484c:	mov	r1, r7
   14850:	mov	r0, r6
   14854:	bl	1367c <table_get_double@@Base>
   14858:	vstr	d0, [sp]
   1485c:	movw	r2, #21080	; 0x5258
   14860:	movt	r2, #1
   14864:	ldr	r1, [sp, #32]
   14868:	mov	r0, r5
   1486c:	bl	11ae4 <snprintf@plt>
   14870:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   14874:	mov	r2, r4
   14878:	mov	r1, r7
   1487c:	mov	r0, r6
   14880:	bl	13698 <table_get_ldouble@@Base>
   14884:	vstr	d0, [sp]
   14888:	movw	r2, #21084	; 0x525c
   1488c:	movt	r2, #1
   14890:	ldr	r1, [sp, #32]
   14894:	mov	r0, r5
   14898:	bl	11ae4 <snprintf@plt>
   1489c:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   148a0:	mov	r2, r4
   148a4:	mov	r1, r7
   148a8:	mov	r0, r6
   148ac:	bl	13484 <table_get_bool@@Base>
   148b0:	mov	r3, r0
   148b4:	movw	r2, #21032	; 0x5228
   148b8:	movt	r2, #1
   148bc:	ldr	r1, [sp, #32]
   148c0:	mov	r0, r5
   148c4:	bl	11ae4 <snprintf@plt>
   148c8:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   148cc:	mov	r2, r4
   148d0:	mov	r1, r7
   148d4:	mov	r0, r6
   148d8:	bl	136b4 <table_get_char@@Base>
   148dc:	mov	r3, r0
   148e0:	movw	r2, #21088	; 0x5260
   148e4:	movt	r2, #1
   148e8:	ldr	r1, [sp, #32]
   148ec:	mov	r0, r5
   148f0:	bl	11ae4 <snprintf@plt>
   148f4:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   148f8:	mov	r2, r4
   148fc:	mov	r1, r7
   14900:	mov	r0, r6
   14904:	bl	136d0 <table_get_uchar@@Base>
   14908:	mov	r3, r0
   1490c:	movw	r2, #21088	; 0x5260
   14910:	movt	r2, #1
   14914:	ldr	r1, [sp, #32]
   14918:	mov	r0, r5
   1491c:	bl	11ae4 <snprintf@plt>
   14920:	b	14540 <table_cell_to_buffer@@Base+0xbc>
   14924:	mov	r2, r4
   14928:	mov	r1, r7
   1492c:	mov	r0, r6
   14930:	bl	13704 <table_get_ptr@@Base>
   14934:	mov	r3, r0
   14938:	movw	r2, #21092	; 0x5264
   1493c:	movt	r2, #1
   14940:	ldr	r1, [sp, #32]
   14944:	mov	r0, r5
   14948:	bl	11ae4 <snprintf@plt>
   1494c:	b	14540 <table_cell_to_buffer@@Base+0xbc>

00014950 <table_cell_from_buffer@@Base>:
   14950:	strd	r4, [sp, #-20]!	; 0xffffffec
   14954:	strd	r6, [sp, #8]
   14958:	str	lr, [sp, #16]
   1495c:	sub	sp, sp, #268	; 0x10c
   14960:	mov	r6, r0
   14964:	mov	r7, r1
   14968:	mov	r4, r2
   1496c:	mov	r5, r3
   14970:	mov	r1, r2
   14974:	bl	12838 <table_get_column_data_type@@Base>
   14978:	cmp	r0, #23
   1497c:	ldrls	pc, [pc, r0, lsl #2]
   14980:	b	14fd0 <table_cell_from_buffer@@Base+0x680>
   14984:	andeq	r4, r1, r4, ror #19
   14988:	andeq	r4, r1, r8, lsr sl
   1498c:	andeq	r4, r1, r4, ror sl
   14990:			; <UNDEFINED> instruction: 0x00014ab0
   14994:	andeq	r4, r1, ip, ror #21
   14998:	andeq	r4, r1, r8, lsr #22
   1499c:	andeq	r4, r1, r4, ror #22
   149a0:	andeq	r4, r1, r0, lsr #23
   149a4:	ldrdeq	r4, [r1], -ip
   149a8:	andeq	r4, r1, ip, lsl ip
   149ac:	andeq	r4, r1, ip, asr ip
   149b0:	muleq	r1, r8, ip
   149b4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   149b8:	andeq	r4, r1, r0, lsl sp
   149bc:	andeq	r4, r1, ip, asr #26
   149c0:	andeq	r4, r1, ip, lsl #27
   149c4:	andeq	r4, r1, r8, lsl #28
   149c8:	andeq	r4, r1, r4, asr #28
   149cc:	andeq	r4, r1, r0, lsl #29
   149d0:	andeq	r4, r1, ip, lsl pc
   149d4:	andeq	r4, r1, r8, asr pc
   149d8:	andeq	r4, r1, ip, asr #27
   149dc:			; <UNDEFINED> instruction: 0x00014ebc
   149e0:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   149e4:	add	r2, sp, #8
   149e8:	movw	r1, #21032	; 0x5228
   149ec:	movt	r1, #1
   149f0:	mov	r0, r5
   149f4:	bl	11af0 <__isoc99_sscanf@plt>
   149f8:	cmp	r0, #1
   149fc:	mvnne	r5, #0
   14a00:	beq	14a1c <table_cell_from_buffer@@Base+0xcc>
   14a04:	mov	r0, r5
   14a08:	add	sp, sp, #268	; 0x10c
   14a0c:	ldrd	r4, [sp]
   14a10:	ldrd	r6, [sp, #8]
   14a14:	add	sp, sp, #16
   14a18:	pop	{pc}		; (ldr pc, [sp], #4)
   14a1c:	ldr	r3, [sp, #8]
   14a20:	mov	r2, r4
   14a24:	mov	r1, r7
   14a28:	mov	r0, r6
   14a2c:	bl	14168 <table_set_int@@Base>
   14a30:	mov	r5, #0
   14a34:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14a38:	add	r2, sp, #8
   14a3c:	movw	r1, #21036	; 0x522c
   14a40:	movt	r1, #1
   14a44:	mov	r0, r5
   14a48:	bl	11af0 <__isoc99_sscanf@plt>
   14a4c:	cmp	r0, #1
   14a50:	mvnne	r5, #0
   14a54:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14a58:	ldr	r3, [sp, #8]
   14a5c:	mov	r2, r4
   14a60:	mov	r1, r7
   14a64:	mov	r0, r6
   14a68:	bl	1418c <table_set_uint@@Base>
   14a6c:	mov	r5, #0
   14a70:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14a74:	add	r2, sp, #8
   14a78:	movw	r1, #21096	; 0x5268
   14a7c:	movt	r1, #1
   14a80:	mov	r0, r5
   14a84:	bl	11af0 <__isoc99_sscanf@plt>
   14a88:	cmp	r0, #1
   14a8c:	mvnne	r5, #0
   14a90:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14a94:	ldrsb	r3, [sp, #8]
   14a98:	mov	r2, r4
   14a9c:	mov	r1, r7
   14aa0:	mov	r0, r6
   14aa4:	bl	141b0 <table_set_int8@@Base>
   14aa8:	mov	r5, #0
   14aac:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14ab0:	add	r2, sp, #8
   14ab4:	movw	r1, #21104	; 0x5270
   14ab8:	movt	r1, #1
   14abc:	mov	r0, r5
   14ac0:	bl	11af0 <__isoc99_sscanf@plt>
   14ac4:	cmp	r0, #1
   14ac8:	mvnne	r5, #0
   14acc:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14ad0:	ldrb	r3, [sp, #8]
   14ad4:	mov	r2, r4
   14ad8:	mov	r1, r7
   14adc:	mov	r0, r6
   14ae0:	bl	141d4 <table_set_uint8@@Base>
   14ae4:	mov	r5, #0
   14ae8:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14aec:	add	r2, sp, #8
   14af0:	movw	r1, #21056	; 0x5240
   14af4:	movt	r1, #1
   14af8:	mov	r0, r5
   14afc:	bl	11af0 <__isoc99_sscanf@plt>
   14b00:	cmp	r0, #1
   14b04:	mvnne	r5, #0
   14b08:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14b0c:	ldrsh	r3, [sp, #8]
   14b10:	mov	r2, r4
   14b14:	mov	r1, r7
   14b18:	mov	r0, r6
   14b1c:	bl	141f8 <table_set_int16@@Base>
   14b20:	mov	r5, #0
   14b24:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14b28:	add	r2, sp, #8
   14b2c:	movw	r1, #21060	; 0x5244
   14b30:	movt	r1, #1
   14b34:	mov	r0, r5
   14b38:	bl	11af0 <__isoc99_sscanf@plt>
   14b3c:	cmp	r0, #1
   14b40:	mvnne	r5, #0
   14b44:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14b48:	ldrh	r3, [sp, #8]
   14b4c:	mov	r2, r4
   14b50:	mov	r1, r7
   14b54:	mov	r0, r6
   14b58:	bl	1421c <table_set_uint16@@Base>
   14b5c:	mov	r5, #0
   14b60:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14b64:	add	r2, sp, #8
   14b68:	movw	r1, #21032	; 0x5228
   14b6c:	movt	r1, #1
   14b70:	mov	r0, r5
   14b74:	bl	11af0 <__isoc99_sscanf@plt>
   14b78:	cmp	r0, #1
   14b7c:	mvnne	r5, #0
   14b80:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14b84:	ldr	r3, [sp, #8]
   14b88:	mov	r2, r4
   14b8c:	mov	r1, r7
   14b90:	mov	r0, r6
   14b94:	bl	14240 <table_set_int32@@Base>
   14b98:	mov	r5, #0
   14b9c:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14ba0:	add	r2, sp, #8
   14ba4:	movw	r1, #21036	; 0x522c
   14ba8:	movt	r1, #1
   14bac:	mov	r0, r5
   14bb0:	bl	11af0 <__isoc99_sscanf@plt>
   14bb4:	cmp	r0, #1
   14bb8:	mvnne	r5, #0
   14bbc:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14bc0:	ldr	r3, [sp, #8]
   14bc4:	mov	r2, r4
   14bc8:	mov	r1, r7
   14bcc:	mov	r0, r6
   14bd0:	bl	14264 <table_set_uint32@@Base>
   14bd4:	mov	r5, #0
   14bd8:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14bdc:	add	r2, sp, #8
   14be0:	movw	r1, #21040	; 0x5230
   14be4:	movt	r1, #1
   14be8:	mov	r0, r5
   14bec:	bl	11af0 <__isoc99_sscanf@plt>
   14bf0:	cmp	r0, #1
   14bf4:	mvnne	r5, #0
   14bf8:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14bfc:	ldrd	r2, [sp, #8]
   14c00:	strd	r2, [sp]
   14c04:	mov	r2, r4
   14c08:	mov	r1, r7
   14c0c:	mov	r0, r6
   14c10:	bl	14288 <table_set_int64@@Base>
   14c14:	mov	r5, #0
   14c18:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14c1c:	add	r2, sp, #8
   14c20:	movw	r1, #21048	; 0x5238
   14c24:	movt	r1, #1
   14c28:	mov	r0, r5
   14c2c:	bl	11af0 <__isoc99_sscanf@plt>
   14c30:	cmp	r0, #1
   14c34:	mvnne	r5, #0
   14c38:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14c3c:	ldrd	r2, [sp, #8]
   14c40:	strd	r2, [sp]
   14c44:	mov	r2, r4
   14c48:	mov	r1, r7
   14c4c:	mov	r0, r6
   14c50:	bl	142a8 <table_set_uint64@@Base>
   14c54:	mov	r5, #0
   14c58:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14c5c:	add	r2, sp, #8
   14c60:	movw	r1, #21056	; 0x5240
   14c64:	movt	r1, #1
   14c68:	mov	r0, r5
   14c6c:	bl	11af0 <__isoc99_sscanf@plt>
   14c70:	cmp	r0, #1
   14c74:	mvnne	r5, #0
   14c78:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14c7c:	ldrsh	r3, [sp, #8]
   14c80:	mov	r2, r4
   14c84:	mov	r1, r7
   14c88:	mov	r0, r6
   14c8c:	bl	142c8 <table_set_short@@Base>
   14c90:	mov	r5, #0
   14c94:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14c98:	add	r2, sp, #8
   14c9c:	movw	r1, #21060	; 0x5244
   14ca0:	movt	r1, #1
   14ca4:	mov	r0, r5
   14ca8:	bl	11af0 <__isoc99_sscanf@plt>
   14cac:	cmp	r0, #1
   14cb0:	mvnne	r5, #0
   14cb4:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14cb8:	ldrh	r3, [sp, #8]
   14cbc:	mov	r2, r4
   14cc0:	mov	r1, r7
   14cc4:	mov	r0, r6
   14cc8:	bl	142ec <table_set_ushort@@Base>
   14ccc:	mov	r5, #0
   14cd0:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14cd4:	add	r2, sp, #8
   14cd8:	movw	r1, #21064	; 0x5248
   14cdc:	movt	r1, #1
   14ce0:	mov	r0, r5
   14ce4:	bl	11af0 <__isoc99_sscanf@plt>
   14ce8:	cmp	r0, #1
   14cec:	mvnne	r5, #0
   14cf0:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14cf4:	ldr	r3, [sp, #8]
   14cf8:	mov	r2, r4
   14cfc:	mov	r1, r7
   14d00:	mov	r0, r6
   14d04:	bl	14310 <table_set_long@@Base>
   14d08:	mov	r5, #0
   14d0c:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14d10:	add	r2, sp, #8
   14d14:	movw	r1, #21068	; 0x524c
   14d18:	movt	r1, #1
   14d1c:	mov	r0, r5
   14d20:	bl	11af0 <__isoc99_sscanf@plt>
   14d24:	cmp	r0, #1
   14d28:	mvnne	r5, #0
   14d2c:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14d30:	ldr	r3, [sp, #8]
   14d34:	mov	r2, r4
   14d38:	mov	r1, r7
   14d3c:	mov	r0, r6
   14d40:	bl	14334 <table_set_ulong@@Base>
   14d44:	mov	r5, #0
   14d48:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14d4c:	add	r2, sp, #8
   14d50:	movw	r1, #21040	; 0x5230
   14d54:	movt	r1, #1
   14d58:	mov	r0, r5
   14d5c:	bl	11af0 <__isoc99_sscanf@plt>
   14d60:	cmp	r0, #1
   14d64:	mvnne	r5, #0
   14d68:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14d6c:	ldrd	r2, [sp, #8]
   14d70:	strd	r2, [sp]
   14d74:	mov	r2, r4
   14d78:	mov	r1, r7
   14d7c:	mov	r0, r6
   14d80:	bl	14358 <table_set_llong@@Base>
   14d84:	mov	r5, #0
   14d88:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14d8c:	add	r2, sp, #8
   14d90:	movw	r1, #21048	; 0x5238
   14d94:	movt	r1, #1
   14d98:	mov	r0, r5
   14d9c:	bl	11af0 <__isoc99_sscanf@plt>
   14da0:	cmp	r0, #1
   14da4:	mvnne	r5, #0
   14da8:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14dac:	ldrd	r2, [sp, #8]
   14db0:	strd	r2, [sp]
   14db4:	mov	r2, r4
   14db8:	mov	r1, r7
   14dbc:	mov	r0, r6
   14dc0:	bl	14378 <table_set_ullong@@Base>
   14dc4:	mov	r5, #0
   14dc8:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14dcc:	add	r2, sp, #8
   14dd0:	movw	r1, #21072	; 0x5250
   14dd4:	movt	r1, #1
   14dd8:	mov	r0, r5
   14ddc:	bl	11af0 <__isoc99_sscanf@plt>
   14de0:	cmp	r0, #1
   14de4:	mvnne	r5, #0
   14de8:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14dec:	add	r3, sp, #8
   14df0:	mov	r2, r4
   14df4:	mov	r1, r7
   14df8:	mov	r0, r6
   14dfc:	bl	14404 <table_set_string@@Base>
   14e00:	mov	r5, #0
   14e04:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14e08:	add	r2, sp, #8
   14e0c:	movw	r1, #21076	; 0x5254
   14e10:	movt	r1, #1
   14e14:	mov	r0, r5
   14e18:	bl	11af0 <__isoc99_sscanf@plt>
   14e1c:	cmp	r0, #1
   14e20:	mvnne	r5, #0
   14e24:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14e28:	vldr	s0, [sp, #8]
   14e2c:	mov	r2, r4
   14e30:	mov	r1, r7
   14e34:	mov	r0, r6
   14e38:	bl	14398 <table_set_float@@Base>
   14e3c:	mov	r5, #0
   14e40:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14e44:	add	r2, sp, #8
   14e48:	movw	r1, #21080	; 0x5258
   14e4c:	movt	r1, #1
   14e50:	mov	r0, r5
   14e54:	bl	11af0 <__isoc99_sscanf@plt>
   14e58:	cmp	r0, #1
   14e5c:	mvnne	r5, #0
   14e60:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14e64:	vldr	d0, [sp, #8]
   14e68:	mov	r2, r4
   14e6c:	mov	r1, r7
   14e70:	mov	r0, r6
   14e74:	bl	143bc <table_set_double@@Base>
   14e78:	mov	r5, #0
   14e7c:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14e80:	add	r2, sp, #8
   14e84:	movw	r1, #21084	; 0x525c
   14e88:	movt	r1, #1
   14e8c:	mov	r0, r5
   14e90:	bl	11af0 <__isoc99_sscanf@plt>
   14e94:	cmp	r0, #1
   14e98:	mvnne	r5, #0
   14e9c:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14ea0:	vldr	d0, [sp, #8]
   14ea4:	mov	r2, r4
   14ea8:	mov	r1, r7
   14eac:	mov	r0, r6
   14eb0:	bl	143e0 <table_set_ldouble@@Base>
   14eb4:	mov	r5, #0
   14eb8:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14ebc:	add	r2, sp, #8
   14ec0:	movw	r1, #21032	; 0x5228
   14ec4:	movt	r1, #1
   14ec8:	mov	r0, r5
   14ecc:	bl	11af0 <__isoc99_sscanf@plt>
   14ed0:	cmp	r0, #1
   14ed4:	mvnne	r5, #0
   14ed8:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14edc:	ldr	r5, [sp, #8]
   14ee0:	cmp	r5, #0
   14ee4:	beq	14f04 <table_cell_from_buffer@@Base+0x5b4>
   14ee8:	mov	r3, #1
   14eec:	mov	r2, r4
   14ef0:	mov	r1, r7
   14ef4:	mov	r0, r6
   14ef8:	bl	14144 <table_set_bool@@Base>
   14efc:	mov	r5, #0
   14f00:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14f04:	mov	r3, #0
   14f08:	mov	r2, r4
   14f0c:	mov	r1, r7
   14f10:	mov	r0, r6
   14f14:	bl	14144 <table_set_bool@@Base>
   14f18:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14f1c:	add	r2, sp, #8
   14f20:	movw	r1, #21088	; 0x5260
   14f24:	movt	r1, #1
   14f28:	mov	r0, r5
   14f2c:	bl	11af0 <__isoc99_sscanf@plt>
   14f30:	cmp	r0, #1
   14f34:	mvnne	r5, #0
   14f38:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14f3c:	ldrb	r3, [sp, #8]
   14f40:	mov	r2, r4
   14f44:	mov	r1, r7
   14f48:	mov	r0, r6
   14f4c:	bl	14420 <table_set_char@@Base>
   14f50:	mov	r5, #0
   14f54:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14f58:	add	r2, sp, #8
   14f5c:	movw	r1, #21088	; 0x5260
   14f60:	movt	r1, #1
   14f64:	mov	r0, r5
   14f68:	bl	11af0 <__isoc99_sscanf@plt>
   14f6c:	cmp	r0, #1
   14f70:	mvnne	r5, #0
   14f74:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14f78:	ldrb	r3, [sp, #8]
   14f7c:	mov	r2, r4
   14f80:	mov	r1, r7
   14f84:	mov	r0, r6
   14f88:	bl	14444 <table_set_uchar@@Base>
   14f8c:	mov	r5, #0
   14f90:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14f94:	add	r2, sp, #8
   14f98:	movw	r1, #21092	; 0x5264
   14f9c:	movt	r1, #1
   14fa0:	mov	r0, r5
   14fa4:	bl	11af0 <__isoc99_sscanf@plt>
   14fa8:	cmp	r0, #1
   14fac:	mvnne	r5, #0
   14fb0:	bne	14a04 <table_cell_from_buffer@@Base+0xb4>
   14fb4:	ldr	r3, [sp, #8]
   14fb8:	mov	r2, r4
   14fbc:	mov	r1, r7
   14fc0:	mov	r0, r6
   14fc4:	bl	14468 <table_set_ptr@@Base>
   14fc8:	mov	r5, #0
   14fcc:	b	14a04 <table_cell_from_buffer@@Base+0xb4>
   14fd0:	mov	r5, #0
   14fd4:	b	14a04 <table_cell_from_buffer@@Base+0xb4>

00014fd8 <table_get_cell_ptr@@Base>:
   14fd8:	str	r4, [sp, #-8]!
   14fdc:	str	lr, [sp, #4]
   14fe0:	mov	r4, r2
   14fe4:	bl	139b4 <table_get_row_ptr@@Base>
   14fe8:	ldr	r0, [r0]
   14fec:	add	r0, r0, r4, lsl #2
   14ff0:	ldr	r4, [sp]
   14ff4:	add	sp, sp, #4
   14ff8:	pop	{pc}		; (ldr pc, [sp], #4)

00014ffc <table_cell_init@@Base>:
   14ffc:	str	r4, [sp, #-8]!
   15000:	str	lr, [sp, #4]
   15004:	bl	14fd8 <table_get_cell_ptr@@Base>
   15008:	mov	r3, #0
   1500c:	str	r3, [r0]
   15010:	ldr	r4, [sp]
   15014:	add	sp, sp, #4
   15018:	pop	{pc}		; (ldr pc, [sp], #4)

0001501c <table_cell_destroy@@Base>:
   1501c:	strd	r4, [sp, #-16]!
   15020:	str	r6, [sp, #8]
   15024:	str	lr, [sp, #12]
   15028:	mov	r5, r0
   1502c:	mov	r6, r1
   15030:	mov	r4, r2
   15034:	mov	r1, r2
   15038:	bl	12838 <table_get_column_data_type@@Base>
   1503c:	cmp	r0, #23
   15040:	bne	15054 <table_cell_destroy@@Base+0x38>
   15044:	ldrd	r4, [sp]
   15048:	ldr	r6, [sp, #8]
   1504c:	add	sp, sp, #12
   15050:	pop	{pc}		; (ldr pc, [sp], #4)
   15054:	mov	r2, r4
   15058:	mov	r1, r6
   1505c:	mov	r0, r5
   15060:	bl	14fd8 <table_get_cell_ptr@@Base>
   15064:	ldr	r0, [r0]
   15068:	cmp	r0, #0
   1506c:	beq	15044 <table_cell_destroy@@Base+0x28>
   15070:	bl	11a84 <free@plt>
   15074:	b	15044 <table_cell_destroy@@Base+0x28>

00015078 <table_cell_nullify@@Base>:
   15078:	str	r4, [sp, #-8]!
   1507c:	str	lr, [sp, #4]
   15080:	bl	14fd8 <table_get_cell_ptr@@Base>
   15084:	mov	r4, r0
   15088:	ldr	r0, [r0]
   1508c:	cmp	r0, #0
   15090:	beq	150a0 <table_cell_nullify@@Base+0x28>
   15094:	bl	11a84 <free@plt>
   15098:	mov	r3, #0
   1509c:	str	r3, [r4]
   150a0:	mov	r0, #0
   150a4:	ldr	r4, [sp]
   150a8:	add	sp, sp, #4
   150ac:	pop	{pc}		; (ldr pc, [sp], #4)

000150b0 <__libc_csu_init@@Base>:
   150b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   150b4:	mov	r7, r0
   150b8:	ldr	r6, [pc, #72]	; 15108 <__libc_csu_init@@Base+0x58>
   150bc:	ldr	r5, [pc, #72]	; 1510c <__libc_csu_init@@Base+0x5c>
   150c0:	add	r6, pc, r6
   150c4:	add	r5, pc, r5
   150c8:	sub	r6, r6, r5
   150cc:	mov	r8, r1
   150d0:	mov	r9, r2
   150d4:	bl	11a4c <strcmp@plt-0x20>
   150d8:	asrs	r6, r6, #2
   150dc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   150e0:	mov	r4, #0
   150e4:	add	r4, r4, #1
   150e8:	ldr	r3, [r5], #4
   150ec:	mov	r2, r9
   150f0:	mov	r1, r8
   150f4:	mov	r0, r7
   150f8:	blx	r3
   150fc:	cmp	r6, r4
   15100:	bne	150e4 <__libc_csu_init@@Base+0x34>
   15104:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15108:	andeq	r0, r1, ip, asr #28
   1510c:	andeq	r0, r1, r4, asr #28

00015110 <__libc_csu_fini@@Base>:
   15110:	bx	lr

Disassembly of section .fini:

00015114 <.fini>:
   15114:	push	{r3, lr}
   15118:	pop	{r3, pc}
