

================================================================
== Vitis HLS Report for 'clefia'
================================================================
* Date:           Tue Dec  6 21:01:21 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|        ?|  0.750 us|         ?|   76|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 24 23 22 25 
22 --> 25 
23 --> 25 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.29>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln451 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [clefia.c:451]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pt, i64 666, i64 207, i64 1"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pt"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %key_bitlen"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %key_bitlen, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %key_bitlen, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_enc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_enc, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_enc, i64 666, i64 207, i64 1"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Clefia_enc"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_dec, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_dec, i64 666, i64 207, i64 1"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %Clefia_dec"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%key_bitlen_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %key_bitlen"   --->   Operation 44 'read' 'key_bitlen_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%rk = alloca i64 1" [clefia.c:460]   --->   Operation 45 'alloca' 'rk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.47ns)   --->   "%icmp_ln395 = icmp_eq  i32 %key_bitlen_read, i32 128" [clefia.c:395]   --->   Operation 46 'icmp' 'icmp_ln395' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln395 = br i1 %icmp_ln395, void %if.else.i, void %if.then.i" [clefia.c:395]   --->   Operation 47 'br' 'br_ln395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (2.47ns)   --->   "%icmp_ln398 = icmp_eq  i32 %key_bitlen_read, i32 192" [clefia.c:398]   --->   Operation 48 'icmp' 'icmp_ln398' <Predicate = (!icmp_ln395)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %if.else3.i, void %if.then2.i" [clefia.c:398]   --->   Operation 49 'br' 'br_ln398' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (2.47ns)   --->   "%icmp_ln401 = icmp_eq  i32 %key_bitlen_read, i32 256" [clefia.c:401]   --->   Operation 50 'icmp' 'icmp_ln401' <Predicate = (!icmp_ln395 & !icmp_ln398)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.82ns)   --->   "%br_ln401 = br i1 %icmp_ln401, void %while.body.i, void %if.then5.i" [clefia.c:401]   --->   Operation 51 'br' 'br_ln401' <Predicate = (!icmp_ln395 & !icmp_ln398)> <Delay = 1.82>
ST_1 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln402 = call void @ClefiaKeySet256, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con256, i8 %skey" [clefia.c:402]   --->   Operation 52 'call' 'call_ln402' <Predicate = (!icmp_ln395 & !icmp_ln398 & icmp_ln401)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln399 = call void @ClefiaKeySet192, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con192, i8 %skey256" [clefia.c:399]   --->   Operation 53 'call' 'call_ln399' <Predicate = (!icmp_ln395 & icmp_ln398)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln396 = call void @ClefiaKeySet128, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con128" [clefia.c:396]   --->   Operation 54 'call' 'call_ln396' <Predicate = (icmp_ln395)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln402 = call void @ClefiaKeySet256, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con256, i8 %skey" [clefia.c:402]   --->   Operation 55 'call' 'call_ln402' <Predicate = (!icmp_ln395 & !icmp_ln398 & icmp_ln401)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [1/1] (1.82ns)   --->   "%br_ln403 = br void %while.body.i" [clefia.c:403]   --->   Operation 56 'br' 'br_ln403' <Predicate = (!icmp_ln395 & !icmp_ln398 & icmp_ln401)> <Delay = 1.82>
ST_2 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln399 = call void @ClefiaKeySet192, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con192, i8 %skey256" [clefia.c:399]   --->   Operation 57 'call' 'call_ln399' <Predicate = (!icmp_ln395 & icmp_ln398)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 58 [1/1] (1.82ns)   --->   "%br_ln400 = br void %while.body.i" [clefia.c:400]   --->   Operation 58 'br' 'br_ln400' <Predicate = (!icmp_ln395 & icmp_ln398)> <Delay = 1.82>
ST_2 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln396 = call void @ClefiaKeySet128, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con128" [clefia.c:396]   --->   Operation 59 'call' 'call_ln396' <Predicate = (icmp_ln395)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/1] (1.82ns)   --->   "%br_ln397 = br void %while.body.i" [clefia.c:397]   --->   Operation 60 'br' 'br_ln397' <Predicate = (icmp_ln395)> <Delay = 1.82>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%r = phi i5 18, void %if.then.i, i5 22, void %if.then2.i, i5 26, void %if.then5.i, i5 0, void %if.else3.i"   --->   Operation 61 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (2.95ns)   --->   "%call_ln465 = call void @ClefiaEncrypt.1, i8 %Clefia_enc, i8 %pt, i8 %rk, i5 %r, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:465]   --->   Operation 62 'call' 'call_ln465' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln465 = call void @ClefiaEncrypt.1, i8 %Clefia_enc, i8 %pt, i8 %rk, i5 %r, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:465]   --->   Operation 63 'call' 'call_ln465' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%Clefia_enc_addr = getelementptr i8 %Clefia_enc, i64 0, i64 0" [clefia.c:117]   --->   Operation 64 'getelementptr' 'Clefia_enc_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (2.32ns)   --->   "%ct_0 = load i4 %Clefia_enc_addr" [clefia.c:117]   --->   Operation 65 'load' 'ct_0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 66 [1/2] (2.32ns)   --->   "%ct_0 = load i4 %Clefia_enc_addr" [clefia.c:117]   --->   Operation 66 'load' 'ct_0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_1 = getelementptr i8 %Clefia_enc, i64 0, i64 1" [clefia.c:117]   --->   Operation 67 'getelementptr' 'Clefia_enc_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (2.32ns)   --->   "%ct_1 = load i4 %Clefia_enc_addr_1" [clefia.c:117]   --->   Operation 68 'load' 'ct_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 69 [1/2] (2.32ns)   --->   "%ct_1 = load i4 %Clefia_enc_addr_1" [clefia.c:117]   --->   Operation 69 'load' 'ct_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_2 = getelementptr i8 %Clefia_enc, i64 0, i64 2" [clefia.c:117]   --->   Operation 70 'getelementptr' 'Clefia_enc_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [2/2] (2.32ns)   --->   "%ct_2 = load i4 %Clefia_enc_addr_2" [clefia.c:117]   --->   Operation 71 'load' 'ct_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 72 [1/2] (2.32ns)   --->   "%ct_2 = load i4 %Clefia_enc_addr_2" [clefia.c:117]   --->   Operation 72 'load' 'ct_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_3 = getelementptr i8 %Clefia_enc, i64 0, i64 3" [clefia.c:117]   --->   Operation 73 'getelementptr' 'Clefia_enc_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [2/2] (2.32ns)   --->   "%ct_3 = load i4 %Clefia_enc_addr_3" [clefia.c:117]   --->   Operation 74 'load' 'ct_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 75 [1/2] (2.32ns)   --->   "%ct_3 = load i4 %Clefia_enc_addr_3" [clefia.c:117]   --->   Operation 75 'load' 'ct_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_4 = getelementptr i8 %Clefia_enc, i64 0, i64 4" [clefia.c:117]   --->   Operation 76 'getelementptr' 'Clefia_enc_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [2/2] (2.32ns)   --->   "%ct_4 = load i4 %Clefia_enc_addr_4" [clefia.c:117]   --->   Operation 77 'load' 'ct_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 78 [1/2] (2.32ns)   --->   "%ct_4 = load i4 %Clefia_enc_addr_4" [clefia.c:117]   --->   Operation 78 'load' 'ct_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_5 = getelementptr i8 %Clefia_enc, i64 0, i64 5" [clefia.c:117]   --->   Operation 79 'getelementptr' 'Clefia_enc_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [2/2] (2.32ns)   --->   "%ct_5 = load i4 %Clefia_enc_addr_5" [clefia.c:117]   --->   Operation 80 'load' 'ct_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 81 [1/2] (2.32ns)   --->   "%ct_5 = load i4 %Clefia_enc_addr_5" [clefia.c:117]   --->   Operation 81 'load' 'ct_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_6 = getelementptr i8 %Clefia_enc, i64 0, i64 6" [clefia.c:117]   --->   Operation 82 'getelementptr' 'Clefia_enc_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [2/2] (2.32ns)   --->   "%ct_6 = load i4 %Clefia_enc_addr_6" [clefia.c:117]   --->   Operation 83 'load' 'ct_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 84 [1/2] (2.32ns)   --->   "%ct_6 = load i4 %Clefia_enc_addr_6" [clefia.c:117]   --->   Operation 84 'load' 'ct_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_7 = getelementptr i8 %Clefia_enc, i64 0, i64 7" [clefia.c:117]   --->   Operation 85 'getelementptr' 'Clefia_enc_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [2/2] (2.32ns)   --->   "%ct_7 = load i4 %Clefia_enc_addr_7" [clefia.c:117]   --->   Operation 86 'load' 'ct_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 87 [1/2] (2.32ns)   --->   "%ct_7 = load i4 %Clefia_enc_addr_7" [clefia.c:117]   --->   Operation 87 'load' 'ct_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_8 = getelementptr i8 %Clefia_enc, i64 0, i64 8" [clefia.c:117]   --->   Operation 88 'getelementptr' 'Clefia_enc_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [2/2] (2.32ns)   --->   "%ct_8 = load i4 %Clefia_enc_addr_8" [clefia.c:117]   --->   Operation 89 'load' 'ct_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 90 [1/2] (2.32ns)   --->   "%ct_8 = load i4 %Clefia_enc_addr_8" [clefia.c:117]   --->   Operation 90 'load' 'ct_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_9 = getelementptr i8 %Clefia_enc, i64 0, i64 9" [clefia.c:117]   --->   Operation 91 'getelementptr' 'Clefia_enc_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [2/2] (2.32ns)   --->   "%ct_9 = load i4 %Clefia_enc_addr_9" [clefia.c:117]   --->   Operation 92 'load' 'ct_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 93 [1/2] (2.32ns)   --->   "%ct_9 = load i4 %Clefia_enc_addr_9" [clefia.c:117]   --->   Operation 93 'load' 'ct_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_10 = getelementptr i8 %Clefia_enc, i64 0, i64 10" [clefia.c:117]   --->   Operation 94 'getelementptr' 'Clefia_enc_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [2/2] (2.32ns)   --->   "%ct_10 = load i4 %Clefia_enc_addr_10" [clefia.c:117]   --->   Operation 95 'load' 'ct_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 96 [1/2] (2.32ns)   --->   "%ct_10 = load i4 %Clefia_enc_addr_10" [clefia.c:117]   --->   Operation 96 'load' 'ct_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_11 = getelementptr i8 %Clefia_enc, i64 0, i64 11" [clefia.c:117]   --->   Operation 97 'getelementptr' 'Clefia_enc_addr_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [2/2] (2.32ns)   --->   "%ct_11 = load i4 %Clefia_enc_addr_11" [clefia.c:117]   --->   Operation 98 'load' 'ct_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 99 [1/2] (2.32ns)   --->   "%ct_11 = load i4 %Clefia_enc_addr_11" [clefia.c:117]   --->   Operation 99 'load' 'ct_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_12 = getelementptr i8 %Clefia_enc, i64 0, i64 12" [clefia.c:117]   --->   Operation 100 'getelementptr' 'Clefia_enc_addr_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [2/2] (2.32ns)   --->   "%ct_12 = load i4 %Clefia_enc_addr_12" [clefia.c:117]   --->   Operation 101 'load' 'ct_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 102 [1/2] (2.32ns)   --->   "%ct_12 = load i4 %Clefia_enc_addr_12" [clefia.c:117]   --->   Operation 102 'load' 'ct_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_13 = getelementptr i8 %Clefia_enc, i64 0, i64 13" [clefia.c:117]   --->   Operation 103 'getelementptr' 'Clefia_enc_addr_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 104 [2/2] (2.32ns)   --->   "%ct_13 = load i4 %Clefia_enc_addr_13" [clefia.c:117]   --->   Operation 104 'load' 'ct_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 105 [1/2] (2.32ns)   --->   "%ct_13 = load i4 %Clefia_enc_addr_13" [clefia.c:117]   --->   Operation 105 'load' 'ct_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_14 = getelementptr i8 %Clefia_enc, i64 0, i64 14" [clefia.c:117]   --->   Operation 106 'getelementptr' 'Clefia_enc_addr_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 107 [2/2] (2.32ns)   --->   "%ct_14 = load i4 %Clefia_enc_addr_14" [clefia.c:117]   --->   Operation 107 'load' 'ct_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 108 [1/2] (2.32ns)   --->   "%ct_14 = load i4 %Clefia_enc_addr_14" [clefia.c:117]   --->   Operation 108 'load' 'ct_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_15 = getelementptr i8 %Clefia_enc, i64 0, i64 15" [clefia.c:117]   --->   Operation 109 'getelementptr' 'Clefia_enc_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [2/2] (2.32ns)   --->   "%ct_15 = load i4 %Clefia_enc_addr_15" [clefia.c:117]   --->   Operation 110 'load' 'ct_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 21 <SV = 20> <Delay = 4.29>
ST_21 : Operation 111 [1/2] (2.32ns)   --->   "%ct_15 = load i4 %Clefia_enc_addr_15" [clefia.c:117]   --->   Operation 111 'load' 'ct_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_21 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln395 = br i1 %icmp_ln395, void %if.else.i5, void %if.then.i3" [clefia.c:395]   --->   Operation 112 'br' 'br_ln395' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 113 [1/1] (2.47ns)   --->   "%icmp_ln398_1 = icmp_eq  i32 %key_bitlen_read, i32 192" [clefia.c:398]   --->   Operation 113 'icmp' 'icmp_ln398_1' <Predicate = (!icmp_ln395)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398_1, void %if.else3.i8, void %if.then2.i6" [clefia.c:398]   --->   Operation 114 'br' 'br_ln398' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln401_1 = icmp_eq  i32 %key_bitlen_read, i32 256" [clefia.c:401]   --->   Operation 115 'icmp' 'icmp_ln401_1' <Predicate = (!icmp_ln395 & !icmp_ln398_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 116 [1/1] (1.82ns)   --->   "%br_ln401 = br i1 %icmp_ln401_1, void %ClefiaKeySet.exit11, void %if.then5.i9" [clefia.c:401]   --->   Operation 116 'br' 'br_ln401' <Predicate = (!icmp_ln395 & !icmp_ln398_1)> <Delay = 1.82>
ST_21 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln402 = call void @ClefiaKeySet256, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con256, i8 %skey" [clefia.c:402]   --->   Operation 117 'call' 'call_ln402' <Predicate = (!icmp_ln395 & !icmp_ln398_1 & icmp_ln401_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln399 = call void @ClefiaKeySet192, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con192, i8 %skey256" [clefia.c:399]   --->   Operation 118 'call' 'call_ln399' <Predicate = (!icmp_ln395 & icmp_ln398_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln396 = call void @ClefiaKeySet128, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con128" [clefia.c:396]   --->   Operation 119 'call' 'call_ln396' <Predicate = (icmp_ln395)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.82>
ST_22 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln402 = call void @ClefiaKeySet256, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con256, i8 %skey" [clefia.c:402]   --->   Operation 120 'call' 'call_ln402' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 121 [1/1] (1.82ns)   --->   "%br_ln403 = br void %ClefiaKeySet.exit11" [clefia.c:403]   --->   Operation 121 'br' 'br_ln403' <Predicate = true> <Delay = 1.82>

State 23 <SV = 21> <Delay = 1.82>
ST_23 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln399 = call void @ClefiaKeySet192, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con192, i8 %skey256" [clefia.c:399]   --->   Operation 122 'call' 'call_ln399' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 123 [1/1] (1.82ns)   --->   "%br_ln400 = br void %ClefiaKeySet.exit11" [clefia.c:400]   --->   Operation 123 'br' 'br_ln400' <Predicate = true> <Delay = 1.82>

State 24 <SV = 21> <Delay = 1.82>
ST_24 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln396 = call void @ClefiaKeySet128, i8 %rk, i8 %clefia_s0, i8 %clefia_s1, i8 %con128" [clefia.c:396]   --->   Operation 124 'call' 'call_ln396' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 125 [1/1] (1.82ns)   --->   "%br_ln397 = br void %ClefiaKeySet.exit11" [clefia.c:397]   --->   Operation 125 'br' 'br_ln397' <Predicate = true> <Delay = 1.82>

State 25 <SV = 22> <Delay = 5.16>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%r_1 = phi i5 18, void %if.then.i3, i5 22, void %if.then2.i6, i5 26, void %if.then5.i9, i5 0, void %if.else3.i8"   --->   Operation 126 'phi' 'r_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [2/2] (5.16ns)   --->   "%call_ln470 = call void @ClefiaDecrypt.1, i8 %Clefia_dec, i8 %ct_0, i8 %ct_1, i8 %ct_2, i8 %ct_3, i8 %ct_4, i8 %ct_5, i8 %ct_6, i8 %ct_7, i8 %ct_8, i8 %ct_9, i8 %ct_10, i8 %ct_11, i8 %ct_12, i8 %ct_13, i8 %ct_14, i8 %ct_15, i8 %rk, i5 %r_1, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:470]   --->   Operation 127 'call' 'call_ln470' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 23> <Delay = 0.00>
ST_26 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln470 = call void @ClefiaDecrypt.1, i8 %Clefia_dec, i8 %ct_0, i8 %ct_1, i8 %ct_2, i8 %ct_3, i8 %ct_4, i8 %ct_5, i8 %ct_6, i8 %ct_7, i8 %ct_8, i8 %ct_9, i8 %ct_10, i8 %ct_11, i8 %ct_12, i8 %ct_13, i8 %ct_14, i8 %ct_15, i8 %rk, i5 %r_1, i8 %clefia_s0, i8 %clefia_s1" [clefia.c:470]   --->   Operation 128 'call' 'call_ln470' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln471 = ret" [clefia.c:471]   --->   Operation 129 'ret' 'ret_ln471' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.3ns
The critical path consists of the following:
	s_axi read operation ('key_bitlen') on port 'key_bitlen' [29]  (1 ns)
	'icmp' operation ('icmp_ln401', clefia.c:401) [37]  (2.47 ns)
	multiplexor before 'phi' operation ('r') [49]  (1.83 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [49]  (1.83 ns)

 <State 3>: 2.95ns
The critical path consists of the following:
	'phi' operation ('r') [49]  (0 ns)
	'call' operation ('call_ln465', clefia.c:465) to 'ClefiaEncrypt.1' [50]  (2.95 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('Clefia_enc_addr', clefia.c:117) [51]  (0 ns)
	'load' operation ('ct[0]', clefia.c:117) on array 'Clefia_enc' [52]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[0]', clefia.c:117) on array 'Clefia_enc' [52]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[1]', clefia.c:117) on array 'Clefia_enc' [54]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[2]', clefia.c:117) on array 'Clefia_enc' [56]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[3]', clefia.c:117) on array 'Clefia_enc' [58]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[4]', clefia.c:117) on array 'Clefia_enc' [60]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[5]', clefia.c:117) on array 'Clefia_enc' [62]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[6]', clefia.c:117) on array 'Clefia_enc' [64]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[7]', clefia.c:117) on array 'Clefia_enc' [66]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[8]', clefia.c:117) on array 'Clefia_enc' [68]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[9]', clefia.c:117) on array 'Clefia_enc' [70]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[10]', clefia.c:117) on array 'Clefia_enc' [72]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[11]', clefia.c:117) on array 'Clefia_enc' [74]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[12]', clefia.c:117) on array 'Clefia_enc' [76]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[13]', clefia.c:117) on array 'Clefia_enc' [78]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'load' operation ('ct[14]', clefia.c:117) on array 'Clefia_enc' [80]  (2.32 ns)

 <State 21>: 4.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln401_1', clefia.c:401) [88]  (2.47 ns)
	multiplexor before 'phi' operation ('r') [100]  (1.83 ns)

 <State 22>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [100]  (1.83 ns)

 <State 23>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [100]  (1.83 ns)

 <State 24>: 1.83ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') [100]  (1.83 ns)

 <State 25>: 5.17ns
The critical path consists of the following:
	'phi' operation ('r') [100]  (0 ns)
	'call' operation ('call_ln470', clefia.c:470) to 'ClefiaDecrypt.1' [101]  (5.17 ns)

 <State 26>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
