<stg><name>fir_n11_maxi</name>


<trans_list>

<trans id="202" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="9" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="28" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %regXferLeng_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %regXferLeng_V)

]]></Node>
<StgValue><ssdm name="regXferLeng_V_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %pn32HPOutput_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %pn32HPOutput)

]]></Node>
<StgValue><ssdm name="pn32HPOutput_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %pn32HPInput_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %pn32HPInput)

]]></Node>
<StgValue><ssdm name="pn32HPInput_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %pn32HPOutput3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %pn32HPOutput_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="pn32HPOutput3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %pn32HPInput1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %pn32HPInput_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="pn32HPInput1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="33" op_0_bw="32">
<![CDATA[
:20  %zext_ln16 = zext i32 %regXferLeng_V_read to i33

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:21  %add_ln16 = add i33 %zext_ln16, 3

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="31" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %trunc_ln = call i31 @_ssdm_op_PartSelect.i31.i33.i32.i32(i33 %add_ln16, i32 2, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="30">
<![CDATA[
:4  %empty = zext i30 %pn32HPOutput3 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %gmem_addr = getelementptr i32* %gmem, i64 %empty

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="30">
<![CDATA[
:7  %empty_6 = zext i30 %pn32HPInput1 to i64

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:8  %gmem_addr_1 = getelementptr i32* %gmem, i64 %empty_6

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="31">
<![CDATA[
:34  %empty_8 = zext i31 %trunc_ln to i32

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %gmem_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr, i32 %empty_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_wr_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="53" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !42

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([12 x i32]* %an32Coef), !map !49

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 %regXferLeng_V), !map !55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @fir_n11_maxi_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 600, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %pn32HPInput, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 600, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %pn32HPOutput, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 600, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:16  %empty_7 = call i32 (...)* @_ssdm_op_SpecMemCore([12 x i32]* %an32Coef, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface([12 x i32]* %an32Coef, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i32 %regXferLeng_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln6"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %an32Coef_addr = getelementptr [12 x i32]* %an32Coef, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="an32Coef_addr"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %an32Coef_addr_1 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="an32Coef_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %an32Coef_addr_2 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="an32Coef_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %an32Coef_addr_3 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="an32Coef_addr_3"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %an32Coef_addr_4 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="an32Coef_addr_4"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %an32Coef_addr_5 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="an32Coef_addr_5"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %an32Coef_addr_6 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="an32Coef_addr_6"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %an32Coef_addr_7 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="an32Coef_addr_7"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %an32Coef_addr_8 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="an32Coef_addr_8"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %an32Coef_addr_9 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="an32Coef_addr_9"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %an32Coef_addr_10 = getelementptr [12 x i32]* %an32Coef, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="an32Coef_addr_10"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:35  %gmem_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %empty_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_rd_req"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:37  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %n32XferCnt_0 = phi i31 [ 0, %0 ], [ %n32XferCnt, %XFER_LOOP ]

]]></Node>
<StgValue><ssdm name="n32XferCnt_0"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %icmp_ln16 = icmp eq i31 %n32XferCnt_0, %trunc_ln

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:2  %n32XferCnt = add i31 %n32XferCnt_0, 1

]]></Node>
<StgValue><ssdm name="n32XferCnt"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln16, label %2, label %XFER_LOOP

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:29  %an32Coef_load_6 = load i32* %an32Coef_addr_6, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="83" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
XFER_LOOP:3  %n32Temp = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="n32Temp"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:29  %an32Coef_load_6 = load i32* %an32Coef_addr_6, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_6"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:33  %an32Coef_load_7 = load i32* %an32Coef_addr_7, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
XFER_LOOP:27  %an32ShiftReg_3_load = load i32* @an32ShiftReg_3, align 4

]]></Node>
<StgValue><ssdm name="an32ShiftReg_3_load"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:30  %mul_ln28_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:33  %an32Coef_load_7 = load i32* %an32Coef_addr_7, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_7"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:37  %an32Coef_load_8 = load i32* %an32Coef_addr_8, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="90" st_id="12" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:30  %mul_ln28_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
XFER_LOOP:31  %an32ShiftReg_2_load = load i32* @an32ShiftReg_2, align 8

]]></Node>
<StgValue><ssdm name="an32ShiftReg_2_load"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
XFER_LOOP:32  store i32 %an32ShiftReg_2_load, i32* @an32ShiftReg_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:34  %mul_ln28_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:37  %an32Coef_load_8 = load i32* %an32Coef_addr_8, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_8"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:41  %an32Coef_load_9 = load i32* %an32Coef_addr_9, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="96" st_id="13" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:30  %mul_ln28_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:34  %mul_ln28_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
XFER_LOOP:35  %an32ShiftReg_1_load = load i32* @an32ShiftReg_1, align 4

]]></Node>
<StgValue><ssdm name="an32ShiftReg_1_load"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
XFER_LOOP:36  store i32 %an32ShiftReg_1_load, i32* @an32ShiftReg_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:38  %mul_ln28_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:41  %an32Coef_load_9 = load i32* %an32Coef_addr_9, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_9"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:44  %an32Coef_load_10 = load i32* %an32Coef_addr_10, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="103" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:5  %an32Coef_load = load i32* %an32Coef_addr, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:30  %mul_ln28_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:34  %mul_ln28_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:38  %mul_ln28_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
XFER_LOOP:39  %an32ShiftReg_0_load = load i32* @an32ShiftReg_0, align 16

]]></Node>
<StgValue><ssdm name="an32ShiftReg_0_load"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
XFER_LOOP:40  store i32 %an32ShiftReg_0_load, i32* @an32ShiftReg_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:42  %mul_ln28_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
XFER_LOOP:43  store i32 %n32Temp, i32* @an32ShiftReg_0, align 16

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:44  %an32Coef_load_10 = load i32* %an32Coef_addr_10, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="112" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:5  %an32Coef_load = load i32* %an32Coef_addr, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:9  %an32Coef_load_1 = load i32* %an32Coef_addr_1, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_1"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:30  %mul_ln28_6 = mul nsw i32 %an32ShiftReg_3_load, %an32Coef_load_6

]]></Node>
<StgValue><ssdm name="mul_ln28_6"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:34  %mul_ln28_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:38  %mul_ln28_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:42  %mul_ln28_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:45  %mul_ln28_10 = mul nsw i32 %n32Temp, %an32Coef_load_10

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
XFER_LOOP:4  %an32ShiftReg_9_load = load i32* @an32ShiftReg_9, align 4

]]></Node>
<StgValue><ssdm name="an32ShiftReg_9_load"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:6  %mul_ln28 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:9  %an32Coef_load_1 = load i32* %an32Coef_addr_1, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_1"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:13  %an32Coef_load_2 = load i32* %an32Coef_addr_2, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_2"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:34  %mul_ln28_7 = mul nsw i32 %an32ShiftReg_2_load, %an32Coef_load_7

]]></Node>
<StgValue><ssdm name="mul_ln28_7"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:38  %mul_ln28_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:42  %mul_ln28_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:45  %mul_ln28_10 = mul nsw i32 %n32Temp, %an32Coef_load_10

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="127" st_id="17" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:6  %mul_ln28 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
XFER_LOOP:7  %an32ShiftReg_8_load = load i32* @an32ShiftReg_8, align 16

]]></Node>
<StgValue><ssdm name="an32ShiftReg_8_load"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
XFER_LOOP:8  store i32 %an32ShiftReg_8_load, i32* @an32ShiftReg_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:10  %mul_ln28_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:13  %an32Coef_load_2 = load i32* %an32Coef_addr_2, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_2"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:17  %an32Coef_load_3 = load i32* %an32Coef_addr_3, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_3"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:38  %mul_ln28_8 = mul nsw i32 %an32ShiftReg_1_load, %an32Coef_load_8

]]></Node>
<StgValue><ssdm name="mul_ln28_8"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:42  %mul_ln28_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:45  %mul_ln28_10 = mul nsw i32 %n32Temp, %an32Coef_load_10

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:50  %add_ln28_4 = add i32 %mul_ln28_6, %mul_ln28_7

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="137" st_id="18" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:6  %mul_ln28 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="138" st_id="18" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:10  %mul_ln28_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
XFER_LOOP:11  %an32ShiftReg_7_load = load i32* @an32ShiftReg_7, align 4

]]></Node>
<StgValue><ssdm name="an32ShiftReg_7_load"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
XFER_LOOP:12  store i32 %an32ShiftReg_7_load, i32* @an32ShiftReg_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:14  %mul_ln28_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:17  %an32Coef_load_3 = load i32* %an32Coef_addr_3, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_3"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:21  %an32Coef_load_4 = load i32* %an32Coef_addr_4, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_4"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:42  %mul_ln28_9 = mul nsw i32 %an32ShiftReg_0_load, %an32Coef_load_9

]]></Node>
<StgValue><ssdm name="mul_ln28_9"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:45  %mul_ln28_10 = mul nsw i32 %n32Temp, %an32Coef_load_10

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="146" st_id="19" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:6  %mul_ln28 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="147" st_id="19" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:10  %mul_ln28_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:14  %mul_ln28_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
XFER_LOOP:15  %an32ShiftReg_6_load = load i32* @an32ShiftReg_6, align 8

]]></Node>
<StgValue><ssdm name="an32ShiftReg_6_load"/></StgValue>
</operation>

<operation id="150" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
XFER_LOOP:16  store i32 %an32ShiftReg_6_load, i32* @an32ShiftReg_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="151" st_id="19" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:18  %mul_ln28_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:21  %an32Coef_load_4 = load i32* %an32Coef_addr_4, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_4"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:25  %an32Coef_load_5 = load i32* %an32Coef_addr_5, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_5"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:45  %mul_ln28_10 = mul nsw i32 %n32Temp, %an32Coef_load_10

]]></Node>
<StgValue><ssdm name="mul_ln28_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="155" st_id="20" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:6  %mul_ln28 = mul nsw i32 %an32ShiftReg_9_load, %an32Coef_load

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:10  %mul_ln28_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:14  %mul_ln28_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:18  %mul_ln28_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
XFER_LOOP:19  %an32ShiftReg_5_load = load i32* @an32ShiftReg_5, align 4

]]></Node>
<StgValue><ssdm name="an32ShiftReg_5_load"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
XFER_LOOP:20  store i32 %an32ShiftReg_5_load, i32* @an32ShiftReg_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="161" st_id="20" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:22  %mul_ln28_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="4">
<![CDATA[
XFER_LOOP:25  %an32Coef_load_5 = load i32* %an32Coef_addr_5, align 4

]]></Node>
<StgValue><ssdm name="an32Coef_load_5"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:52  %add_ln28_6 = add i32 %mul_ln28_9, %mul_ln28_10

]]></Node>
<StgValue><ssdm name="add_ln28_6"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:53  %add_ln28_7 = add i32 %add_ln28_6, %mul_ln28_8

]]></Node>
<StgValue><ssdm name="add_ln28_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="165" st_id="21" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:10  %mul_ln28_1 = mul nsw i32 %an32ShiftReg_8_load, %an32Coef_load_1

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:14  %mul_ln28_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:18  %mul_ln28_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:22  %mul_ln28_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
XFER_LOOP:23  %an32ShiftReg_4_load = load i32* @an32ShiftReg_4, align 16

]]></Node>
<StgValue><ssdm name="an32ShiftReg_4_load"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
XFER_LOOP:24  store i32 %an32ShiftReg_4_load, i32* @an32ShiftReg_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:26  %mul_ln28_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
XFER_LOOP:28  store i32 %an32ShiftReg_3_load, i32* @an32ShiftReg_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="173" st_id="22" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:14  %mul_ln28_2 = mul nsw i32 %an32ShiftReg_7_load, %an32Coef_load_2

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="174" st_id="22" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:18  %mul_ln28_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="175" st_id="22" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:22  %mul_ln28_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:26  %mul_ln28_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:46  %add_ln28 = add i32 %mul_ln28, %mul_ln28_1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="178" st_id="23" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:18  %mul_ln28_3 = mul nsw i32 %an32ShiftReg_6_load, %an32Coef_load_3

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:22  %mul_ln28_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:26  %mul_ln28_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="181" st_id="24" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:22  %mul_ln28_4 = mul nsw i32 %an32ShiftReg_5_load, %an32Coef_load_4

]]></Node>
<StgValue><ssdm name="mul_ln28_4"/></StgValue>
</operation>

<operation id="182" st_id="24" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:26  %mul_ln28_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="183" st_id="25" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:26  %mul_ln28_5 = mul nsw i32 %an32ShiftReg_4_load, %an32Coef_load_5

]]></Node>
<StgValue><ssdm name="mul_ln28_5"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:47  %add_ln28_1 = add i32 %mul_ln28_3, %mul_ln28_4

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:48  %add_ln28_2 = add i32 %add_ln28_1, %mul_ln28_2

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="186" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:51  %add_ln28_5 = add i32 %add_ln28_4, %mul_ln28_5

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>

<operation id="187" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:54  %add_ln28_8 = add i32 %add_ln28_7, %add_ln28_5

]]></Node>
<StgValue><ssdm name="add_ln28_8"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="188" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:49  %add_ln28_3 = add i32 %add_ln28_2, %add_ln28

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="189" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
XFER_LOOP:55  %add_ln28_9 = add nsw i32 %add_ln28_8, %add_ln28_3

]]></Node>
<StgValue><ssdm name="add_ln28_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="190" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
XFER_LOOP:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln16"/></StgValue>
</operation>

<operation id="191" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
XFER_LOOP:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="192" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
XFER_LOOP:2  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln17"/></StgValue>
</operation>

<operation id="193" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
XFER_LOOP:56  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr, i32 %add_ln28_9, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln30"/></StgValue>
</operation>

<operation id="194" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
XFER_LOOP:57  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="195" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
XFER_LOOP:58  br label %1

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="196" st_id="29" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="197" st_id="30" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="198" st_id="31" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="199" st_id="32" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="200" st_id="33" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %gmem_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_wr_resp"/></StgValue>
</operation>

<operation id="201" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
