{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647207596558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647207596559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 13 17:39:56 2022 " "Processing started: Sun Mar 13 17:39:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647207596559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207596559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_mips_8_bits -c processador_mips_8_bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_mips_8_bits -c processador_mips_8_bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207596559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647207596858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647207596858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_mips_8_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_mips_8_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_mips_8_bits-Main " "Found design unit 1: processador_mips_8_bits-Main" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606764 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_mips_8_bits " "Found entity 1: processador_mips_8_bits" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_regs.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file banco_regs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_regs-Main " "Found design unit 1: banco_regs-Main" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606764 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_regs " "Found entity 1: banco_regs" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-Main " "Found design unit 1: controlador-Main" {  } { { "controlador.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/controlador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606765 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "controlador.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/controlador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrucoes-Main " "Found design unit 1: instrucoes-Main" {  } { { "instrucoes.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/instrucoes.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606765 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrucoes " "Found entity 1: instrucoes" {  } { { "instrucoes.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/instrucoes.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_data-Main " "Found design unit 1: memory_data-Main" {  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606766 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_data " "Found entity 1: memory_data" {  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult1x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult1x4-Main " "Found design unit 1: mult1x4-Main" {  } { { "mult1x4.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/mult1x4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606766 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult1x4 " "Found entity 1: mult1x4" {  } { { "mult1x4.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/mult1x4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Main " "Found design unit 1: ULA-Main" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606767 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_count-main " "Found design unit 1: PC_count-main" {  } { { "PC_count.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC_count.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606767 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_count " "Found entity 1: PC_count" {  } { { "PC_count.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC_count.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_de_salto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_de_salto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_de_salto-main " "Found design unit 1: controlador_de_salto-main" {  } { { "controlador_de_salto.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/controlador_de_salto.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606768 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_de_salto " "Found entity 1: controlador_de_salto" {  } { { "controlador_de_salto.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/controlador_de_salto.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor1x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seletor1x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seletor1x2-Main " "Found design unit 1: seletor1x2-Main" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606768 ""} { "Info" "ISGN_ENTITY_NAME" "1 seletor1x2 " "Found entity 1: seletor1x2" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647207606768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_mips_8_bits " "Elaborating entity \"processador_mips_8_bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647207606810 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "indice_aux1 processador_mips_8_bits.vhd(31) " "VHDL Signal Declaration warning at processador_mips_8_bits.vhd(31): used implicit default value for signal \"indice_aux1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647207606812 "|processador_mips_8_bits"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "indice_aux2 processador_mips_8_bits.vhd(32) " "Verilog HDL or VHDL warning at processador_mips_8_bits.vhd(32): object \"indice_aux2\" assigned a value but never read" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647207606812 "|processador_mips_8_bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_count PC_count:progam_counter " "Elaborating entity \"PC_count\" for hierarchy \"PC_count:progam_counter\"" {  } { { "processador_mips_8_bits.vhd" "progam_counter" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647207606821 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_entrada PC_count.vhd(21) " "VHDL Process Statement warning at PC_count.vhd(21): signal \"indice_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_count.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/PC_count.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606822 "|PC_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_de_salto controlador_de_salto:jump " "Elaborating entity \"controlador_de_salto\" for hierarchy \"controlador_de_salto:jump\"" {  } { { "processador_mips_8_bits.vhd" "jump" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647207606823 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_entrada controlador_de_salto.vhd(26) " "VHDL Process Statement warning at controlador_de_salto.vhd(26): signal \"indice_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador_de_salto.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/controlador_de_salto.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606823 "|controlador_de_salto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_entrada controlador_de_salto.vhd(28) " "VHDL Process Statement warning at controlador_de_salto.vhd(28): signal \"indice_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador_de_salto.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/controlador_de_salto.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606823 "|controlador_de_salto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "beq controlador_de_salto.vhd(28) " "VHDL Process Statement warning at controlador_de_salto.vhd(28): signal \"beq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador_de_salto.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/controlador_de_salto.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606823 "|controlador_de_salto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_entrada controlador_de_salto.vhd(30) " "VHDL Process Statement warning at controlador_de_salto.vhd(30): signal \"indice_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador_de_salto.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/controlador_de_salto.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606823 "|controlador_de_salto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "loop_valor controlador_de_salto.vhd(30) " "VHDL Process Statement warning at controlador_de_salto.vhd(30): signal \"loop_valor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador_de_salto.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/controlador_de_salto.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606823 "|controlador_de_salto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_entrada controlador_de_salto.vhd(32) " "VHDL Process Statement warning at controlador_de_salto.vhd(32): signal \"indice_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador_de_salto.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/controlador_de_salto.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606823 "|controlador_de_salto"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "indice_entrada controlador_de_salto.vhd(34) " "VHDL Process Statement warning at controlador_de_salto.vhd(34): signal \"indice_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controlador_de_salto.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/controlador_de_salto.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606823 "|controlador_de_salto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucoes instrucoes:banco_de_instrucao " "Elaborating entity \"instrucoes\" for hierarchy \"instrucoes:banco_de_instrucao\"" {  } { { "processador_mips_8_bits.vhd" "banco_de_instrucao" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647207606824 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "fila_de_execucao\[8..16\] instrucoes.vhd(19) " "Using initial value X (don't care) for net \"fila_de_execucao\[8..16\]\" at instrucoes.vhd(19)" {  } { { "instrucoes.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/instrucoes.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606824 "|instrucoes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_regs banco_regs:banco_de_registradores " "Elaborating entity \"banco_regs\" for hierarchy \"banco_regs:banco_de_registradores\"" {  } { { "processador_mips_8_bits.vhd" "banco_de_registradores" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647207606825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor1x2 seletor1x2:seletor_1x2 " "Elaborating entity \"seletor1x2\" for hierarchy \"seletor1x2:seletor_1x2\"" {  } { { "processador_mips_8_bits.vhd" "seletor_1x2" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada seletor1x2.vhd(25) " "VHDL Process Statement warning at seletor1x2.vhd(25): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada seletor1x2.vhd(26) " "VHDL Process Statement warning at seletor1x2.vhd(26): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada seletor1x2.vhd(27) " "VHDL Process Statement warning at seletor1x2.vhd(27): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saidaA seletor1x2.vhd(22) " "VHDL Process Statement warning at seletor1x2.vhd(22): inferring latch(es) for signal or variable \"saidaA\", which holds its previous value in one or more paths through the process" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saidaB seletor1x2.vhd(22) " "VHDL Process Statement warning at seletor1x2.vhd(22): inferring latch(es) for signal or variable \"saidaB\", which holds its previous value in one or more paths through the process" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaB\[0\] seletor1x2.vhd(22) " "Inferred latch for \"saidaB\[0\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaB\[1\] seletor1x2.vhd(22) " "Inferred latch for \"saidaB\[1\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaB\[2\] seletor1x2.vhd(22) " "Inferred latch for \"saidaB\[2\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaB\[3\] seletor1x2.vhd(22) " "Inferred latch for \"saidaB\[3\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaB\[4\] seletor1x2.vhd(22) " "Inferred latch for \"saidaB\[4\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaB\[5\] seletor1x2.vhd(22) " "Inferred latch for \"saidaB\[5\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaB\[6\] seletor1x2.vhd(22) " "Inferred latch for \"saidaB\[6\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaB\[7\] seletor1x2.vhd(22) " "Inferred latch for \"saidaB\[7\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[0\] seletor1x2.vhd(22) " "Inferred latch for \"saidaA\[0\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[1\] seletor1x2.vhd(22) " "Inferred latch for \"saidaA\[1\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[2\] seletor1x2.vhd(22) " "Inferred latch for \"saidaA\[2\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606826 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[3\] seletor1x2.vhd(22) " "Inferred latch for \"saidaA\[3\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606827 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[4\] seletor1x2.vhd(22) " "Inferred latch for \"saidaA\[4\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606827 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[5\] seletor1x2.vhd(22) " "Inferred latch for \"saidaA\[5\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606827 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[6\] seletor1x2.vhd(22) " "Inferred latch for \"saidaA\[6\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606827 "|seletor1x2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaA\[7\] seletor1x2.vhd(22) " "Inferred latch for \"saidaA\[7\]\" at seletor1x2.vhd(22)" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606827 "|seletor1x2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:unidade_de_logica_aritimetica " "Elaborating entity \"ULA\" for hierarchy \"ULA:unidade_de_logica_aritimetica\"" {  } { { "processador_mips_8_bits.vhd" "unidade_de_logica_aritimetica" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647207606827 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ula.vhd(22) " "VHDL Process Statement warning at ula.vhd(22): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ula.vhd(22) " "VHDL Process Statement warning at ula.vhd(22): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ula.vhd(24) " "VHDL Process Statement warning at ula.vhd(24): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ula.vhd(24) " "VHDL Process Statement warning at ula.vhd(24): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ula.vhd(26) " "VHDL Process Statement warning at ula.vhd(26): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ula.vhd(26) " "VHDL Process Statement warning at ula.vhd(26): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ula.vhd(32) " "VHDL Process Statement warning at ula.vhd(32): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ula.vhd(32) " "VHDL Process Statement warning at ula.vhd(32): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ula.vhd(37) " "VHDL Process Statement warning at ula.vhd(37): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ula.vhd(37) " "VHDL Process Statement warning at ula.vhd(37): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_result ula.vhd(18) " "VHDL Process Statement warning at ula.vhd(18): inferring latch(es) for signal or variable \"alu_result\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ula.vhd(18) " "VHDL Process Statement warning at ula.vhd(18): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero\[0\] ula.vhd(18) " "Inferred latch for \"zero\[0\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero\[1\] ula.vhd(18) " "Inferred latch for \"zero\[1\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[0\] ula.vhd(18) " "Inferred latch for \"alu_result\[0\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[1\] ula.vhd(18) " "Inferred latch for \"alu_result\[1\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[2\] ula.vhd(18) " "Inferred latch for \"alu_result\[2\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[3\] ula.vhd(18) " "Inferred latch for \"alu_result\[3\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[4\] ula.vhd(18) " "Inferred latch for \"alu_result\[4\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[5\] ula.vhd(18) " "Inferred latch for \"alu_result\[5\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[6\] ula.vhd(18) " "Inferred latch for \"alu_result\[6\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_result\[7\] ula.vhd(18) " "Inferred latch for \"alu_result\[7\]\" at ula.vhd(18)" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207606828 "|ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_data memory_data:data_memory " "Elaborating entity \"memory_data\" for hierarchy \"memory_data:data_memory\"" {  } { { "processador_mips_8_bits.vhd" "data_memory" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647207606829 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr_data memory_data.vhd(22) " "VHDL Process Statement warning at memory_data.vhd(22): signal \"mem_addr_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory_data.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/memory_data.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647207606829 "|processador_mips_8_bits|memory_data:Memory_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult1x4 mult1x4:multiplexador1x4 " "Elaborating entity \"mult1x4\" for hierarchy \"mult1x4:multiplexador1x4\"" {  } { { "processador_mips_8_bits.vhd" "multiplexador1x4" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647207606830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador controlador:controle " "Elaborating entity \"controlador\" for hierarchy \"controlador:controle\"" {  } { { "processador_mips_8_bits.vhd" "controle" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647207606830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "seletor1x2:seletor_1x2\|saidaB\[0\] " "LATCH primitive \"seletor1x2:seletor_1x2\|saidaB\[0\]\" is permanently disabled" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607154 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "seletor1x2:seletor_1x2\|saidaB\[1\] " "LATCH primitive \"seletor1x2:seletor_1x2\|saidaB\[1\]\" is permanently disabled" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "seletor1x2:seletor_1x2\|saidaB\[2\] " "LATCH primitive \"seletor1x2:seletor_1x2\|saidaB\[2\]\" is permanently disabled" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "seletor1x2:seletor_1x2\|saidaB\[3\] " "LATCH primitive \"seletor1x2:seletor_1x2\|saidaB\[3\]\" is permanently disabled" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "seletor1x2:seletor_1x2\|saidaB\[4\] " "LATCH primitive \"seletor1x2:seletor_1x2\|saidaB\[4\]\" is permanently disabled" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "seletor1x2:seletor_1x2\|saidaB\[5\] " "LATCH primitive \"seletor1x2:seletor_1x2\|saidaB\[5\]\" is permanently disabled" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "seletor1x2:seletor_1x2\|saidaB\[6\] " "LATCH primitive \"seletor1x2:seletor_1x2\|saidaB\[6\]\" is permanently disabled" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "seletor1x2:seletor_1x2\|saidaB\[7\] " "LATCH primitive \"seletor1x2:seletor_1x2\|saidaB\[7\]\" is permanently disabled" {  } { { "seletor1x2.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/seletor1x2.vhd" 22 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:unidade_de_logica_aritimetica\|alu_result\[0\] " "LATCH primitive \"ULA:unidade_de_logica_aritimetica\|alu_result\[0\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:unidade_de_logica_aritimetica\|alu_result\[1\] " "LATCH primitive \"ULA:unidade_de_logica_aritimetica\|alu_result\[1\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:unidade_de_logica_aritimetica\|alu_result\[2\] " "LATCH primitive \"ULA:unidade_de_logica_aritimetica\|alu_result\[2\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:unidade_de_logica_aritimetica\|alu_result\[3\] " "LATCH primitive \"ULA:unidade_de_logica_aritimetica\|alu_result\[3\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:unidade_de_logica_aritimetica\|alu_result\[4\] " "LATCH primitive \"ULA:unidade_de_logica_aritimetica\|alu_result\[4\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:unidade_de_logica_aritimetica\|alu_result\[5\] " "LATCH primitive \"ULA:unidade_de_logica_aritimetica\|alu_result\[5\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:unidade_de_logica_aritimetica\|alu_result\[6\] " "LATCH primitive \"ULA:unidade_de_logica_aritimetica\|alu_result\[6\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ULA:unidade_de_logica_aritimetica\|alu_result\[7\] " "LATCH primitive \"ULA:unidade_de_logica_aritimetica\|alu_result\[7\]\" is permanently enabled" {  } { { "ula.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/ula.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607155 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~0 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~0\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~1 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~1\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~2 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~2\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~3 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~3\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~4 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~4\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607179 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~5 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~5\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~6 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~6\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~7 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~7\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~8 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~8\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~9 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~9\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~10 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~10\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~11 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~11\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~12 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~12\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~13 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~13\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~14 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~14\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607180 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "banco_regs:banco_de_registradores\|reg_array~15 " "LATCH primitive \"banco_regs:banco_de_registradores\|reg_array~15\" is permanently enabled" {  } { { "banco_regs.vhdl" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/banco_regs.vhdl" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1647207607180 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[0\] GND " "Pin \"alu_result\[0\]\" is stuck at GND" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647207607398 "|processador_mips_8_bits|alu_result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[1\] GND " "Pin \"alu_result\[1\]\" is stuck at GND" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647207607398 "|processador_mips_8_bits|alu_result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[2\] GND " "Pin \"alu_result\[2\]\" is stuck at GND" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647207607398 "|processador_mips_8_bits|alu_result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[3\] GND " "Pin \"alu_result\[3\]\" is stuck at GND" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647207607398 "|processador_mips_8_bits|alu_result[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[4\] GND " "Pin \"alu_result\[4\]\" is stuck at GND" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647207607398 "|processador_mips_8_bits|alu_result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[5\] GND " "Pin \"alu_result\[5\]\" is stuck at GND" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647207607398 "|processador_mips_8_bits|alu_result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[6\] GND " "Pin \"alu_result\[6\]\" is stuck at GND" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647207607398 "|processador_mips_8_bits|alu_result[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[7\] GND " "Pin \"alu_result\[7\]\" is stuck at GND" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647207607398 "|processador_mips_8_bits|alu_result[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647207607398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647207607508 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647207607508 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647207607539 "|processador_mips_8_bits|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647207607539 "|processador_mips_8_bits|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indice\[0\] " "No output dependent on input pin \"indice\[0\]\"" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647207607539 "|processador_mips_8_bits|indice[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indice\[1\] " "No output dependent on input pin \"indice\[1\]\"" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647207607539 "|processador_mips_8_bits|indice[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indice\[2\] " "No output dependent on input pin \"indice\[2\]\"" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647207607539 "|processador_mips_8_bits|indice[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indice\[3\] " "No output dependent on input pin \"indice\[3\]\"" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647207607539 "|processador_mips_8_bits|indice[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indice\[4\] " "No output dependent on input pin \"indice\[4\]\"" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647207607539 "|processador_mips_8_bits|indice[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indice\[5\] " "No output dependent on input pin \"indice\[5\]\"" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647207607539 "|processador_mips_8_bits|indice[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indice\[6\] " "No output dependent on input pin \"indice\[6\]\"" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647207607539 "|processador_mips_8_bits|indice[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "indice\[7\] " "No output dependent on input pin \"indice\[7\]\"" {  } { { "processador_mips_8_bits.vhd" "" { Text "/home/kaio/Documentos/Componentes/processador_mips_8_bits/processador_mips_8_bits.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647207607539 "|processador_mips_8_bits|indice[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647207607539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647207607540 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647207607540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647207607540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647207607553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 13 17:40:07 2022 " "Processing ended: Sun Mar 13 17:40:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647207607553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647207607553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647207607553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647207607553 ""}
