# do test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/imkhilji/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:14:44 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package basic
# -- Compiling entity mux_2to1
# -- Compiling architecture behave of mux_2to1
# -- Compiling entity mux_2to1_nbits
# -- Compiling architecture behave of mux_2to1_nbits
# -- Compiling entity mux_4to1
# -- Compiling architecture behave of mux_4to1
# -- Compiling entity mux_4to1_nbits
# -- Compiling architecture behave of mux_4to1_nbits
# -- Compiling entity sign_extend
# -- Compiling architecture extend of sign_extend
# -- Compiling entity nor_box
# -- Compiling architecture norer of nor_box
# -- Compiling entity unsigned_comparator
# -- Compiling architecture behave of unsigned_comparator
# -- Compiling entity left7_shifter
# -- Compiling architecture shift of left7_shifter
# -- Compiling entity alu
# -- Compiling architecture Behavioral of alu
# -- Compiling entity dregister
# -- Compiling architecture behave of dregister
# -- Compiling entity dflipflop
# -- Compiling architecture behave of dflipflop
# -- Compiling entity PriorityEncoder
# -- Compiling architecture behave of PriorityEncoder
# End time: 04:14:44 on Nov 30,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/IF_ID.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:14:44 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work /home/imkhilji/Desktop/Microprocessor-EE337/Project-2/VHDL Files/Irfan/IF_ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package basic
# -- Compiling entity IF_ID
# -- Compiling architecture one of IF_ID
# End time: 04:14:44 on Nov 30,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.if_id
# vsim work.if_id 
# Start time: 04:15:07 on Nov 30,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.basic
# Loading work.if_id(one)
# Loading work.dregister(behave)
# Loading work.dflipflop(behave)
add wave -position insertpoint  \
sim:/if_id/PC_in \
sim:/if_id/nPC_in \
sim:/if_id/IR_in \
sim:/if_id/PC_out \
sim:/if_id/nPC_out \
sim:/if_id/IR_out \
sim:/if_id/clk \
sim:/if_id/flush \
sim:/if_id/enable \
sim:/if_id/flush_out
force -freeze sim:/if_id/clk 1 0, 0 {50 ps} -r 100
run
force -freeze sim:/if_id/enable 1 0
run
force -freeze sim:/if_id/PC_in x\"55\" 0
force -freeze sim:/if_id/nPC_in x\"32\" 0
force -freeze sim:/if_id/IR_in x\"12\" 0
run -continue
run
run
restart
force -freeze sim:/if_id/PC_in x\"1\" 0
force -freeze sim:/if_id/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/if_id/enable 1 0
force -freeze sim:/if_id/flush 0 0
run
force -freeze sim:/if_id/PC_in 0000000000000010 0
run
run
restart
force -freeze sim:/if_id/flush 0 0
force -freeze sim:/if_id/enable 1 0
force -freeze sim:/if_id/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/if_id/PC_in x\"11\" 0
force -freeze sim:/if_id/flush 1 0
run
force -freeze sim:/if_id/flush 0 0
run
# End time: 06:29:25 on Nov 30,2017, Elapsed time: 2:14:18
# Errors: 0, Warnings: 0
