/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [13:0] _05_;
  wire [13:0] _06_;
  wire [4:0] _07_;
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_42z;
  wire [16:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = _01_ ? celloutsig_1_2z : _00_;
  assign celloutsig_0_0z = ~(in_data[68] | in_data[63]);
  assign celloutsig_1_8z = ~(_02_ | _02_);
  assign celloutsig_1_19z = ~(celloutsig_1_8z | celloutsig_1_4z);
  assign celloutsig_0_20z = ~(celloutsig_0_4z | celloutsig_0_4z);
  assign celloutsig_0_28z = ~celloutsig_0_3z;
  assign celloutsig_0_3z = _03_ ^ celloutsig_0_0z;
  assign celloutsig_1_2z = in_data[162] ^ _04_;
  assign celloutsig_0_17z = ~(celloutsig_0_9z[12] ^ in_data[57]);
  assign celloutsig_0_21z = ~(celloutsig_0_10z[5] ^ celloutsig_0_20z);
  assign celloutsig_0_26z = ~(celloutsig_0_1z ^ celloutsig_0_5z[2]);
  assign celloutsig_0_8z = { in_data[90:78], celloutsig_0_1z } + { celloutsig_0_3z, _05_[12:11], _03_, 1'h1, celloutsig_0_1z, 3'h7, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_32z = { celloutsig_0_8z[13:4], celloutsig_0_3z, celloutsig_0_23z } + in_data[57:46];
  reg [13:0] _21_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _21_ <= 14'h0000;
    else _21_ <= in_data[128:115];
  assign { _06_[13:1], _00_ } = _21_;
  reg [4:0] _22_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 5'h00;
    else _22_ <= { _06_[4:1], _00_ };
  assign { _02_, _01_, _04_, _07_[1:0] } = _22_;
  reg [2:0] _23_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _23_ <= 3'h0;
    else _23_ <= in_data[62:60];
  assign { _05_[12:11], _03_ } = _23_;
  assign celloutsig_0_5z = { _05_[11], _03_, celloutsig_0_4z } & { _05_[11], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_37z = celloutsig_0_12z[8:3] / { 1'h1, celloutsig_0_8z[8:4] };
  assign celloutsig_0_42z = celloutsig_0_12z[3:0] / { 1'h1, celloutsig_0_9z[3:1] };
  assign celloutsig_0_10z = { celloutsig_0_9z[11:4], celloutsig_0_3z } / { 1'h1, celloutsig_0_8z[8:1] };
  assign celloutsig_1_15z = { celloutsig_1_13z, _02_, _01_, _04_, _07_[1:0] } / { 1'h1, in_data[163:162], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_10z = { _01_, _04_, _07_[1] } == _06_[12:10];
  assign celloutsig_0_25z = { celloutsig_0_9z[9:5], celloutsig_0_3z, celloutsig_0_19z, 1'h1, celloutsig_0_23z } == celloutsig_0_12z[12:4];
  assign celloutsig_0_4z = in_data[59:46] === { in_data[71:69], _05_[12:11], _03_, celloutsig_0_1z, celloutsig_0_0z, _05_[12:11], _03_, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = { _06_[13:10], celloutsig_1_15z } === { celloutsig_1_15z[4:2], celloutsig_1_15z, celloutsig_1_8z };
  assign celloutsig_0_35z = { celloutsig_0_9z[5:4], celloutsig_0_25z, celloutsig_0_14z } <= { celloutsig_0_8z[2], celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_3z };
  assign celloutsig_0_38z = { celloutsig_0_32z[11:10], celloutsig_0_35z, celloutsig_0_28z } <= celloutsig_0_32z[5:2];
  assign celloutsig_1_4z = { in_data[187:180], _02_, _01_, _04_, _07_[1:0], _06_[13:1], _00_ } <= { in_data[158:134], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_14z = { in_data[11:10], celloutsig_0_1z } <= celloutsig_0_8z[4:2];
  assign celloutsig_0_19z = celloutsig_0_12z[2:0] <= celloutsig_0_10z[8:6];
  assign celloutsig_0_22z = { celloutsig_0_9z[12:0], celloutsig_0_1z, celloutsig_0_17z } <= { celloutsig_0_9z[12:0], celloutsig_0_1z, celloutsig_0_19z };
  assign celloutsig_0_23z = { celloutsig_0_9z[7:3], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_1z } <= { celloutsig_0_10z[8:1], 1'h1, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_22z };
  assign celloutsig_0_15z = ! { _05_[12:11], celloutsig_0_1z };
  assign celloutsig_0_29z = ! celloutsig_0_8z[7:5];
  assign celloutsig_0_34z = ! { in_data[49:41], celloutsig_0_1z };
  assign celloutsig_0_9z = { in_data[37:33], celloutsig_0_3z, _05_[12:11], _03_, 1'h1, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z } * { celloutsig_0_8z[11:0], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_12z = in_data[88:75] * { celloutsig_0_9z[10:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_45z = celloutsig_0_9z[6] ? { 1'h1, celloutsig_0_9z[5:4], celloutsig_0_26z } : { celloutsig_0_17z, celloutsig_0_38z, celloutsig_0_24z, celloutsig_0_24z };
  assign celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_2z, _06_[13:1], _00_, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z } !== { _06_[11:1], _00_, celloutsig_1_5z, _02_, _01_, _04_, _07_[1:0], celloutsig_1_7z };
  assign celloutsig_0_24z = { celloutsig_0_12z[3:2], celloutsig_0_21z } !== celloutsig_0_5z;
  assign celloutsig_0_13z = ~ { celloutsig_0_8z[6:2], celloutsig_0_5z };
  assign celloutsig_1_7z = | { _02_, celloutsig_1_4z, _01_, _04_, celloutsig_1_2z, _07_[1:0] };
  assign celloutsig_1_5z = ^ in_data[134:127];
  assign celloutsig_1_6z = ^ { _06_[5:4], _02_, _01_, _04_, _07_[1:0] };
  assign celloutsig_0_1z = ^ { in_data[18:12], celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_0_44z[0], celloutsig_0_44z[9:2], celloutsig_0_44z[16:14], celloutsig_0_44z[12:10] } = { celloutsig_0_38z, celloutsig_0_29z, celloutsig_0_13z[7:1], celloutsig_0_12z[8:6], _05_[12:11], _03_ } | { celloutsig_0_14z, celloutsig_0_42z[0], celloutsig_0_5z[1], celloutsig_0_37z, celloutsig_0_5z[1], celloutsig_0_38z, celloutsig_0_25z, celloutsig_0_42z[3:1] };
  assign { out_data[10:3], out_data[15], out_data[13:11], out_data[1:0] } = ~ { celloutsig_0_44z[9:2], celloutsig_0_44z[14], celloutsig_0_44z[12:10], celloutsig_0_34z, celloutsig_0_29z };
  assign { _05_[13], _05_[10:0] } = { celloutsig_0_3z, _03_, 1'h1, celloutsig_0_1z, 3'h7, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z };
  assign _06_[0] = _00_;
  assign _07_[4:2] = { _02_, _01_, _04_ };
  assign { celloutsig_0_44z[13], celloutsig_0_44z[1] } = 2'h3;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[14], out_data[2] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, 2'h0 };
endmodule
