Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\UART_tx.v" into library work
Parsing module <UART_rs232_tx>.
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\UART_rx.v" into library work
Parsing module <UART_rs232_rx>.
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\UART_baudrate_generator.v" into library work
Parsing module <UART_BaudRate_generator>.
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\led_to_8bit.v" into library work
Parsing module <counterdisplay>.
Analyzing Verilog file "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\TOP.v" into library work
Parsing module <TOP>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TOP>.

Elaborating module <UART_rs232_rx>.
WARNING:HDLCompiler:413 - "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\UART_rx.v" Line 99: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\UART_rx.v" Line 110: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <UART_rs232_tx>.
WARNING:HDLCompiler:413 - "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\UART_tx.v" Line 107: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\UART_tx.v" Line 127: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <UART_BaudRate_generator>.

Elaborating module <counterdisplay>.
WARNING:HDLCompiler:413 - "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\led_to_8bit.v" Line 72: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\led_to_8bit.v" Line 105: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\TOP.v".
    Summary:
	no macro.
Unit <TOP> synthesized.

Synthesizing Unit <UART_rs232_rx>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\UART_rx.v".
        IDLE = 1'b0
        READ = 1'b1
    Found 2-bit register for signal <State>.
    Found 1-bit register for signal <RxDone>.
    Found 4-bit register for signal <counter>.
    Found 1-bit register for signal <start_bit>.
    Found 5-bit register for signal <Bit>.
    Found 8-bit register for signal <Read_data>.
    Found 8-bit register for signal <RxData>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <counter[3]_GND_2_o_add_13_OUT> created at line 99.
    Found 5-bit adder for signal <Bit[4]_GND_2_o_add_18_OUT> created at line 110.
WARNING:Xst:737 - Found 1-bit latch for signal <read_enable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator greater for signal <Bit[4]_GND_2_o_LessThan_18_o> created at line 108
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_rs232_rx> synthesized.

Synthesizing Unit <UART_rs232_tx>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\UART_tx.v".
        IDLE = 1'b0
        WRITE = 1'b1
    Found 1-bit register for signal <State>.
    Found 2-bit register for signal <R_edge>.
    Found 1-bit register for signal <TxDone>.
    Found 1-bit register for signal <start_bit>.
    Found 1-bit register for signal <stop_bit>.
    Found 4-bit register for signal <counter>.
    Found 1-bit register for signal <Tx>.
    Found 8-bit register for signal <in_data>.
    Found 5-bit register for signal <Bit>.
    Found 4-bit adder for signal <counter[3]_GND_4_o_add_1_OUT> created at line 107.
    Found 5-bit adder for signal <Bit[4]_GND_4_o_add_8_OUT> created at line 127.
    Found 32-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_8_o> created at line 124
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <UART_rs232_tx> synthesized.

Synthesizing Unit <UART_BaudRate_generator>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\UART_baudrate_generator.v".
    Found 16-bit register for signal <baudRateReg>.
    Found 16-bit adder for signal <baudRateReg[15]_GND_5_o_add_0_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <UART_BaudRate_generator> synthesized.

Synthesizing Unit <counterdisplay>.
    Related source file is "C:\Users\HRUSHIKESH\Desktop\proj\uart_led_test\led_to_8bit.v".
        N = 11
    Found 1-bit register for signal <DFF2>.
    Found 1-bit register for signal <delay_reg>.
    Found 1-bit register for signal <DFF1>.
    Found 11-bit register for signal <delaycount_reg>.
    Found 1-bit register for signal <DB_out>.
    Found 1-bit register for signal <tx_en>.
    Found 4-bit register for signal <counter>.
    Found 11-bit adder for signal <delaycount_reg[10]_GND_7_o_add_2_OUT> created at line 72.
    Found 4-bit adder for signal <counter[3]_GND_7_o_add_14_OUT> created at line 105.
    Found 16x15-bit Read Only RAM for signal <_n0080>
    Found 4-bit comparator lessequal for signal <counter[3]_PWR_7_o_LessThan_14_o> created at line 104
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <counterdisplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x15-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 7
 11-bit adder                                          : 1
 16-bit adder                                          : 1
 4-bit adder                                           : 3
 5-bit adder                                           : 2
# Registers                                            : 23
 1-bit register                                        : 12
 11-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 3
 5-bit register                                        : 2
 8-bit register                                        : 3
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 3
 32-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <UART_rs232_rx>.
The following registers are absorbed into counter <Bit>: 1 register on signal <Bit>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <UART_rs232_rx> synthesized (advanced).

Synthesizing (advanced) Unit <UART_rs232_tx>.
The following registers are absorbed into counter <Bit>: 1 register on signal <Bit>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <UART_rs232_tx> synthesized (advanced).

Synthesizing (advanced) Unit <counterdisplay>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0080> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <counterdisplay> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x15-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 16-bit adder                                          : 1
# Counters                                             : 5
 4-bit up counter                                      : 3
 5-bit up counter                                      : 2
# Registers                                            : 65
 Flip-Flops                                            : 65
# Comparators                                          : 3
 32-bit comparator greater                             : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 16
 16-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <I_RS232RX/FSM_0> on signal <State[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
WARNING:Xst:1294 - Latch <read_enable> is equivalent to a wire in block <UART_rs232_rx>.

Optimizing unit <TOP> ...

Optimizing unit <UART_rs232_rx> ...

Optimizing unit <UART_rs232_tx> ...

Optimizing unit <UART_BaudRate_generator> ...

Optimizing unit <counterdisplay> ...
WARNING:Xst:1293 - FF/Latch <I_RS232TX/in_data_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <I_RS232TX/in_data_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <I_RS232RX/Bit_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <I_RS232TX/Bit_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <I_RS232TX/Bit_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I_BAUDGEN/baudRateReg_15> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I_BAUDGEN/baudRateReg_14> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I_BAUDGEN/baudRateReg_13> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I_BAUDGEN/baudRateReg_12> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I_BAUDGEN/baudRateReg_11> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <I_BAUDGEN/baudRateReg_10> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 77
 Flip-Flops                                            : 77

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 144
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 9
#      LUT2                        : 9
#      LUT3                        : 15
#      LUT4                        : 25
#      LUT5                        : 13
#      LUT6                        : 46
#      MUXCY                       : 9
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 10
# FlipFlops/Latches                : 77
#      FD                          : 21
#      FD_1                        : 8
#      FDC                         : 27
#      FDE                         : 12
#      FDP                         : 1
#      FDRE                        : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 3
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              69  out of  54576     0%  
 Number of Slice LUTs:                  121  out of  27288     0%  
    Number used as Logic:               121  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    129
   Number with an unused Flip Flop:      60  out of    129    46%  
   Number with an unused LUT:             8  out of    129     6%  
   Number of fully used LUT-FF pairs:    61  out of    129    47%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    218    10%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
tick(I_BAUDGEN/Tick<15>:O)         | BUFG(*)(I_RS232RX/Bit_3)| 35    |
Clk                                | BUFGP                   | 34    |
I_RS232RX/RxDone                   | NONE(I_RS232RX/RxData_7)| 8     |
-----------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.820ns (Maximum Frequency: 261.763MHz)
   Minimum input arrival time before clock: 4.287ns
   Maximum output required time after clock: 5.005ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'tick'
  Clock period: 3.820ns (frequency: 261.763MHz)
  Total number of paths / destination ports: 468 / 54
-------------------------------------------------------------------------
Delay:               3.820ns (Levels of Logic = 3)
  Source:            I_RS232TX/counter_2 (FF)
  Destination:       I_RS232TX/Tx (FF)
  Source Clock:      tick rising
  Destination Clock: tick rising

  Data Path: I_RS232TX/counter_2 to I_RS232TX/Tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.002  I_RS232TX/counter_2 (I_RS232TX/counter_2)
     LUT3:I0->O            9   0.205   0.830  I_RS232TX/Mcount_counter_xor<3>111 (I_RS232TX/Mcount_counter_xor<3>11)
     LUT5:I4->O            1   0.205   0.827  I_RS232TX/_n01011 (I_RS232TX/_n0101)
     LUT6:I2->O            1   0.203   0.000  I_RS232TX/Tx_glue_rst (I_RS232TX/Tx_glue_rst)
     FD:D                      0.102          I_RS232TX/Tx
    ----------------------------------------
    Total                      3.820ns (1.162ns logic, 2.658ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 3.483ns (frequency: 287.121MHz)
  Total number of paths / destination ports: 331 / 41
-------------------------------------------------------------------------
Delay:               3.483ns (Levels of Logic = 2)
  Source:            I_COUNTDISP/counter_3 (FF)
  Destination:       I_COUNTDISP/counter_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: I_COUNTDISP/counter_3 to I_COUNTDISP/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            13   0.447   0.933  I_COUNTDISP/counter_3 (I_COUNTDISP/counter_3)
     LUT2:I1->O            1   0.205   0.580  I_COUNTDISP/Mcount_counter_val_SW0 (N10)
     LUT6:I5->O            4   0.205   0.683  I_COUNTDISP/Mcount_counter_val (I_COUNTDISP/Mcount_counter_val)
     FDRE:R                    0.430          I_COUNTDISP/counter_0
    ----------------------------------------
    Total                      3.483ns (1.287ns logic, 2.196ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tick'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.287ns (Levels of Logic = 4)
  Source:            Rx (PAD)
  Destination:       I_RS232RX/counter_3 (FF)
  Destination Clock: tick rising

  Data Path: Rx to I_RS232RX/counter_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.788  Rx_IBUF (Rx_IBUF)
     LUT2:I0->O            3   0.203   0.879  I_RS232RX/Mcount_counter_val2_SW0 (N2)
     LUT6:I3->O            4   0.205   0.684  I_RS232RX/Mcount_counter_val11 (I_RS232RX/Mcount_counter_val)
     LUT4:I3->O            1   0.205   0.000  I_RS232RX/counter_3_rstpot (I_RS232RX/counter_3_rstpot)
     FD:D                      0.102          I_RS232RX/counter_3
    ----------------------------------------
    Total                      4.287ns (1.937ns logic, 2.350ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              3.709ns (Levels of Logic = 2)
  Source:            Rst_n (PAD)
  Destination:       I_RS232RX/State_FSM_FFd1 (FF)
  Destination Clock: Clk rising

  Data Path: Rst_n to I_RS232RX/State_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  Rst_n_IBUF (Rst_n_IBUF)
     INV:I->O             28   0.206   1.234  I_RS232RX/Rst_n_inv1_INV_0 (I_BAUDGEN/Rst_n_inv)
     FDP:PRE                   0.430          I_BAUDGEN/baudRateReg_0
    ----------------------------------------
    Total                      3.709ns (1.858ns logic, 1.851ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_RS232RX/RxDone'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            I_RS232RX/RxData_7 (FF)
  Destination:       RxData<7> (PAD)
  Source Clock:      I_RS232RX/RxDone falling

  Data Path: I_RS232RX/RxData_7 to RxData<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.447   0.579  I_RS232RX/RxData_7 (I_RS232RX/RxData_7)
     OBUF:I->O                 2.571          RxData_7_OBUF (RxData<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tick'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.900ns (Levels of Logic = 1)
  Source:            I_RS232RX/RxDone (FF)
  Destination:       RxDone (PAD)
  Source Clock:      tick rising

  Data Path: I_RS232RX/RxDone to RxDone
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   0.882  I_RS232RX/RxDone (I_RS232RX/RxDone)
     OBUF:I->O                 2.571          RxDone_OBUF (RxDone)
    ----------------------------------------
    Total                      3.900ns (3.018ns logic, 0.882ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.005ns (Levels of Logic = 2)
  Source:            I_COUNTDISP/counter_1 (FF)
  Destination:       ledd (PAD)
  Source Clock:      Clk rising

  Data Path: I_COUNTDISP/counter_1 to ledd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.447   1.205  I_COUNTDISP/counter_1 (I_COUNTDISP/counter_1)
     LUT4:I0->O            1   0.203   0.579  I_COUNTDISP/Mram__n0080111 (ledf_OBUF)
     OBUF:I->O                 2.571          ledf_OBUF (ledf)
    ----------------------------------------
    Total                      5.005ns (3.221ns logic, 1.784ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.483|         |         |         |
tick           |    1.637|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_RS232RX/RxDone
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tick           |         |         |    1.165|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tick
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.715|         |         |         |
tick           |    3.820|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.58 secs
 
--> 

Total memory usage is 4519020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    2 (   0 filtered)

