set ::env(PROJECT_NAME) design1
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/ql_designs/design1
set ::env(TOP_VERILOG) RTL_Benchmark/ql_designs/design1/AL4S3B_FPGA_Top.v
set ::env(CLOCK_PORT) SCLK_o
set ::env(DOMAIN) digital_design
