jtag_axi_ip.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/jtag_axi_ip/sim/jtag_axi_ip.v,incdir="../../../../template.gen/sources_1/ip/jtag_axi_ip/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
