 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:44:34 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX2_RVT)        0.35       0.35 f
  U518/Y (INVX8_RVT)                       0.17       0.52 r
  U752/Y (XNOR2X2_RVT)                     0.27       0.79 r
  U751/Y (NAND2X0_RVT)                     0.10       0.89 f
  U1170/Y (OA21X1_RVT)                     0.24       1.13 f
  U1168/Y (OA21X1_RVT)                     0.18       1.31 f
  U1206/Y (OA21X1_RVT)                     0.18       1.49 f
  U1205/Y (OA21X1_RVT)                     0.16       1.64 f
  U1407/Y (OA21X1_RVT)                     0.21       1.85 f
  U1408/Y (INVX4_RVT)                      0.09       1.94 r
  U833/Y (AO21X1_RVT)                      0.20       2.14 r
  U832/Y (XNOR2X2_RVT)                     0.22       2.36 f
  U1068/Y (NAND2X0_RVT)                    0.10       2.46 r
  U1067/Y (NAND2X0_RVT)                    0.09       2.56 f
  Delay3_out1_reg[33]/D (DFFX1_RVT)        0.00       2.56 f
  data arrival time                                   2.56

  clock clk (rise edge)                    1.38       1.38
  clock network delay (ideal)              0.00       1.38
  Delay3_out1_reg[33]/CLK (DFFX1_RVT)      0.00       1.38 r
  library setup time                      -0.19       1.18
  data required time                                  1.18
  -----------------------------------------------------------
  data required time                                  1.18
  data arrival time                                  -2.56
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.37


1
