$date
	Sun Aug 02 16:12:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TABLA_SOP_II $end
$var wire 1 ! out0 $end
$var wire 1 " out1 $end
$var wire 1 # out10 $end
$var wire 1 $ out11 $end
$var wire 1 % out2 $end
$var wire 1 & out3 $end
$var wire 1 ' out4 $end
$var wire 1 ( out5 $end
$var wire 1 ) out6 $end
$var wire 1 * out7 $end
$var wire 1 + out8 $end
$var wire 1 , out9 $end
$var reg 1 - A $end
$var reg 1 . B $end
$var reg 1 / C $end
$var reg 1 0 D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
0,
0+
0*
0)
0(
1'
1&
1%
1$
0#
1"
1!
$end
#1
0'
1(
0&
10
#2
1)
0(
1&
0%
00
1/
#3
0)
1*
0&
10
#4
0$
1&
0*
1%
0"
00
0/
1.
#5
0&
10
#6
1&
0%
00
1/
#7
0&
10
#8
1$
1+
1&
1%
1"
0!
00
0/
0.
1-
#9
0$
0+
0&
10
#10
1$
1,
1&
0%
00
1/
#11
0$
0,
0&
10
#12
1&
1%
0"
00
0/
1.
#13
0&
10
#14
1$
1#
1&
0%
00
1/
#15
0$
0#
0&
10
#16
