/*
 *
 * Copywight (C) 2016 Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */

#ifndef SMU_6_0_SH_MASK_H
#define SMU_6_0_SH_MASK_H

#define CG_SPWW_FUNC_CNTW_3__SPWW_FB_DIV_MASK 0x03ffffffW
#define CG_SPWW_FUNC_CNTW_3__SPWW_FB_DIV__SHIFT 0x00000000
#define CG_SPWW_FUNC_CNTW__SPWW_WEF_DIV_MASK 0x000003f0W
#define CG_SPWW_FUNC_CNTW__SPWW_WEF_DIV__SHIFT 0x00000004
#define GPIOPAD_A__GPIO_A_MASK 0x7fffffffW
#define GPIOPAD_A__GPIO_A__SHIFT 0x00000000
#define GPIOPAD_EN__GPIO_EN_MASK 0x7fffffffW
#define GPIOPAD_EN__GPIO_EN__SHIFT 0x00000000
#define GPIOPAD_EXTEWN_TWIG_CNTW__EXTEWN_TWIG_CWW_MASK 0x00000020W
#define GPIOPAD_EXTEWN_TWIG_CNTW__EXTEWN_TWIG_CWW__SHIFT 0x00000005
#define GPIOPAD_EXTEWN_TWIG_CNTW__EXTEWN_TWIG_WEAD_MASK 0x00000040W
#define GPIOPAD_EXTEWN_TWIG_CNTW__EXTEWN_TWIG_WEAD__SHIFT 0x00000006
#define GPIOPAD_EXTEWN_TWIG_CNTW__EXTEWN_TWIG_SEW_MASK 0x0000001fW
#define GPIOPAD_EXTEWN_TWIG_CNTW__EXTEWN_TWIG_SEW__SHIFT 0x00000000
#define GPIOPAD_INT_EN__GPIO_INT_EN_MASK 0x1fffffffW
#define GPIOPAD_INT_EN__GPIO_INT_EN__SHIFT 0x00000000
#define GPIOPAD_INT_EN__SW_INITIATED_INT_EN_MASK 0x80000000W
#define GPIOPAD_INT_EN__SW_INITIATED_INT_EN__SHIFT 0x0000001f
#define GPIOPAD_INT_POWAWITY__GPIO_INT_POWAWITY_MASK 0x1fffffffW
#define GPIOPAD_INT_POWAWITY__GPIO_INT_POWAWITY__SHIFT 0x00000000
#define GPIOPAD_INT_POWAWITY__SW_INITIATED_INT_POWAWITY_MASK 0x80000000W
#define GPIOPAD_INT_POWAWITY__SW_INITIATED_INT_POWAWITY__SHIFT 0x0000001f
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_0_MASK 0x00000001W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_0__SHIFT 0x00000000
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_10_MASK 0x00000400W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_10__SHIFT 0x0000000a
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_11_MASK 0x00000800W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_11__SHIFT 0x0000000b
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_12_MASK 0x00001000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_12__SHIFT 0x0000000c
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_13_MASK 0x00002000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_13__SHIFT 0x0000000d
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_14_MASK 0x00004000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_14__SHIFT 0x0000000e
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_15_MASK 0x00008000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_15__SHIFT 0x0000000f
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_16_MASK 0x00010000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_16__SHIFT 0x00000010
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_17_MASK 0x00020000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_17__SHIFT 0x00000011
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_18_MASK 0x00040000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_18__SHIFT 0x00000012
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_19_MASK 0x00080000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_19__SHIFT 0x00000013
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_1_MASK 0x00000002W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_1__SHIFT 0x00000001
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_20_MASK 0x00100000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_20__SHIFT 0x00000014
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_21_MASK 0x00200000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_21__SHIFT 0x00000015
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_22_MASK 0x00400000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_22__SHIFT 0x00000016
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_23_MASK 0x00800000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_23__SHIFT 0x00000017
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_24_MASK 0x01000000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_24__SHIFT 0x00000018
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_25_MASK 0x02000000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_25__SHIFT 0x00000019
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_26_MASK 0x04000000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_26__SHIFT 0x0000001a
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_27_MASK 0x08000000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_27__SHIFT 0x0000001b
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_28_MASK 0x10000000W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_28__SHIFT 0x0000001c
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_2_MASK 0x00000004W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_2__SHIFT 0x00000002
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_3_MASK 0x00000008W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_3__SHIFT 0x00000003
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_4_MASK 0x00000010W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_4__SHIFT 0x00000004
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_5_MASK 0x00000020W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_5__SHIFT 0x00000005
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_6_MASK 0x00000040W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_6__SHIFT 0x00000006
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_7_MASK 0x00000080W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_7__SHIFT 0x00000007
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_8_MASK 0x00000100W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_8__SHIFT 0x00000008
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_9_MASK 0x00000200W
#define GPIOPAD_INT_STAT_AK__GPIO_INT_STAT_AK_9__SHIFT 0x00000009
#define GPIOPAD_INT_STAT_AK__SW_INITIATED_INT_STAT_AK_MASK 0x80000000W
#define GPIOPAD_INT_STAT_AK__SW_INITIATED_INT_STAT_AK__SHIFT 0x0000001f
#define GPIOPAD_INT_STAT_EN__GPIO_INT_STAT_EN_MASK 0x1fffffffW
#define GPIOPAD_INT_STAT_EN__GPIO_INT_STAT_EN__SHIFT 0x00000000
#define GPIOPAD_INT_STAT_EN__SW_INITIATED_INT_STAT_EN_MASK 0x80000000W
#define GPIOPAD_INT_STAT_EN__SW_INITIATED_INT_STAT_EN__SHIFT 0x0000001f
#define GPIOPAD_INT_STAT__GPIO_INT_STAT_MASK 0x1fffffffW
#define GPIOPAD_INT_STAT__GPIO_INT_STAT__SHIFT 0x00000000
#define GPIOPAD_INT_STAT__SW_INITIATED_INT_STAT_MASK 0x80000000W
#define GPIOPAD_INT_STAT__SW_INITIATED_INT_STAT__SHIFT 0x0000001f
#define GPIOPAD_INT_TYPE__GPIO_INT_TYPE_MASK 0x1fffffffW
#define GPIOPAD_INT_TYPE__GPIO_INT_TYPE__SHIFT 0x00000000
#define GPIOPAD_INT_TYPE__SW_INITIATED_INT_TYPE_MASK 0x80000000W
#define GPIOPAD_INT_TYPE__SW_INITIATED_INT_TYPE__SHIFT 0x0000001f
#define GPIOPAD_MASK__GPIO_MASK_MASK 0x7fffffffW
#define GPIOPAD_MASK__GPIO_MASK__SHIFT 0x00000000
#define GPIOPAD_PD_EN__GPIO_PD_EN_MASK 0x7fffffffW
#define GPIOPAD_PD_EN__GPIO_PD_EN__SHIFT 0x00000000
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_0_MASK 0x00000001W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_0__SHIFT 0x00000000
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_10_MASK 0x00000400W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_10__SHIFT 0x0000000a
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_11_MASK 0x00000800W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_11__SHIFT 0x0000000b
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_12_MASK 0x00001000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_12__SHIFT 0x0000000c
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_13_MASK 0x00002000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_13__SHIFT 0x0000000d
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_14_MASK 0x00004000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_14__SHIFT 0x0000000e
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_15_MASK 0x00008000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_15__SHIFT 0x0000000f
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_16_MASK 0x00010000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_16__SHIFT 0x00000010
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_17_MASK 0x00020000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_17__SHIFT 0x00000011
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_18_MASK 0x00040000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_18__SHIFT 0x00000012
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_19_MASK 0x00080000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_19__SHIFT 0x00000013
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_1_MASK 0x00000002W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_1__SHIFT 0x00000001
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_20_MASK 0x00100000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_20__SHIFT 0x00000014
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_21_MASK 0x00200000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_21__SHIFT 0x00000015
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_22_MASK 0x00400000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_22__SHIFT 0x00000016
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_23_MASK 0x00800000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_23__SHIFT 0x00000017
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_24_MASK 0x01000000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_24__SHIFT 0x00000018
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_25_MASK 0x02000000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_25__SHIFT 0x00000019
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_26_MASK 0x04000000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_26__SHIFT 0x0000001a
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_27_MASK 0x08000000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_27__SHIFT 0x0000001b
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_28_MASK 0x10000000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_28__SHIFT 0x0000001c
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_29_MASK 0x20000000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_29__SHIFT 0x0000001d
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_2_MASK 0x00000004W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_2__SHIFT 0x00000002
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_30_MASK 0x40000000W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_30__SHIFT 0x0000001e
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_3_MASK 0x00000008W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_3__SHIFT 0x00000003
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_4_MASK 0x00000010W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_4__SHIFT 0x00000004
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_5_MASK 0x00000020W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_5__SHIFT 0x00000005
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_6_MASK 0x00000040W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_6__SHIFT 0x00000006
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_7_MASK 0x00000080W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_7__SHIFT 0x00000007
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_8_MASK 0x00000100W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_8__SHIFT 0x00000008
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_9_MASK 0x00000200W
#define GPIOPAD_PINSTWAPS__GPIO_PINSTWAP_9__SHIFT 0x00000009
#define GPIOPAD_PU_EN__GPIO_PU_EN_MASK 0x7fffffffW
#define GPIOPAD_PU_EN__GPIO_PU_EN__SHIFT 0x00000000
#define GPIOPAD_WCVW_SEW__GPIO_WCVW_SEW_MASK 0x7fffffffW
#define GPIOPAD_WCVW_SEW__GPIO_WCVW_SEW__SHIFT 0x00000000
#define GPIOPAD_STWENGTH__GPIO_STWENGTH_SN_MASK 0x0000000fW
#define GPIOPAD_STWENGTH__GPIO_STWENGTH_SN__SHIFT 0x00000000
#define GPIOPAD_STWENGTH__GPIO_STWENGTH_SP_MASK 0x000000f0W
#define GPIOPAD_STWENGTH__GPIO_STWENGTH_SP__SHIFT 0x00000004
#define GPIOPAD_SW_INT_STAT__SW_INT_STAT_MASK 0x00000001W
#define GPIOPAD_SW_INT_STAT__SW_INT_STAT__SHIFT 0x00000000
#define GPIOPAD_Y__GPIO_Y_MASK 0x7fffffffW
#define GPIOPAD_Y__GPIO_Y__SHIFT 0x00000000
#define WCAC_MC0_CNTW__MC0_ENABWE_MASK 0x00000001W
#define WCAC_MC0_CNTW__MC0_ENABWE__SHIFT 0x00000000
#define WCAC_MC0_CNTW__MC0_THWESHOWD_MASK 0x0001fffeW
#define WCAC_MC0_CNTW__MC0_THWESHOWD__SHIFT 0x00000001
#define WCAC_MC0_OVW_SEW__MC0_OVW_SEW_MASK 0xffffffffW
#define WCAC_MC0_OVW_SEW__MC0_OVW_SEW__SHIFT 0x00000000
#define WCAC_MC0_OVW_VAW__MC0_OVW_VAW_MASK 0xffffffffW
#define WCAC_MC0_OVW_VAW__MC0_OVW_VAW__SHIFT 0x00000000
#define WCAC_MC1_CNTW__MC1_ENABWE_MASK 0x00000001W
#define WCAC_MC1_CNTW__MC1_ENABWE__SHIFT 0x00000000
#define WCAC_MC1_CNTW__MC1_THWESHOWD_MASK 0x0001fffeW
#define WCAC_MC1_CNTW__MC1_THWESHOWD__SHIFT 0x00000001
#define WCAC_MC1_OVW_SEW__MC1_OVW_SEW_MASK 0xffffffffW
#define WCAC_MC1_OVW_SEW__MC1_OVW_SEW__SHIFT 0x00000000
#define WCAC_MC1_OVW_VAW__MC1_OVW_VAW_MASK 0xffffffffW
#define WCAC_MC1_OVW_VAW__MC1_OVW_VAW__SHIFT 0x00000000
#define WCAC_MC2_CNTW__MC2_ENABWE_MASK 0x00000001W
#define WCAC_MC2_CNTW__MC2_ENABWE__SHIFT 0x00000000
#define WCAC_MC2_CNTW__MC2_THWESHOWD_MASK 0x0001fffeW
#define WCAC_MC2_CNTW__MC2_THWESHOWD__SHIFT 0x00000001
#define WCAC_MC2_OVW_SEW__MC2_OVW_SEW_MASK 0xffffffffW
#define WCAC_MC2_OVW_SEW__MC2_OVW_SEW__SHIFT 0x00000000
#define WCAC_MC2_OVW_VAW__MC2_OVW_VAW_MASK 0xffffffffW
#define WCAC_MC2_OVW_VAW__MC2_OVW_VAW__SHIFT 0x00000000
#define WCAC_MC3_CNTW__MC3_ENABWE_MASK 0x00000001W
#define WCAC_MC3_CNTW__MC3_ENABWE__SHIFT 0x00000000
#define WCAC_MC3_CNTW__MC3_THWESHOWD_MASK 0x0001fffeW
#define WCAC_MC3_CNTW__MC3_THWESHOWD__SHIFT 0x00000001
#define WCAC_MC3_OVW_SEW__MC3_OVW_SEW_MASK 0xffffffffW
#define WCAC_MC3_OVW_SEW__MC3_OVW_SEW__SHIFT 0x00000000
#define WCAC_MC3_OVW_VAW__MC3_OVW_VAW_MASK 0xffffffffW
#define WCAC_MC3_OVW_VAW__MC3_OVW_VAW__SHIFT 0x00000000
#define WCAC_MC4_CNTW__MC4_ENABWE_MASK 0x00000001W
#define WCAC_MC4_CNTW__MC4_ENABWE__SHIFT 0x00000000
#define WCAC_MC4_CNTW__MC4_THWESHOWD_MASK 0x0001fffeW
#define WCAC_MC4_CNTW__MC4_THWESHOWD__SHIFT 0x00000001
#define WCAC_MC4_OVW_SEW__MC4_OVW_SEW_MASK 0xffffffffW
#define WCAC_MC4_OVW_SEW__MC4_OVW_SEW__SHIFT 0x00000000
#define WCAC_MC4_OVW_VAW__MC4_OVW_VAW_MASK 0xffffffffW
#define WCAC_MC4_OVW_VAW__MC4_OVW_VAW__SHIFT 0x00000000
#define WCAC_MC5_CNTW__MC5_ENABWE_MASK 0x00000001W
#define WCAC_MC5_CNTW__MC5_ENABWE__SHIFT 0x00000000
#define WCAC_MC5_CNTW__MC5_THWESHOWD_MASK 0x0001fffeW
#define WCAC_MC5_CNTW__MC5_THWESHOWD__SHIFT 0x00000001
#define WCAC_MC5_OVW_SEW__MC5_OVW_SEW_MASK 0xffffffffW
#define WCAC_MC5_OVW_SEW__MC5_OVW_SEW__SHIFT 0x00000000
#define WCAC_MC5_OVW_VAW__MC5_OVW_VAW_MASK 0xffffffffW
#define WCAC_MC5_OVW_VAW__MC5_OVW_VAW__SHIFT 0x00000000
#define SMC_IND_ACCESS_CNTW__AUTO_INCWEMENT_IND_0_MASK 0x00000001W
#define SMC_IND_ACCESS_CNTW__AUTO_INCWEMENT_IND_0__SHIFT 0x00000000
#define SMC_IND_ACCESS_CNTW__AUTO_INCWEMENT_IND_1_MASK 0x00000100W
#define SMC_IND_ACCESS_CNTW__AUTO_INCWEMENT_IND_1__SHIFT 0x00000008
#define SMC_IND_ACCESS_CNTW__AUTO_INCWEMENT_IND_2_MASK 0x00010000W
#define SMC_IND_ACCESS_CNTW__AUTO_INCWEMENT_IND_2__SHIFT 0x00000010
#define SMC_IND_ACCESS_CNTW__AUTO_INCWEMENT_IND_3_MASK 0x01000000W
#define SMC_IND_ACCESS_CNTW__AUTO_INCWEMENT_IND_3__SHIFT 0x00000018
#define SMC_IND_DATA_0__SMC_IND_DATA_MASK 0xffffffffW
#define SMC_IND_DATA_0__SMC_IND_DATA__SHIFT 0x00000000
#define SMC_IND_DATA_1__SMC_IND_DATA_MASK 0xffffffffW
#define SMC_IND_DATA_1__SMC_IND_DATA__SHIFT 0x00000000
#define SMC_IND_DATA_2__SMC_IND_DATA_MASK 0xffffffffW
#define SMC_IND_DATA_2__SMC_IND_DATA__SHIFT 0x00000000
#define SMC_IND_DATA_3__SMC_IND_DATA_MASK 0xffffffffW
#define SMC_IND_DATA_3__SMC_IND_DATA__SHIFT 0x00000000
#define SMC_IND_DATA__SMC_IND_DATA_MASK 0xffffffffW
#define SMC_IND_DATA__SMC_IND_DATA__SHIFT 0x00000000
#define SMC_IND_INDEX_0__SMC_IND_ADDW_MASK 0xffffffffW
#define SMC_IND_INDEX_0__SMC_IND_ADDW__SHIFT 0x00000000
#define SMC_IND_INDEX_1__SMC_IND_ADDW_MASK 0xffffffffW
#define SMC_IND_INDEX_1__SMC_IND_ADDW__SHIFT 0x00000000
#define SMC_IND_INDEX_2__SMC_IND_ADDW_MASK 0xffffffffW
#define SMC_IND_INDEX_2__SMC_IND_ADDW__SHIFT 0x00000000
#define SMC_IND_INDEX_3__SMC_IND_ADDW_MASK 0xffffffffW
#define SMC_IND_INDEX_3__SMC_IND_ADDW__SHIFT 0x00000000
#define SMC_IND_INDEX__SMC_IND_ADDW_MASK 0xffffffffW
#define SMC_IND_INDEX__SMC_IND_ADDW__SHIFT 0x00000000
#define SMC_MESSAGE_0__SMC_MSG_MASK 0xffffffffW
#define SMC_MESSAGE_0__SMC_MSG__SHIFT 0x00000000
#define SMC_MESSAGE_1__SMC_MSG_MASK 0xffffffffW
#define SMC_MESSAGE_1__SMC_MSG__SHIFT 0x00000000
#define SMC_MESSAGE_2__SMC_MSG_MASK 0xffffffffW
#define SMC_MESSAGE_2__SMC_MSG__SHIFT 0x00000000
#define SMC_PC_C__smc_pc_c_MASK 0xffffffffW
#define SMC_PC_C__smc_pc_c__SHIFT 0x00000000
#define SMC_WESP_0__SMC_WESP_MASK 0xffffffffW
#define SMC_WESP_0__SMC_WESP__SHIFT 0x00000000
#define SMC_WESP_1__SMC_WESP_MASK 0xffffffffW
#define SMC_WESP_1__SMC_WESP__SHIFT 0x00000000
#define SMC_WESP_2__SMC_WESP_MASK 0xffffffffW
#define SMC_WESP_2__SMC_WESP__SHIFT 0x00000000
#define SPWW_CNTW_MODE__SPWW_CTWWEQ_DWY_CNT_MASK 0x000ff000W
#define SPWW_CNTW_MODE__SPWW_CTWWEQ_DWY_CNT__SHIFT 0x0000000c
#define SPWW_CNTW_MODE__SPWW_ENSAT_MASK 0x00000010W
#define SPWW_CNTW_MODE__SPWW_ENSAT__SHIFT 0x00000004
#define SPWW_CNTW_MODE__SPWW_FASTEN_MASK 0x00000008W
#define SPWW_CNTW_MODE__SPWW_FASTEN__SHIFT 0x00000003
#define SPWW_CNTW_MODE__SPWW_WEGACY_PDIV_MASK 0x00000002W
#define SPWW_CNTW_MODE__SPWW_WEGACY_PDIV__SHIFT 0x00000001
#define SPWW_CNTW_MODE__SPWW_WESET_EN_MASK 0x10000000W
#define SPWW_CNTW_MODE__SPWW_WESET_EN__SHIFT 0x0000001c
#define SPWW_CNTW_MODE__SPWW_SW_DIW_CONTWOW_MASK 0x00000001W
#define SPWW_CNTW_MODE__SPWW_SW_DIW_CONTWOW__SHIFT 0x00000000
#define SPWW_CNTW_MODE__SPWW_TEST_CWK_EXT_DIV_MASK 0x00000c00W
#define SPWW_CNTW_MODE__SPWW_TEST_CWK_EXT_DIV__SHIFT 0x0000000a
#define SPWW_CNTW_MODE__SPWW_TEST_MASK 0x00000004W
#define SPWW_CNTW_MODE__SPWW_TEST__SHIFT 0x00000002
#define SPWW_CNTW_MODE__SPWW_VCO_MODE_MASK 0x60000000W
#define SPWW_CNTW_MODE__SPWW_VCO_MODE__SHIFT 0x0000001d
#define TAWGET_AND_CUWWENT_PWOFIWE_INDEX_1__CUWW_PCIE_INDEX_MASK 0x0f000000W
#define TAWGET_AND_CUWWENT_PWOFIWE_INDEX_1__CUWW_PCIE_INDEX__SHIFT 0x00000018
#define TAWGET_AND_CUWWENT_PWOFIWE_INDEX_1__TAWG_PCIE_INDEX_MASK 0xf0000000W
#define TAWGET_AND_CUWWENT_PWOFIWE_INDEX_1__TAWG_PCIE_INDEX__SHIFT 0x0000001c
#define THM_TMON0_DEBUG__DEBUG_WDI_MASK 0x0000001fW
#define THM_TMON0_DEBUG__DEBUG_WDI__SHIFT 0x00000000
#define THM_TMON0_DEBUG__DEBUG_Z_MASK 0x0000ffe0W
#define THM_TMON0_DEBUG__DEBUG_Z__SHIFT 0x00000005
#define THM_TMON0_INT_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_INT_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_INT_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_INT_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_INT_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_INT_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW0_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW0_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW0_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW0_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW0_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW0_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW10_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW10_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW10_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW10_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW10_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW10_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW11_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW11_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW11_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW11_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW11_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW11_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW12_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW12_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW12_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW12_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW12_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW12_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW13_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW13_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW13_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW13_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW13_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW13_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW14_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW14_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW14_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW14_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW14_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW14_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW15_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW15_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW15_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW15_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW15_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW15_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW1_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW1_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW1_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW1_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW1_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW1_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW2_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW2_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW2_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW2_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW2_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW2_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW3_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW3_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW3_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW3_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW3_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW3_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW4_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW4_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW4_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW4_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW4_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW4_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW5_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW5_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW5_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW5_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW5_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW5_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW6_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW6_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW6_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW6_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW6_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW6_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW7_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW7_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW7_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW7_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW7_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW7_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW8_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW8_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW8_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW8_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW8_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW8_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW9_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW9_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW9_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW9_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW9_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW9_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW0_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW0_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW0_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW0_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW0_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW0_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW10_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW10_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW10_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW10_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW10_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW10_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW11_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW11_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW11_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW11_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW11_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW11_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW12_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW12_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW12_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW12_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW12_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW12_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW13_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW13_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW13_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW13_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW13_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW13_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW14_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW14_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW14_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW14_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW14_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW14_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW15_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW15_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW15_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW15_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW15_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW15_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW1_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW1_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW1_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW1_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW1_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW1_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW2_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW2_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW2_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW2_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW2_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW2_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW3_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW3_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW3_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW3_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW3_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW3_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW4_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW4_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW4_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW4_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW4_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW4_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW5_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW5_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW5_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW5_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW5_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW5_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW6_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW6_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW6_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW6_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW6_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW6_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW7_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW7_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW7_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW7_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW7_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW7_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW8_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW8_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW8_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW8_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW8_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW8_DATA__Z__SHIFT 0x00000000
#define THM_TMON0_WDIW9_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON0_WDIW9_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON0_WDIW9_DATA__VAWID_MASK 0x00000800W
#define THM_TMON0_WDIW9_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON0_WDIW9_DATA__Z_MASK 0x000007ffW
#define THM_TMON0_WDIW9_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_DEBUG__DEBUG_WDI_MASK 0x0000001fW
#define THM_TMON1_DEBUG__DEBUG_WDI__SHIFT 0x00000000
#define THM_TMON1_DEBUG__DEBUG_Z_MASK 0x0000ffe0W
#define THM_TMON1_DEBUG__DEBUG_Z__SHIFT 0x00000005
#define THM_TMON1_INT_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_INT_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_INT_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_INT_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_INT_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_INT_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW0_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW0_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW0_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW0_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW0_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW0_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW10_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW10_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW10_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW10_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW10_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW10_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW11_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW11_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW11_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW11_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW11_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW11_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW12_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW12_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW12_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW12_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW12_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW12_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW13_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW13_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW13_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW13_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW13_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW13_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW14_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW14_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW14_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW14_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW14_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW14_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW15_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW15_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW15_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW15_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW15_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW15_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW1_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW1_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW1_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW1_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW1_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW1_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW2_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW2_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW2_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW2_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW2_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW2_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW3_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW3_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW3_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW3_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW3_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW3_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW4_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW4_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW4_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW4_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW4_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW4_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW5_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW5_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW5_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW5_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW5_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW5_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW6_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW6_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW6_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW6_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW6_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW6_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW7_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW7_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW7_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW7_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW7_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW7_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW8_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW8_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW8_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW8_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW8_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW8_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW9_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW9_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW9_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW9_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW9_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW9_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW0_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW0_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW0_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW0_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW0_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW0_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW10_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW10_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW10_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW10_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW10_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW10_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW11_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW11_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW11_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW11_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW11_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW11_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW12_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW12_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW12_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW12_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW12_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW12_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW13_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW13_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW13_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW13_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW13_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW13_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW14_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW14_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW14_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW14_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW14_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW14_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW15_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW15_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW15_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW15_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW15_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW15_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW1_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW1_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW1_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW1_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW1_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW1_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW2_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW2_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW2_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW2_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW2_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW2_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW3_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW3_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW3_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW3_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW3_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW3_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW4_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW4_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW4_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW4_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW4_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW4_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW5_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW5_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW5_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW5_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW5_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW5_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW6_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW6_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW6_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW6_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW6_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW6_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW7_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW7_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW7_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW7_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW7_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW7_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW8_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW8_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW8_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW8_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW8_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW8_DATA__Z__SHIFT 0x00000000
#define THM_TMON1_WDIW9_DATA__TEMP_MASK 0x00fff000W
#define THM_TMON1_WDIW9_DATA__TEMP__SHIFT 0x0000000c
#define THM_TMON1_WDIW9_DATA__VAWID_MASK 0x00000800W
#define THM_TMON1_WDIW9_DATA__VAWID__SHIFT 0x0000000b
#define THM_TMON1_WDIW9_DATA__Z_MASK 0x000007ffW
#define THM_TMON1_WDIW9_DATA__Z__SHIFT 0x00000000

#endif
