module RAM_1
#(parameter DATA_WIDTH=8, parameter ADDR_WIDTH=5, parameter INI_VAL=3)
(
	input [(DATA_WIDTH-1):0] data,
	input [(ADDR_WIDTH-1):0] addr,
	input we, clk,
	output [(DATA_WIDTH-1):0] q
);
	reg [DATA_WIDTH-1:0] ram[2**ADDR_WIDTH-1:0];
	reg [ADDR_WIDTH-1:0] addr_reg;
	integer i;
	initial
	begin:ini
	for (i=0;i<2**ADDR_WIDTH;i=i+1)
	ram[i] = INI_VAL;
	end
	always @ (posedge clk)
	begin
		if (we)
			ram[addr] <= data;
		addr_reg <= addr;
	end 
	assign q = ram[addr_reg];
endmodule
