
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//pr-10.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2727447 heartbeat IPC: 3.66643 cumulative IPC: 3.66643 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6432915 heartbeat IPC: 2.69871 cumulative IPC: 3.10901 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 10315469 heartbeat IPC: 2.57563 cumulative IPC: 2.90825 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14200220 heartbeat IPC: 2.57417 cumulative IPC: 2.81686 (Simulation time: 0 hr 3 min 27 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 14200220 (Simulation time: 0 hr 3 min 27 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 78483600 heartbeat IPC: 0.155561 cumulative IPC: 0.155561 (Simulation time: 0 hr 9 min 43 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 142755112 heartbeat IPC: 0.15559 cumulative IPC: 0.155576 (Simulation time: 0 hr 15 min 49 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 206977475 heartbeat IPC: 0.155709 cumulative IPC: 0.15562 (Simulation time: 0 hr 21 min 8 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 271135209 heartbeat IPC: 0.155866 cumulative IPC: 0.155681 (Simulation time: 0 hr 24 min 53 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 335323352 heartbeat IPC: 0.155792 cumulative IPC: 0.155704 (Simulation time: 0 hr 28 min 43 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 399580598 heartbeat IPC: 0.155625 cumulative IPC: 0.15569 (Simulation time: 0 hr 32 min 27 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 463727056 heartbeat IPC: 0.155893 cumulative IPC: 0.155719 (Simulation time: 0 hr 36 min 12 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 527912511 heartbeat IPC: 0.155799 cumulative IPC: 0.155729 (Simulation time: 0 hr 39 min 58 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 592099520 heartbeat IPC: 0.155795 cumulative IPC: 0.155736 (Simulation time: 0 hr 43 min 43 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 655984171 heartbeat IPC: 0.156532 cumulative IPC: 0.155816 (Simulation time: 0 hr 47 min 36 sec) 
Finished CPU 0 instructions: 100000003 cycles: 641783980 cumulative IPC: 0.155816 (Simulation time: 0 hr 47 min 36 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.155816 instructions: 100000003 cycles: 641783980
cpu0_DTLB TOTAL     ACCESS:   39594638  HIT:   27495737  MISS:   12098901
cpu0_DTLB LOAD      ACCESS:   38401952  HIT:   26313181  MISS:   12088771
cpu0_DTLB RFO       ACCESS:    1192686  HIT:    1182556  MISS:      10130
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.31785 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 113219
cpu0_ITLB TOTAL     ACCESS:    2709346  HIT:    2709346  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2709346  HIT:    2709346  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   12098901  HIT:   12079676  MISS:      19225
cpu0_STLB LOAD      ACCESS:   12088771  HIT:   12069546  MISS:      19225
cpu0_STLB RFO       ACCESS:      10130  HIT:      10130  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 201.029 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   35997763  HIT:   17817621  MISS:   18180142
cpu0_L1D LOAD      ACCESS:   34784586  HIT:   16622477  MISS:   18162109
cpu0_L1D RFO       ACCESS:    1193952  HIT:    1193952  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      19225  HIT:       1192  MISS:      18033
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.7763 cycles
cpu0_L1D MSHR FULL EVENTS: 96 MSHR MERGE EVENTS: 3341042
cpu0_L2C TOTAL     ACCESS:   18224712  HIT:    8572080  MISS:    9652621
cpu0_L2C LOAD      ACCESS:   18162108  HIT:    8510308  MISS:    9651800
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      44571  HIT:      44560  MISS:         11
cpu0_L2C TRANSLATION ACCESS:      18033  HIT:      17212  MISS:        821
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 32.5975 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   19305235  HIT:    8424887  MISS:    1227734
LLC LOAD      ACCESS:    9651782  HIT:    8424053  MISS:    1227729
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    9652632  HIT:         18  MISS:    9652614
LLC TRANSLATION ACCESS:        821  HIT:        816  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 92.1775 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     864714  ROW_BUFFER_MISS:     363020
 DBUS AVG_CONGESTED_CYCLE:    3.17183
 WQ ROW_BUFFER_HIT:       5323  ROW_BUFFER_MISS:      28575  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.5587% MPKI: 8.47883 Average ROB Occupancy at Mispredict: 345.913
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.47883
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

