

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Mon Jan 13 02:27:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SABR
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffva676-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.033 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.152 us|  0.152 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 21 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%base_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %base_r" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291]   --->   Operation 22 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data = bitcast i64 %base_read" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 23 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 24 'partselect' 'bs_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bs_sig = trunc i64 %data" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:295]   --->   Operation 25 'trunc' 'bs_sig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 26 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:475]   --->   Operation 27 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%index0 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data, i32 46, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:481]   --->   Operation 28 'partselect' 'index0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i6 %index0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 29 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr = getelementptr i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i64 0, i64 %zext_ln502" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 30 'getelementptr' 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.61ns)   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 31 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 32 [1/1] (0.99ns)   --->   "%icmp_ln340_1 = icmp_eq  i52 %bs_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 32 'icmp' 'icmp_ln340_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln18_4 = icmp_ne  i52 %bs_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 33 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%b_frac = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %bs_sig, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:479]   --->   Operation 34 'bitconcatenate' 'b_frac' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%b_frac_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %bs_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 35 'bitconcatenate' 'b_frac_1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln485 = zext i53 %b_frac_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:485]   --->   Operation 36 'zext' 'zext_ln485' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.35ns)   --->   "%b_frac_2 = select i1 %tmp_5, i54 %zext_ln485, i54 %b_frac" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 37 'select' 'b_frac_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/2] ( I:0.61ns O:0.61ns )   --->   "%b_frac_tilde_inverse = load i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502]   --->   Operation 38 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i6 %b_frac_tilde_inverse" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 39 'zext' 'zext_ln516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.69ns)   --->   "%mul_ln516 = mul i54 %b_frac_2, i54 %zext_ln516" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 40 'mul' 'mul_ln516' <Predicate = true> <Delay = 3.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%a = partselect i4 @_ssdm_op_PartSelect.i4.i54.i32.i32, i54 %mul_ln516, i32 50, i32 53" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 41 'partselect' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i54 %mul_ln516" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 42 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %mul_ln516, i32 53" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:41->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 43 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.14>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%z1 = bitconcatenate i71 @_ssdm_op_BitConcatenate.i71.i54.i17, i54 %mul_ln516, i17 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 44 'bitconcatenate' 'z1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i70 @_ssdm_op_BitConcatenate.i70.i54.i16, i54 %mul_ln516, i16 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i70 %tmp_s" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 46 'zext' 'zext_ln42' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln42_2_cast = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i1.i74, i1 1, i74 %zext_ln42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 47 'bitconcatenate' 'zext_ln42_2_cast' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i71 %z1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 48 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i76 @_ssdm_op_BitConcatenate.i76.i1.i75, i1 1, i75 %zext_ln42_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 49 'bitconcatenate' 'tmp_4' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i75 %zext_ln42_2_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 50 'zext' 'zext_ln42_2' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.35ns)   --->   "%select_ln42 = select i1 %tmp_6, i76 %tmp_4, i76 %zext_ln42_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:42->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 51 'select' 'select_ln42' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i75 @_ssdm_op_BitConcatenate.i75.i50.i25, i50 %trunc_ln39, i25 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 52 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i75 %shl_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 53 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44 = add i76 %zext_ln44, i76 %select_ln42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 54 'add' 'add_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i4 %a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 55 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (4.38ns)   --->   "%mul_ln44 = mul i75 %zext_ln42_1, i75 %zext_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 56 'mul' 'mul_ln44' <Predicate = true> <Delay = 4.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i75 %mul_ln44" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 57 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%sub_ln44 = sub i76 %add_ln44, i76 %zext_ln44_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 58 'sub' 'sub_ln44' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%z2 = partselect i73 @_ssdm_op_PartSelect.i73.i76.i32.i32, i76 %sub_ln44, i32 3, i32 75" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 59 'partselect' 'z2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%a_1 = partselect i6 @_ssdm_op_PartSelect.i6.i76.i32.i32, i76 %sub_ln44, i32 70, i32 75" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 60 'partselect' 'a_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i67 @_ssdm_op_PartSelect.i67.i76.i32.i32, i76 %sub_ln44, i32 3, i32 69" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 61 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.21>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i73 %z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 62 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i1.i80, i1 1, i80 %zext_ln40" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 63 'bitconcatenate' 'eZ' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln44_1 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i67.i14, i67 %tmp_7, i14 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 64 'bitconcatenate' 'shl_ln44_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln44_3 = zext i81 %shl_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 65 'zext' 'zext_ln44_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln44_4 = zext i81 %eZ" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 66 'zext' 'zext_ln44_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_1 = add i82 %zext_ln44_3, i82 %zext_ln44_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 67 'add' 'add_ln44_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln44_5 = zext i6 %a_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 68 'zext' 'zext_ln44_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln44_6 = zext i73 %z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 69 'zext' 'zext_ln44_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (4.44ns)   --->   "%mul_ln44_1 = mul i79 %zext_ln44_6, i79 %zext_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 70 'mul' 'mul_ln44_1' <Predicate = true> <Delay = 4.44> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.44> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln44_2 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i79.i1, i79 %mul_ln44_1, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 71 'bitconcatenate' 'shl_ln44_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln44_7 = zext i80 %shl_ln44_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 72 'zext' 'zext_ln44_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln44_1 = sub i82 %add_ln44_1, i82 %zext_ln44_7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 73 'sub' 'sub_ln44_1' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%a_2 = partselect i6 @_ssdm_op_PartSelect.i6.i82.i32.i32, i82 %sub_ln44_1, i32 76, i32 81" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:38->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 74 'partselect' 'a_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i82 %sub_ln44_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:39->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 75 'trunc' 'trunc_ln39_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.54>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%z3 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i82.i1, i82 %sub_ln44_1, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 76 'bitconcatenate' 'z3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i83 %z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 77 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i1.i95, i1 1, i95 %zext_ln40_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 78 'bitconcatenate' 'eZ_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln44_4 = bitconcatenate i101 @_ssdm_op_BitConcatenate.i101.i76.i25, i76 %trunc_ln39_1, i25 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 79 'bitconcatenate' 'shl_ln44_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln44_8 = zext i101 %shl_ln44_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 80 'zext' 'zext_ln44_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln44_9 = zext i96 %eZ_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 81 'zext' 'zext_ln44_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_2 = add i102 %zext_ln44_8, i102 %zext_ln44_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 82 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln44_10 = zext i6 %a_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 83 'zext' 'zext_ln44_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln44_11 = zext i83 %z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 84 'zext' 'zext_ln44_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (4.72ns)   --->   "%mul_ln44_2 = mul i89 %zext_ln44_11, i89 %zext_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 85 'mul' 'mul_ln44_2' <Predicate = true> <Delay = 4.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln44_5 = bitconcatenate i95 @_ssdm_op_BitConcatenate.i95.i89.i6, i89 %mul_ln44_2, i6 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 86 'bitconcatenate' 'shl_ln44_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln44_12 = zext i95 %shl_ln44_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 87 'zext' 'zext_ln44_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%sub_ln44_2 = sub i102 %add_ln44_2, i102 %zext_ln44_12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 88 'sub' 'sub_ln44_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%z4 = partselect i92 @_ssdm_op_PartSelect.i92.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 101" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 89 'partselect' 'z4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i86 @_ssdm_op_PartSelect.i86.i102.i32.i32, i102 %sub_ln44_2, i32 10, i32 95" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 90 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i6 @_ssdm_op_PartSelect.i6.i102.i32.i32, i102 %sub_ln44_2, i32 96, i32 101" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 91 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i92 %z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 92 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 93 'bitconcatenate' 'eZ_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln44_6 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i86.i34, i86 %tmp_8, i34 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 94 'bitconcatenate' 'shl_ln44_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln44_13 = zext i120 %shl_ln44_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 95 'zext' 'zext_ln44_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln44_14 = zext i110 %eZ_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 96 'zext' 'zext_ln44_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_3 = add i121 %zext_ln44_13, i121 %zext_ln44_14" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 97 'add' 'add_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln44_15 = zext i6 %tmp_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 98 'zext' 'zext_ln44_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln44_16 = zext i92 %z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 99 'zext' 'zext_ln44_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (4.92ns)   --->   "%mul_ln44_3 = mul i97 %zext_ln44_16, i97 %zext_ln44_15" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 100 'mul' 'mul_ln44_3' <Predicate = true> <Delay = 4.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln44_7 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i97.i11, i97 %mul_ln44_3, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 101 'bitconcatenate' 'shl_ln44_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln44_17 = zext i108 %shl_ln44_7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 102 'zext' 'zext_ln44_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%sub_ln44_3 = sub i121 %add_ln44_3, i121 %zext_ln44_17" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 103 'sub' 'sub_ln44_3' <Predicate = true> <Delay = 0.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i87 @_ssdm_op_PartSelect.i87.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 120" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 104 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i81 @_ssdm_op_PartSelect.i81.i121.i32.i32, i121 %sub_ln44_3, i32 34, i32 114" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 105 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i6 @_ssdm_op_PartSelect.i6.i121.i32.i32, i121 %sub_ln44_3, i32 115, i32 120" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 106 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.68>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i87 %tmp_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 107 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 108 'bitconcatenate' 'eZ_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln44_8 = bitconcatenate i125 @_ssdm_op_BitConcatenate.i125.i81.i44, i81 %tmp_11, i44 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 109 'bitconcatenate' 'shl_ln44_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln44_18 = zext i125 %shl_ln44_8" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 110 'zext' 'zext_ln44_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln44_19 = zext i110 %eZ_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 111 'zext' 'zext_ln44_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_4 = add i126 %zext_ln44_18, i126 %zext_ln44_19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 112 'add' 'add_ln44_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln44_20 = zext i6 %tmp_13" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 113 'zext' 'zext_ln44_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln44_21 = zext i87 %tmp_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 114 'zext' 'zext_ln44_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (4.81ns)   --->   "%mul_ln44_4 = mul i92 %zext_ln44_21, i92 %zext_ln44_20" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 115 'mul' 'mul_ln44_4' <Predicate = true> <Delay = 4.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln44_9 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i92.i16, i92 %mul_ln44_4, i16 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 116 'bitconcatenate' 'shl_ln44_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln44_22 = zext i108 %shl_ln44_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 117 'zext' 'zext_ln44_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%sub_ln44_4 = sub i126 %add_ln44_4, i126 %zext_ln44_22" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 118 'sub' 'sub_ln44_4' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i82 @_ssdm_op_PartSelect.i82.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 125" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 119 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i76 @_ssdm_op_PartSelect.i76.i126.i32.i32, i126 %sub_ln44_4, i32 44, i32 119" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 120 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i126.i32.i32, i126 %sub_ln44_4, i32 120, i32 125" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 121 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.58>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i82 %tmp_14" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 122 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%eZ_4 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 123 'bitconcatenate' 'eZ_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln44_s = bitconcatenate i130 @_ssdm_op_BitConcatenate.i130.i76.i54, i76 %tmp_15, i54 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 124 'bitconcatenate' 'shl_ln44_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln44_23 = zext i130 %shl_ln44_s" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 125 'zext' 'zext_ln44_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln44_24 = zext i110 %eZ_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 126 'zext' 'zext_ln44_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_5 = add i131 %zext_ln44_23, i131 %zext_ln44_24" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 127 'add' 'add_ln44_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln44_25 = zext i6 %tmp_16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 128 'zext' 'zext_ln44_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln44_26 = zext i82 %tmp_14" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 129 'zext' 'zext_ln44_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (4.70ns)   --->   "%mul_ln44_5 = mul i87 %zext_ln44_26, i87 %zext_ln44_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 130 'mul' 'mul_ln44_5' <Predicate = true> <Delay = 4.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln44_3 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i87.i21, i87 %mul_ln44_5, i21 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 131 'bitconcatenate' 'shl_ln44_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln44_27 = zext i108 %shl_ln44_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 132 'zext' 'zext_ln44_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%sub_ln44_5 = sub i131 %add_ln44_5, i131 %zext_ln44_27" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 133 'sub' 'sub_ln44_5' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i77 @_ssdm_op_PartSelect.i77.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 130" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 134 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i71 @_ssdm_op_PartSelect.i71.i131.i32.i32, i131 %sub_ln44_5, i32 54, i32 124" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 135 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i6 @_ssdm_op_PartSelect.i6.i131.i32.i32, i131 %sub_ln44_5, i32 125, i32 130" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 136 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.46>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log0_lut_table_array_addr = getelementptr i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i64 0, i64 %zext_ln502" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 137 'getelementptr' 'pow_reduce_anonymous_namespace_log0_lut_table_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [2/2] (1.09ns)   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 138 'load' 'log_sum' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 139 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr = getelementptr i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i64 0, i64 %zext_ln46" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 140 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [2/2] (1.09ns)   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 141 'load' 'logn' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i6 %a_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 142 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr = getelementptr i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i64 0, i64 %zext_ln46_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 143 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [2/2] (1.09ns)   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 144 'load' 'logn_1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i6 %a_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 145 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr = getelementptr i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i64 0, i64 %zext_ln46_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 146 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [2/2] (1.09ns)   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 147 'load' 'logn_2' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i6 %tmp_9" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 148 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr = getelementptr i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i64 0, i64 %zext_ln46_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 149 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [2/2] (1.09ns)   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 150 'load' 'logn_3' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i6 %tmp_13" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 151 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr = getelementptr i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i64 0, i64 %zext_ln46_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 152 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [2/2] (1.09ns)   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 153 'load' 'logn_4' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i6 %tmp_16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 154 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr = getelementptr i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i64 0, i64 %zext_ln46_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 155 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [2/2] (1.09ns)   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 156 'load' 'logn_5' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i77 %tmp_17" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:40->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 157 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%eZ_5 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i109, i1 1, i109 %zext_ln40_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 158 'bitconcatenate' 'eZ_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln44_10 = bitconcatenate i135 @_ssdm_op_BitConcatenate.i135.i71.i64, i71 %tmp_18, i64 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 159 'bitconcatenate' 'shl_ln44_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln44_28 = zext i135 %shl_ln44_10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 160 'zext' 'zext_ln44_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln44_29 = zext i110 %eZ_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 161 'zext' 'zext_ln44_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_6 = add i136 %zext_ln44_28, i136 %zext_ln44_29" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 162 'add' 'add_ln44_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln44_30 = zext i6 %tmp_19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 163 'zext' 'zext_ln44_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln44_31 = zext i77 %tmp_17" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 164 'zext' 'zext_ln44_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (4.56ns)   --->   "%mul_ln44_6 = mul i82 %zext_ln44_31, i82 %zext_ln44_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 165 'mul' 'mul_ln44_6' <Predicate = true> <Delay = 4.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln44_11 = bitconcatenate i108 @_ssdm_op_BitConcatenate.i108.i82.i26, i82 %mul_ln44_6, i26 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 166 'bitconcatenate' 'shl_ln44_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln44_32 = zext i108 %shl_ln44_11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 167 'zext' 'zext_ln44_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.89ns) (root node of TernaryAdder)   --->   "%sub_ln44_6 = sub i136 %add_ln44_6, i136 %zext_ln44_32" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 168 'sub' 'sub_ln44_6' <Predicate = true> <Delay = 0.89> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i6 %tmp_19" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 169 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr = getelementptr i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i64 0, i64 %zext_ln46_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 170 'getelementptr' 'pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [2/2] (1.09ns)   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 171 'load' 'logn_6' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i72 @_ssdm_op_PartSelect.i72.i136.i32.i32, i136 %sub_ln44_6, i32 64, i32 135" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 172 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i40 @_ssdm_op_PartSelect.i40.i136.i32.i32, i136 %sub_ln44_6, i32 96, i32 135" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 173 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.57>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %bs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 174 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.75ns)   --->   "%b_exp = add i12 %zext_ln486, i12 3073" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305]   --->   Operation 175 'add' 'b_exp' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.77ns)   --->   "%icmp_ln340 = icmp_eq  i12 %b_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 176 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.24ns)   --->   "%x_is_1 = and i1 %icmp_ln340, i1 %icmp_ln340_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:340]   --->   Operation 177 'and' 'x_is_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.75ns)   --->   "%icmp_ln18_3 = icmp_eq  i11 %bs_exp, i11 2047" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 178 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.75ns)   --->   "%x_is_0 = icmp_eq  i11 %bs_exp, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:350]   --->   Operation 179 'icmp' 'x_is_0' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %b_exp, i32 11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416]   --->   Operation 180 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.75ns)   --->   "%b_exp_1 = add i12 %zext_ln486, i12 3074" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:486]   --->   Operation 181 'add' 'b_exp_1' <Predicate = (tmp_5)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.30ns)   --->   "%b_exp_2 = select i1 %tmp_5, i12 %b_exp_1, i12 %b_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484]   --->   Operation 182 'select' 'b_exp_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln494 = sext i12 %b_exp_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 183 'sext' 'sext_ln494' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (4.66ns)   --->   "%Elog2 = mul i90 %sext_ln494, i90 418981761686000620659953" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494]   --->   Operation 184 'mul' 'Elog2' <Predicate = true> <Delay = 4.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/2] ( I:1.09ns O:1.09ns )   --->   "%log_sum = load i6 %pow_reduce_anonymous_namespace_log0_lut_table_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:504]   --->   Operation 185 'load' 'log_sum' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 109> <Depth = 64> <ROM>
ST_10 : Operation 186 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn = load i4 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 186 'load' 'logn' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 105> <Depth = 16> <ROM>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i105 %logn" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 187 'zext' 'zext_ln194' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn_1 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 188 'load' 'logn_1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 102> <Depth = 64> <ROM>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i102 %logn_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 189 'zext' 'zext_ln194_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn_2 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 190 'load' 'logn_2' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 97> <Depth = 64> <ROM>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln194_2 = zext i97 %logn_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 191 'zext' 'zext_ln194_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn_3 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 192 'load' 'logn_3' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 92> <Depth = 64> <ROM>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln194_3 = zext i92 %logn_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 193 'zext' 'zext_ln194_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn_4 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 194 'load' 'logn_4' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 87> <Depth = 64> <ROM>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln194_4 = zext i87 %logn_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 195 'zext' 'zext_ln194_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn_5 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 196 'load' 'logn_5' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln194_5 = zext i82 %logn_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 197 'zext' 'zext_ln194_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/2] ( I:1.09ns O:1.09ns )   --->   "%logn_6 = load i6 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:46->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 198 'load' 'logn_6' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 77> <Depth = 64> <ROM>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln194_6 = zext i77 %logn_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:194->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 199 'zext' 'zext_ln194_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (1.20ns)   --->   "%add_ln209 = add i109 %zext_ln194, i109 %log_sum" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 200 'add' 'add_ln209' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (1.18ns)   --->   "%add_ln209_1 = add i103 %zext_ln194_1, i103 %zext_ln194_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 201 'add' 'add_ln209_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i103 %add_ln209_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 202 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_2 = add i109 %zext_ln209, i109 %add_ln209" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 203 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i93 %zext_ln194_3, i93 %zext_ln194_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 204 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 205 [1/1] (1.15ns)   --->   "%add_ln209_4 = add i83 %zext_ln194_5, i83 %zext_ln194_6" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 205 'add' 'add_ln209_4' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i83 %add_ln209_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 206 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i93 %zext_ln209_1, i93 %add_ln209_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 207 'add' 'add_ln209_5' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i93 %add_ln209_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 208 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%log_sum_1 = add i109 %zext_ln209_2, i109 %add_ln209_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:209->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519]   --->   Operation 209 'add' 'log_sum_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i40 %tmp_21" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 210 'zext' 'zext_ln522' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (2.99ns)   --->   "%mul_ln522 = mul i79 %zext_ln522, i79 %zext_ln522" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 211 'mul' 'mul_ln522' <Predicate = true> <Delay = 2.99> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i78 @_ssdm_op_PartSelect.i78.i79.i32.i32, i79 %mul_ln522, i32 1, i32 78" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 212 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i117 @_ssdm_op_BitConcatenate.i117.i72.i45, i72 %tmp_20, i45 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 213 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln522_1 = zext i78 %lshr_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 214 'zext' 'zext_ln522_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (1.21ns)   --->   "%sub_ln522 = sub i117 %shl_ln1, i117 %zext_ln522_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 215 'sub' 'sub_ln522' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%lshr_ln522_1 = partselect i72 @_ssdm_op_PartSelect.i72.i117.i32.i32, i117 %sub_ln522, i32 45, i32 116" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:522]   --->   Operation 216 'partselect' 'lshr_ln522_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i90.i30, i90 %Elog2, i30 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 217 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln525 = sext i120 %shl_ln2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 218 'sext' 'sext_ln525' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln525_1 = sext i109 %log_sum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 219 'sext' 'sext_ln525_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln525 = add i121 %sext_ln525, i121 %sext_ln525_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 220 'add' 'add_ln525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i72 %lshr_ln522_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 221 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.85ns) (root node of TernaryAdder)   --->   "%add_ln525_1 = add i121 %add_ln525, i121 %zext_ln525" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 222 'add' 'add_ln525_1' <Predicate = true> <Delay = 0.85> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%log_base = partselect i78 @_ssdm_op_PartSelect.i78.i121.i32.i32, i121 %add_ln525_1, i32 43, i32 120" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525]   --->   Operation 223 'partselect' 'log_base' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.95>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %exp_read" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 224 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%es_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 225 'bitselect' 'es_sign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%es_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data_1, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 226 'partselect' 'es_exp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%es_sig = trunc i64 %data_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:462->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:296]   --->   Operation 227 'trunc' 'es_sig' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln486_1 = zext i11 %es_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 228 'zext' 'zext_ln486_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.75ns)   --->   "%m_exp = add i12 %zext_ln486_1, i12 3073" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:306]   --->   Operation 229 'add' 'm_exp' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.75ns)   --->   "%y_is_0 = icmp_eq  i11 %es_exp, i11 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334]   --->   Operation 230 'icmp' 'y_is_0' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%xor_ln341 = xor i1 %tmp, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 231 'xor' 'xor_ln341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%x_is_p1 = and i1 %x_is_1, i1 %xor_ln341" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:341]   --->   Operation 232 'and' 'x_is_p1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/1] (0.24ns)   --->   "%x_is_n1 = and i1 %x_is_1, i1 %tmp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 233 'and' 'x_is_n1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [1/1] (0.75ns)   --->   "%icmp_ln18 = icmp_eq  i11 %es_exp, i11 2047" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 234 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (0.99ns)   --->   "%icmp_ln18_1 = icmp_eq  i52 %es_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 235 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [1/1] (0.24ns)   --->   "%y_is_inf = and i1 %icmp_ln18, i1 %icmp_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:344]   --->   Operation 236 'and' 'y_is_inf' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [1/1] (0.99ns)   --->   "%icmp_ln18_2 = icmp_ne  i52 %es_sig, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 237 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%y_is_NaN = and i1 %icmp_ln18, i1 %icmp_ln18_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:346]   --->   Operation 238 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%x_is_NaN = and i1 %icmp_ln18_3, i1 %icmp_ln18_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:347]   --->   Operation 239 'and' 'x_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.24ns)   --->   "%x_is_inf = and i1 %icmp_ln18_3, i1 %icmp_ln340_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:355]   --->   Operation 240 'and' 'x_is_inf' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%or_ln357 = or i1 %x_is_0, i1 %x_is_inf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 241 'or' 'or_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%xor_ln357 = xor i1 %or_ln357, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 242 'xor' 'xor_ln357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [1/1] (0.24ns) (out node of the LUT)   --->   "%x_is_neg = and i1 %tmp, i1 %xor_ln357" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:357]   --->   Operation 243 'and' 'x_is_neg' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [1/1] (0.77ns)   --->   "%icmp_ln372 = icmp_sgt  i12 %m_exp, i12 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:372]   --->   Operation 244 'icmp' 'icmp_ln372' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 245 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%es_exp_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %data_1, i32 52, i32 57" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 246 'partselect' 'es_exp_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.71ns)   --->   "%add_ln373 = add i6 %es_exp_cast, i6 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 247 'add' 'add_ln373' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i6 %add_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 248 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.68ns)   --->   "%lshr_ln373 = lshr i52 4503599627370495, i52 %zext_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 249 'lshr' 'lshr_ln373' <Predicate = true> <Delay = 0.68> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln373)   --->   "%and_ln373_1 = and i52 %es_sig, i52 %lshr_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 250 'and' 'and_ln373_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [1/1] (0.99ns) (out node of the LUT)   --->   "%icmp_ln373 = icmp_eq  i52 %and_ln373_1, i52 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 251 'icmp' 'icmp_ln373' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln373 = or i1 %tmp_1, i1 %icmp_ln372" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 252 'or' 'or_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%xor_ln373 = xor i1 %or_ln373, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 253 'xor' 'xor_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%sel_tmp3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln372, i1 %xor_ln373" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:372]   --->   Operation 254 'bitconcatenate' 'sel_tmp3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%y_is_int = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %icmp_ln373, i2 0, i1 0, i1 0, i2 %sel_tmp3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 255 'sparsemux' 'y_is_int' <Predicate = true> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%and_ln378 = and i1 %x_is_n1, i1 %y_is_inf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 256 'and' 'and_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln378_1)   --->   "%or_ln378 = or i1 %x_is_p1, i1 %and_ln378" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 257 'or' 'or_ln378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln378_1 = or i1 %or_ln378, i1 %y_is_0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 258 'or' 'or_ln378_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%or_ln386 = or i1 %y_is_inf, i1 %y_is_int" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 259 'or' 'or_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln386)   --->   "%xor_ln386 = xor i1 %or_ln386, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 260 'xor' 'xor_ln386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.40ns) (out node of the LUT)   --->   "%and_ln386 = and i1 %x_is_neg, i1 %xor_ln386" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 261 'and' 'and_ln386' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln386_2)   --->   "%or_ln386_1 = or i1 %x_is_NaN, i1 %and_ln386" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 262 'or' 'or_ln386_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln386_2 = or i1 %or_ln386_1, i1 %y_is_NaN" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 263 'or' 'or_ln386_2' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [1/1] (0.24ns)   --->   "%y_is_pos = xor i1 %es_sign, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 264 'xor' 'y_is_pos' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/1] (0.24ns)   --->   "%y_is_pinf = and i1 %y_is_inf, i1 %y_is_pos" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413]   --->   Operation 265 'and' 'y_is_pinf' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 266 [1/1] (0.24ns)   --->   "%y_is_ninf = and i1 %y_is_inf, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:414]   --->   Operation 266 'and' 'y_is_ninf' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [1/1] (0.24ns)   --->   "%x_abs_greater_1 = xor i1 %tmp_2, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:416]   --->   Operation 267 'xor' 'x_abs_greater_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 268 [1/1] (0.77ns)   --->   "%sub_ln422 = sub i12 1075, i12 %zext_ln486_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 268 'sub' 'sub_ln422' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln422 = sext i12 %sub_ln422" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 269 'sext' 'sext_ln422' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.62ns)   --->   "%y_is_odd = bitselect i1 @_ssdm_op_BitSelect.i1.i52.i32, i52 %es_sig, i32 %sext_ln422" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 270 'bitselect' 'y_is_odd' <Predicate = true> <Delay = 0.62> <CoreInst = "BitSelector">   --->   Core 153 'BitSelector' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431 = and i1 %y_is_pinf, i1 %x_abs_greater_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 271 'and' 'and_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_2)   --->   "%and_ln431_1 = and i1 %tmp_2, i1 %y_is_ninf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 272 'and' 'and_ln431_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_2 = and i1 %x_is_inf, i1 %y_is_pos" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 273 'and' 'and_ln431_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%and_ln431_3 = and i1 %x_is_0, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 274 'and' 'and_ln431_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln431_1)   --->   "%or_ln431 = or i1 %and_ln431_2, i1 %and_ln431" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 275 'or' 'or_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln431_1 = or i1 %or_ln431, i1 %and_ln431_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 276 'or' 'or_ln431_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln431_2 = or i1 %or_ln431_1, i1 %and_ln431_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 277 'or' 'or_ln431_2' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_2)   --->   "%and_ln438 = and i1 %tmp_2, i1 %y_is_pinf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 278 'and' 'and_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_1 = and i1 %y_is_ninf, i1 %x_abs_greater_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 279 'and' 'and_ln438_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_2 = and i1 %x_is_0, i1 %y_is_pos" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 280 'and' 'and_ln438_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%and_ln438_3 = and i1 %x_is_inf, i1 %es_sign" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 281 'and' 'and_ln438_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node or_ln438_1)   --->   "%or_ln438 = or i1 %and_ln438_2, i1 %and_ln438_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 282 'or' 'or_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln438_1 = or i1 %or_ln438, i1 %and_ln438_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 283 'or' 'or_ln438_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln438_2 = or i1 %or_ln438_1, i1 %and_ln438" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 284 'or' 'or_ln438_2' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%e_frac = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %es_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 285 'bitconcatenate' 'e_frac' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln532 = zext i53 %e_frac" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:532]   --->   Operation 286 'zext' 'zext_ln532' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (1.00ns)   --->   "%e_frac_1 = sub i54 0, i54 %zext_ln532" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 287 'sub' 'e_frac_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/1] (0.35ns)   --->   "%e_frac_2 = select i1 %es_sign, i54 %e_frac_1, i54 %zext_ln532" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537]   --->   Operation 288 'select' 'e_frac_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i78 %log_base" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 289 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln539_1 = sext i54 %e_frac_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 290 'sext' 'sext_ln539_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (4.59ns)   --->   "%m_frac_l = mul i131 %sext_ln539, i131 %sext_ln539_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 291 'mul' 'm_frac_l' <Predicate = true> <Delay = 4.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %m_frac_l, i32 130" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 292 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 5.50>
ST_12 : Operation 293 [1/1] (0.77ns)   --->   "%icmp_ln421 = icmp_eq  i12 %m_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 293 'icmp' 'icmp_ln421' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [1/1] (0.77ns)   --->   "%icmp_ln422 = icmp_sgt  i12 %m_exp, i12 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 294 'icmp' 'icmp_ln422' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [1/1] (0.77ns)   --->   "%icmp_ln422_1 = icmp_slt  i12 %m_exp, i12 53" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 295 'icmp' 'icmp_ln422_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%xor_ln421 = xor i1 %icmp_ln421, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 296 'xor' 'xor_ln421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422 = and i1 %icmp_ln422_1, i1 %xor_ln421" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 297 'and' 'and_ln422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%and_ln422_1 = and i1 %and_ln422, i1 %icmp_ln422" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 298 'and' 'and_ln422_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %icmp_ln421, i1 %and_ln422_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:421]   --->   Operation 299 'bitconcatenate' 'sel_tmp7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node r_sign)   --->   "%y_is_odd_1 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.3i1.i1.i2, i2 2, i1 1, i2 1, i1 %y_is_odd, i2 0, i1 0, i1 0, i2 %sel_tmp7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:422]   --->   Operation 300 'sparsemux' 'y_is_odd_1' <Predicate = true> <Delay = 0.00> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [1/1] (0.40ns) (out node of the LUT)   --->   "%r_sign = and i1 %x_is_neg, i1 %y_is_odd_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:424]   --->   Operation 301 'and' 'r_sign' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [1/1] (0.75ns)   --->   "%sub_ln545 = sub i11 1023, i11 %es_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 302 'sub' 'sub_ln545' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i11 %sub_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 303 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.30ns)   --->   "%select_ln545 = select i1 %tmp_1, i12 %sext_ln545, i12 %m_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 304 'select' 'select_ln545' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln545_1 = sext i12 %select_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 305 'sext' 'sext_ln545_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i32 %sext_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 306 'zext' 'zext_ln545' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (1.42ns)   --->   "%ashr_ln545 = ashr i131 %m_frac_l, i131 %zext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 307 'ashr' 'ashr_ln545' <Predicate = (tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (1.42ns)   --->   "%shl_ln545 = shl i131 %m_frac_l, i131 %zext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 308 'shl' 'shl_ln545' <Predicate = (!tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln545 = trunc i131 %ashr_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 309 'trunc' 'trunc_ln545' <Predicate = (tmp_1)> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln545_1 = trunc i131 %shl_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 310 'trunc' 'trunc_ln545_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (0.36ns)   --->   "%m_fix_l = select i1 %tmp_1, i130 %trunc_ln545, i130 %trunc_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 311 'select' 'm_fix_l' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i32 %sext_ln545_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 312 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/1] (1.42ns)   --->   "%shl_ln546 = shl i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 313 'shl' 'shl_ln546' <Predicate = (tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (1.42ns)   --->   "%ashr_ln546 = ashr i130 %m_fix_l, i130 %zext_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 314 'ashr' 'ashr_ln546' <Predicate = (!tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628)   --->   "%m_fix_back = select i1 %tmp_1, i130 %shl_ln546, i130 %ashr_ln546" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546]   --->   Operation 315 'select' 'm_fix_back' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln552 = sext i12 %m_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 316 'sext' 'sext_ln552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i32 %sext_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 317 'zext' 'zext_ln552' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (1.42ns)   --->   "%shl_ln552 = shl i131 %m_frac_l, i131 %zext_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552]   --->   Operation 318 'shl' 'shl_ln552' <Predicate = (!tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln545, i32 10" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 319 'bitselect' 'tmp_22' <Predicate = (tmp_1)> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.30ns)   --->   "%select_ln553 = select i1 %tmp_22, i12 %m_exp, i12 %sext_ln545" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 320 'select' 'select_ln553' <Predicate = (tmp_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln553 = sext i12 %select_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 321 'sext' 'sext_ln553' <Predicate = (tmp_1)> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln553 = zext i32 %sext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 322 'zext' 'zext_ln553' <Predicate = (tmp_1)> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (1.42ns)   --->   "%shl_ln553 = shl i131 %m_frac_l, i131 %zext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 323 'shl' 'shl_ln553' <Predicate = (tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (1.42ns)   --->   "%ashr_ln553 = ashr i131 %m_frac_l, i131 %zext_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 324 'ashr' 'ashr_ln553' <Predicate = (tmp_1)> <Delay = 1.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node m_fix_0_in_in_v_v)   --->   "%select_ln553_1 = select i1 %tmp_22, i131 %shl_ln553, i131 %ashr_ln553" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553]   --->   Operation 325 'select' 'select_ln553_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.36ns) (out node of the LUT)   --->   "%m_fix_0_in_in_v_v = select i1 %tmp_1, i131 %select_ln553_1, i131 %shl_ln552" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 326 'select' 'm_fix_0_in_in_v_v' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%empty = trunc i131 %m_fix_0_in_in_v_v" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:373]   --->   Operation 327 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln549 = zext i130 %empty" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 328 'zext' 'zext_ln549' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%m_fix = partselect i59 @_ssdm_op_PartSelect.i59.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 59, i32 117" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:549]   --->   Operation 329 'partselect' 'm_fix' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%m_fix_hi = partselect i16 @_ssdm_op_PartSelect.i16.i131.i32.i32, i131 %m_fix_0_in_in_v_v, i32 114, i32 129" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:555]   --->   Operation 330 'partselect' 'm_fix_hi' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i131.i32, i131 %zext_ln549, i32 129" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:560]   --->   Operation 331 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln563 = sext i16 %m_fix_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 332 'sext' 'sext_ln563' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [3/3] (0.94ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 333 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln628)   --->   "%sext_ln628 = sext i130 %m_fix_back" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 334 'sext' 'sext_ln628' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (1.24ns) (out node of the LUT)   --->   "%icmp_ln628 = icmp_ne  i131 %m_frac_l, i131 %sext_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 335 'icmp' 'icmp_ln628' <Predicate = true> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 0.94>
ST_13 : Operation 336 [2/3] (0.94ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 336 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 0.54>
ST_14 : Operation 337 [1/3] (0.00ns) (grouped into DSP with root node add_ln563)   --->   "%mul_ln563 = mul i31 %sext_ln563, i31 23637" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 337 'mul' 'mul_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %tmp_23, i18 131072" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 338 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln563_1 = sext i19 %shl_ln3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 339 'sext' 'sext_ln563_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 340 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 340 'add' 'add_ln563' <Predicate = true> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.64>
ST_15 : Operation 341 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln563 = add i31 %sext_ln563_1, i31 %mul_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 341 'add' 'add_ln563' <Predicate = true> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_9_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %add_ln563, i32 18, i32 30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 342 'partselect' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %add_ln563, i32 30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 343 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln563 = trunc i31 %add_ln563" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 344 'trunc' 'trunc_ln563' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 345 [1/1] (0.84ns)   --->   "%icmp_ln563 = icmp_ne  i18 %trunc_ln563, i18 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 345 'icmp' 'icmp_ln563' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 346 [1/1] (0.78ns)   --->   "%add_ln563_1 = add i13 %tmp_9_cast, i13 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 346 'add' 'add_ln563_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node r_exp)   --->   "%select_ln563 = select i1 %icmp_ln563, i13 %add_ln563_1, i13 %tmp_9_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 347 'select' 'select_ln563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 348 [1/1] (0.25ns) (out node of the LUT)   --->   "%r_exp = select i1 %tmp_24, i13 %select_ln563, i13 %tmp_9_cast" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563]   --->   Operation 348 'select' 'r_exp' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.55>
ST_16 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i13 %r_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 349 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 350 [1/1] (4.38ns)   --->   "%mul_ln568 = mul i71 %sext_ln568, i71 1636647506585939924452" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 350 'mul' 'mul_ln568' <Predicate = true> <Delay = 4.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 351 [1/1] (0.00ns)   --->   "%m_fix_a = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %mul_ln568, i32 12, i32 70" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568]   --->   Operation 351 'partselect' 'm_fix_a' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 352 [1/1] (1.06ns)   --->   "%sub_ln574 = sub i59 %m_fix, i59 %m_fix_a" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574]   --->   Operation 352 'sub' 'sub_ln574' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 353 [1/1] (0.00ns)   --->   "%m_diff_hi = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 51, i32 58" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:605]   --->   Operation 353 'partselect' 'm_diff_hi' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 354 [1/1] (0.00ns)   --->   "%Z2 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 43, i32 50" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:230->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 354 'partselect' 'Z2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 355 [1/1] (0.00ns)   --->   "%Z3 = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 35, i32 42" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:232->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 355 'partselect' 'Z3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 356 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %sub_ln574" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:233->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 356 'trunc' 'Z4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 357 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %sub_ln574, i32 27, i32 34" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:248->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 357 'partselect' 'Z4_ind' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i8 %Z4_ind" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 358 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 359 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln249" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 359 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 360 [2/2] (1.09ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 360 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_16 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %Z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 361 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 362 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i64 0, i64 %zext_ln254" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 362 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 363 [2/2] (1.09ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 363 'load' 'f_Z3' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 6.33>
ST_17 : Operation 364 [1/2] ( I:1.09ns O:1.09ns )   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 364 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_17 : Operation 365 [1/1] (0.00ns)   --->   "%f_Z4 = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load, i32 16, i32 25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 365 'partselect' 'f_Z4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i35 %Z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 366 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i10 %f_Z4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 367 'zext' 'zext_ln250_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 368 [1/1] (0.90ns)   --->   "%exp_Z4_m_1 = add i36 %zext_ln250, i36 %zext_ln250_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 368 'add' 'exp_Z4_m_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 369 [1/2] ( I:1.09ns O:1.09ns )   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:254->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 369 'load' 'f_Z3' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_17 : Operation 370 [1/1] (0.00ns)   --->   "%exp_Z3_m_1 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3, i9 0, i26 %f_Z3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 370 'bitconcatenate' 'exp_Z3_m_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i43 %exp_Z3_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 371 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i36 %exp_Z4_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 372 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 373 [1/1] (3.42ns)   --->   "%mul_ln258 = mul i79 %zext_ln258, i79 %zext_ln258_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 373 'mul' 'mul_ln258' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %mul_ln258, i32 59, i32 78" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 374 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln261_1 = zext i20 %tmp_25" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 375 'zext' 'zext_ln261_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 376 [1/1] (0.90ns)   --->   "%add_ln261 = add i36 %exp_Z4_m_1, i36 %zext_ln261_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 376 'add' 'add_ln261' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i8 %Z2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 377 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 378 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i64 0, i64 %zext_ln273" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 378 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 379 [2/2] (1.09ns)   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 379 'load' 'f_Z2' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 18 <SV = 17> <Delay = 6.71>
ST_18 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i8 %m_diff_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 380 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 381 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i64 0, i64 %zext_ln611" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 381 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 382 [2/2] (1.09ns)   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 382 'load' 'exp_Z1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_18 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i43 %exp_Z3_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:255->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 383 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i36 %add_ln261" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 384 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 385 [1/1] (0.94ns)   --->   "%exp_Z2P_m_1 = add i44 %zext_ln261, i44 %zext_ln255" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 385 'add' 'exp_Z2P_m_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 386 [1/2] ( I:1.09ns O:1.09ns )   --->   "%f_Z2 = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 386 'load' 'f_Z2' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_18 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2, i32 2, i32 41" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 387 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 388 [1/1] (0.00ns)   --->   "%exp_Z2_m_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2, i1 0, i40 %tmp_26" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:274->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 388 'bitconcatenate' 'exp_Z2_m_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln277 = zext i49 %exp_Z2_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 389 'zext' 'zext_ln277' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln277_1 = zext i44 %exp_Z2P_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 390 'zext' 'zext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 391 [1/1] (3.69ns)   --->   "%mul_ln277 = mul i93 %zext_ln277, i93 %zext_ln277_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 391 'mul' 'mul_ln277' <Predicate = true> <Delay = 3.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 392 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2, i1 0, i40 %tmp_26, i2 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 392 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i51 %and_ln" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 393 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %mul_ln277, i32 57, i32 92" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 394 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i36 %tmp_27" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 395 'zext' 'zext_ln280_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 396 [1/1] (0.94ns)   --->   "%add_ln280 = add i44 %exp_Z2P_m_1, i44 %zext_ln280_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 396 'add' 'add_ln280' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i44 %add_ln280" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 397 'zext' 'zext_ln280_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 398 [1/1] (0.97ns)   --->   "%exp_Z1P_m_1_l = add i52 %zext_ln280_1, i52 %zext_ln280" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 398 'add' 'exp_Z1P_m_1_l' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 399 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1 = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l, i32 2, i32 51" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:284->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612]   --->   Operation 399 'partselect' 'exp_Z1P_m_1' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.03>
ST_19 : Operation 400 [1/2] ( I:1.09ns O:1.09ns )   --->   "%exp_Z1 = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_addr" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611]   --->   Operation 400 'load' 'exp_Z1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_19 : Operation 401 [1/1] (0.00ns)   --->   "%exp_Z1_hi = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1, i32 8, i32 57" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:613]   --->   Operation 401 'partselect' 'exp_Z1_hi' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 402 [1/1] (1.05ns)   --->   "%add_ln616 = add i58 %exp_Z1, i58 16" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 402 'add' 'add_ln616' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i50 %exp_Z1_hi" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 403 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln616_1 = zext i50 %exp_Z1P_m_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 404 'zext' 'zext_ln616_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 405 [1/1] (3.69ns)   --->   "%mul_ln616 = mul i99 %zext_ln616_1, i99 %zext_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 405 'mul' 'mul_ln616' <Predicate = true> <Delay = 3.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %add_ln616, i49 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 406 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln616_2 = zext i99 %mul_ln616" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 407 'zext' 'zext_ln616_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 408 [1/1] (1.19ns)   --->   "%add_ln616_1 = add i107 %shl_ln4, i107 %zext_ln616_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616]   --->   Operation 408 'add' 'add_ln616_1' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %add_ln616_1, i32 106" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 409 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 410 [1/1] (0.78ns)   --->   "%r_exp_1 = add i13 %r_exp, i13 8191" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624]   --->   Operation 410 'add' 'r_exp_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 411 [1/1] (0.25ns)   --->   "%r_exp_2 = select i1 %tmp_28, i13 %r_exp, i13 %r_exp_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 411 'select' 'r_exp_2' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_2, i32 10, i32 12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 412 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 413 [1/1] (0.61ns)   --->   "%icmp_ln628_1 = icmp_sgt  i3 %tmp_29, i3 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 413 'icmp' 'icmp_ln628_1' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 414 [1/1] (0.78ns)   --->   "%icmp_ln645 = icmp_slt  i13 %r_exp_2, i13 7170" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 414 'icmp' 'icmp_ln645' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 54, i32 105" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 415 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i52 @_ssdm_op_PartSelect.i52.i107.i32.i32, i107 %add_ln616_1, i32 53, i32 104" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:656]   --->   Operation 416 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 417 [1/1] (0.36ns)   --->   "%out_sig = select i1 %tmp_28, i52 %tmp_3, i52 %tmp_12" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622]   --->   Operation 417 'select' 'out_sig' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln657 = trunc i13 %r_exp_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 418 'trunc' 'trunc_ln657' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.16>
ST_20 : Operation 419 [1/1] (0.00ns)   --->   "%specpipeline_ln293 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_415" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:293]   --->   Operation 419 'specpipeline' 'specpipeline_ln293' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 420 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 4607182418800017408" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 420 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 421 [1/1] (0.00ns)   --->   "%bitcast_ln497 = bitcast i64 %t" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 421 'bitcast' 'bitcast_ln497' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln431_5)   --->   "%xor_ln431 = xor i1 %or_ln431_2, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 422 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln438_5)   --->   "%xor_ln438 = xor i1 %or_ln438_2, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 423 'xor' 'xor_ln438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 9218868437227405312" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:436]   --->   Operation 424 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 425 [1/1] (0.00ns)   --->   "%bitcast_ln497_1 = bitcast i64 %t_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:436]   --->   Operation 425 'bitcast' 'bitcast_ln497_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 426 [1/1] (0.00ns)   --->   "%t_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %r_sign, i63 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 426 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 427 [1/1] (0.00ns)   --->   "%bitcast_ln497_2 = bitcast i64 %t_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 427 'bitcast' 'bitcast_ln497_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln628)   --->   "%and_ln628 = and i1 %icmp_ln422, i1 %icmp_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 428 'and' 'and_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 429 [1/1] (0.24ns) (out node of the LUT)   --->   "%or_ln628 = or i1 %and_ln628, i1 %icmp_ln628_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 429 'or' 'or_ln628' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 430 [1/1] (0.75ns)   --->   "%out_exp = add i11 %trunc_ln657, i11 1023" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657]   --->   Operation 430 'add' 'out_exp' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 431 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %r_sign, i11 %out_exp, i52 %out_sig" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:479->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:496->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 431 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 432 [1/1] (0.00ns)   --->   "%bitcast_ln497_3 = bitcast i64 %t_3" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:659]   --->   Operation 432 'bitcast' 'bitcast_ln497_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln386_1)   --->   "%or_ln386_3 = or i1 %or_ln386_2, i1 %or_ln378_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 433 'or' 'or_ln386_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 434 [1/1] (0.24ns) (out node of the LUT)   --->   "%xor_ln386_1 = xor i1 %or_ln386_3, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 434 'xor' 'xor_ln386_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 435 [1/1] (0.24ns)   --->   "%and_ln342 = and i1 %x_is_n1, i1 %xor_ln386_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 435 'and' 'and_ln342' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln386_1)   --->   "%xor_ln386_2 = xor i1 %or_ln378_1, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 436 'xor' 'xor_ln386_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 437 [1/1] (0.24ns) (out node of the LUT)   --->   "%and_ln386_1 = and i1 %or_ln386_2, i1 %xor_ln386_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386]   --->   Operation 437 'and' 'and_ln386_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln342_1)   --->   "%xor_ln342 = xor i1 %x_is_n1, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 438 'xor' 'xor_ln342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 439 [1/1] (0.24ns) (out node of the LUT)   --->   "%and_ln342_1 = and i1 %xor_ln386_1, i1 %xor_ln342" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342]   --->   Operation 439 'and' 'and_ln342_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 440 [1/1] (0.24ns)   --->   "%and_ln431_4 = and i1 %and_ln342_1, i1 %or_ln431_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 440 'and' 'and_ln431_4' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 441 [1/1] (0.24ns) (out node of the LUT)   --->   "%and_ln431_5 = and i1 %and_ln342_1, i1 %xor_ln431" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431]   --->   Operation 441 'and' 'and_ln431_5' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 442 [1/1] (0.24ns)   --->   "%and_ln438_4 = and i1 %and_ln431_5, i1 %or_ln438_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 442 'and' 'and_ln438_4' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 443 [1/1] (0.24ns) (out node of the LUT)   --->   "%and_ln438_5 = and i1 %and_ln431_5, i1 %xor_ln438" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 443 'and' 'and_ln438_5' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 444 [1/1] (0.24ns)   --->   "%and_ln628_1 = and i1 %and_ln438_5, i1 %or_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 444 'and' 'and_ln628_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 445 [1/1] (0.24ns)   --->   "%and_ln629 = and i1 %and_ln628_1, i1 %tmp_30" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 445 'and' 'and_ln629' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln629_1)   --->   "%xor_ln629 = xor i1 %tmp_30, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 446 'xor' 'xor_ln629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 447 [1/1] (0.24ns) (out node of the LUT)   --->   "%and_ln629_1 = and i1 %and_ln628_1, i1 %xor_ln629" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 447 'and' 'and_ln629_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%xor_ln628 = xor i1 %or_ln628, i1 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628]   --->   Operation 448 'xor' 'xor_ln628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln645_1)   --->   "%and_ln645 = and i1 %icmp_ln645, i1 %xor_ln628" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 449 'and' 'and_ln645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 450 [1/1] (0.24ns) (out node of the LUT)   --->   "%and_ln645_1 = and i1 %and_ln645, i1 %and_ln438_5" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 450 'and' 'and_ln645_1' <Predicate = true> <Delay = 0.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 451 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i1.i1.i1.i1.i1.i1.i1, i1 %or_ln378_1, i1 %and_ln342, i1 %and_ln386_1, i1 %and_ln431_4, i1 %and_ln438_4, i1 %and_ln629, i1 %and_ln629_1, i1 %and_ln645_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378]   --->   Operation 451 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 452 [1/1] (0.66ns)   --->   "%retval_2 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.9double.double.i8, i8 128, i64 1, i8 64, i64 %bitcast_ln497, i8 32, i64 nan, i8 16, i64 %bitcast_ln497_1, i8 8, i64 %bitcast_ln497_2, i8 4, i64 %bitcast_ln497_2, i8 2, i64 %bitcast_ln497_1, i8 1, i64 %bitcast_ln497_2, i8 0, i64 %bitcast_ln497_3, i64 <undef>, i8 %sel_tmp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429]   --->   Operation 452 'sparsemux' 'retval_2' <Predicate = true> <Delay = 0.66> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 453 [1/1] (0.00ns)   --->   "%ret_ln661 = ret i64 %retval_2" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 453 'ret' 'ret_ln661' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 0.960ns.

 <State 1>: 0.614ns
The critical path consists of the following:
	wire read operation ('base', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291) on port 'base_r' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291) [17]  (0.000 ns)
	'getelementptr' operation 6 bit ('pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_array_addr', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502) [118]  (0.000 ns)
	'load' operation 6 bit ('b_frac_tilde_inverse', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502) on array 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array' [119]  (0.614 ns)

 <State 2>: 4.304ns
The critical path consists of the following:
	'load' operation 6 bit ('b_frac_tilde_inverse', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:502) on array 'pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array' [119]  (0.614 ns)
	'mul' operation 54 bit ('mul_ln516', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:516) [123]  (3.690 ns)

 <State 3>: 5.141ns
The critical path consists of the following:
	'mul' operation 75 bit ('mul_ln44', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [139]  (4.384 ns)
	'sub' operation 76 bit ('sub_ln44', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:196->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [141]  (0.757 ns)

 <State 4>: 5.216ns
The critical path consists of the following:
	'mul' operation 79 bit ('mul_ln44_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [157]  (4.446 ns)
	'sub' operation 82 bit ('sub_ln44_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:198->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [160]  (0.770 ns)

 <State 5>: 5.541ns
The critical path consists of the following:
	'mul' operation 89 bit ('mul_ln44_2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [176]  (4.726 ns)
	'sub' operation 102 bit ('sub_ln44_2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:200->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [179]  (0.816 ns)

 <State 6>: 5.781ns
The critical path consists of the following:
	'mul' operation 97 bit ('mul_ln44_3', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [195]  (4.922 ns)
	'sub' operation 121 bit ('sub_ln44_3', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:202->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [198]  (0.858 ns)

 <State 7>: 5.683ns
The critical path consists of the following:
	'mul' operation 92 bit ('mul_ln44_4', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [214]  (4.813 ns)
	'sub' operation 126 bit ('sub_ln44_4', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:204->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [217]  (0.869 ns)

 <State 8>: 5.585ns
The critical path consists of the following:
	'mul' operation 87 bit ('mul_ln44_5', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [233]  (4.704 ns)
	'sub' operation 131 bit ('sub_ln44_5', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:206->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [236]  (0.881 ns)

 <State 9>: 5.461ns
The critical path consists of the following:
	'mul' operation 82 bit ('mul_ln44_6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [252]  (4.568 ns)
	'sub' operation 136 bit ('sub_ln44_6', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:44->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:208->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) [255]  (0.893 ns)

 <State 10>: 6.573ns
The critical path consists of the following:
	'add' operation 12 bit ('b_exp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:305) [26]  (0.753 ns)
	'select' operation 12 bit ('b_exp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:484) [114]  (0.302 ns)
	'mul' operation 90 bit ('Elog2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:494) [116]  (4.660 ns)
	'add' operation 121 bit ('add_ln525', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525) [282]  (0.000 ns)
	'add' operation 121 bit ('add_ln525_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:525) [284]  (0.858 ns)

 <State 11>: 5.952ns
The critical path consists of the following:
	'sub' operation 54 bit ('e_frac', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537) [288]  (1.001 ns)
	'select' operation 54 bit ('e_frac', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537) [289]  (0.353 ns)
	'mul' operation 131 bit ('m_frac_l', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539) [292]  (4.599 ns)

 <State 12>: 5.507ns
The critical path consists of the following:
	'sub' operation 11 bit ('sub_ln545', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545) [293]  (0.753 ns)
	'select' operation 12 bit ('select_ln545', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545) [295]  (0.302 ns)
	'ashr' operation 131 bit ('ashr_ln545', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545) [298]  (1.420 ns)
	'select' operation 130 bit ('m_fix_l', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545) [302]  (0.363 ns)
	'shl' operation 130 bit ('shl_ln546', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546) [304]  (1.420 ns)
	'select' operation 130 bit ('m_fix_back', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546) [306]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln628', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628) [397]  (1.249 ns)

 <State 13>: 0.940ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[329] ('mul_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [326]  (0.940 ns)

 <State 14>: 0.543ns
The critical path consists of the following:
	'mul' operation 31 bit of DSP[329] ('mul_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [326]  (0.000 ns)
	'add' operation 31 bit of DSP[329] ('add_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [329]  (0.543 ns)

 <State 15>: 1.646ns
The critical path consists of the following:
	'add' operation 31 bit of DSP[329] ('add_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [329]  (0.543 ns)
	'icmp' operation 1 bit ('icmp_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [333]  (0.844 ns)
	'select' operation 13 bit ('select_ln563', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [335]  (0.000 ns)
	'select' operation 13 bit ('r_exp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563) [336]  (0.260 ns)

 <State 16>: 6.550ns
The critical path consists of the following:
	'mul' operation 71 bit ('mul_ln568', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568) [338]  (4.384 ns)
	'sub' operation 59 bit ('sub_ln574', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574) [340]  (1.067 ns)
	'getelementptr' operation 8 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_addr', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [350]  (0.000 ns)
	'load' operation 26 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array' [351]  (1.099 ns)

 <State 17>: 6.333ns
The critical path consists of the following:
	'load' operation 26 bit ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_load', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:249->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array' [351]  (1.099 ns)
	'add' operation 36 bit ('exp_Z4_m_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [355]  (0.903 ns)
	'mul' operation 79 bit ('mul_ln258', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [363]  (3.422 ns)
	'add' operation 36 bit ('add_ln261', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [366]  (0.909 ns)

 <State 18>: 6.720ns
The critical path consists of the following:
	'load' operation 42 bit ('f_Z2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:273->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) on array 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array' [371]  (1.099 ns)
	'mul' operation 93 bit ('mul_ln277', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [376]  (3.694 ns)
	'add' operation 44 bit ('add_ln280', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [381]  (0.948 ns)
	'add' operation 52 bit ('exp_Z1P_m_1_l', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:612) [383]  (0.979 ns)

 <State 19>: 7.033ns
The critical path consists of the following:
	'load' operation 58 bit ('exp_Z1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:611) on array 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array' [344]  (1.099 ns)
	'mul' operation 99 bit ('mul_ln616', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [389]  (3.690 ns)
	'add' operation 107 bit ('add_ln616_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616) [392]  (1.197 ns)
	'select' operation 13 bit ('r_exp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622) [395]  (0.260 ns)
	'icmp' operation 1 bit ('icmp_ln645', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645) [403]  (0.787 ns)

 <State 20>: 2.162ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln386_3', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386) [411]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln386_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:386) [412]  (0.249 ns)
	'and' operation 1 bit ('and_ln342_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:342) [417]  (0.249 ns)
	'and' operation 1 bit ('and_ln431_5', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431) [419]  (0.249 ns)
	'and' operation 1 bit ('and_ln438_5', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438) [421]  (0.249 ns)
	'and' operation 1 bit ('and_ln628_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628) [422]  (0.249 ns)
	'and' operation 1 bit ('and_ln629_1', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629) [425]  (0.249 ns)
	'sparsemux' operation 64 bit ('retval_2', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:510->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:429) [430]  (0.668 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
