Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 13f3eae453cc44e496c6d79df9ba82b5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_pm_wrapper_behav xil_defaultlib.tb_pm_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture syn of entity xil_defaultlib.rams_tdp_rf_rf [\rams_tdp_rf_rf(pix_depth=16,add...]
Compiling architecture behavioral of entity xil_defaultlib.pm_wrapper [\pm_wrapper(pix_depth=16,addr_si...]
Compiling architecture behavioral of entity xil_defaultlib.out_pm_controller [\out_pm_controller(img_width=8,i...]
Compiling architecture behavioral of entity xil_defaultlib.in_PM_controller [\in_PM_controller(img_width=8,im...]
Compiling architecture tb of entity xil_defaultlib.tb_pm_wrapper
Built simulation snapshot tb_pm_wrapper_behav
