// Seed: 80942580
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    input tri0 id_2
    , id_10,
    output uwire id_3,
    output wire id_4,
    input tri id_5,
    input tri id_6,
    input uwire id_7,
    input tri0 id_8
);
  logic id_11;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    input  wor  id_1,
    output tri1 id_2,
    input  wand id_3,
    input  wor  id_4,
    output tri0 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_2,
      id_5,
      id_0,
      id_1,
      id_1,
      id_0
  );
endmodule
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    output tri id_2,
    input tri id_3,
    input tri id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri id_7,
    output tri id_8,
    input uwire id_9,
    input wand id_10,
    input supply0 module_2,
    output logic id_12
    , id_19,
    input wire id_13,
    output wand id_14,
    output supply0 id_15,
    output supply0 id_16,
    input supply1 id_17
);
  assign id_19 = 1;
  always @({-1 * id_9 - id_17{{-1 - -1{1}}}} or negedge id_3) begin : LABEL_0
    id_12 = -1;
  end
  module_0 modCall_1 (
      id_16,
      id_2,
      id_6,
      id_2,
      id_2,
      id_3,
      id_4,
      id_10,
      id_6
  );
endmodule
