/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_0_budget_allocator_1st_wakeup_request        (0x4074)
#define image_0_budget_allocator_ds_1st_wakeup_request        (0x26e8)
#define image_0_budget_allocator_us_1st_wakeup_request        (0x1540)
#define image_0_debug_routine        (0x88)
#define image_0_debug_routine_handler        (0x4)
#define image_0_ds_tx_task_wakeup_request        (0x230c)
#define image_0_epon_tx_task_wakeup_request        (0x358c)
#define image_0_epon_update_fifo_read_1st_wakeup_request        (0x14d4)
#define image_0_flush_task_1st_wakeup_request        (0x2e58)
#define image_0_ghost_reporting_1st_wakeup_request        (0x3158)
#define image_0_gpon_control_wakeup_request        (0x5fc)
#define image_0_initialization_task        (0x48)
#define image_0_ovl_budget_allocator_1st_wakeup_request        (0x2c90)
#define image_0_scheduling_service_queues_call_scheduler_block        (0x3b2c)
#define image_0_service_queues_tx_task_wakeup_request        (0x3b2c)
#define image_0_service_queues_update_fifo_read_1st_wakeup_request        (0x37dc)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x4074)
#define image_0_start_task_budget_allocator_ds_1st_wakeup_request        (0x26e8)
#define image_0_start_task_budget_allocator_us_1st_wakeup_request        (0x1540)
#define image_0_start_task_debug_routine        (0x88)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x230c)
#define image_0_start_task_epon_tx_task_wakeup_request        (0x358c)
#define image_0_start_task_epon_update_fifo_read_1st_wakeup_request        (0x14d4)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x2e58)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0x3158)
#define image_0_start_task_gpon_control_wakeup_request        (0x5fc)
#define image_0_start_task_initialization_task        (0x48)
#define image_0_start_task_ovl_budget_allocator_1st_wakeup_request        (0x2c90)
#define image_0_start_task_service_queues_tx_task_wakeup_request        (0x3b2c)
#define image_0_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x37dc)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x1ea0)
#define image_0_start_task_update_fifo_us_read_1st_wakeup_request        (0x11a0)
#define image_0_start_task_us_tx_task_1st_wakeup_request        (0x824)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x1ea0)
#define image_0_update_fifo_us_read_1st_wakeup_request        (0x11a0)
#define image_0_us_tx_task_1st_wakeup_request        (0x824)
#define image_0_us_tx_task_wakeup_request        (0x824)

#else

#define image_0_budget_allocator_1st_wakeup_request        (0x101d)
#define image_0_budget_allocator_ds_1st_wakeup_request        (0x9ba)
#define image_0_budget_allocator_us_1st_wakeup_request        (0x550)
#define image_0_debug_routine        (0x22)
#define image_0_debug_routine_handler        (0x1)
#define image_0_ds_tx_task_wakeup_request        (0x8c3)
#define image_0_epon_tx_task_wakeup_request        (0xd63)
#define image_0_epon_update_fifo_read_1st_wakeup_request        (0x535)
#define image_0_flush_task_1st_wakeup_request        (0xb96)
#define image_0_ghost_reporting_1st_wakeup_request        (0xc56)
#define image_0_gpon_control_wakeup_request        (0x17f)
#define image_0_initialization_task        (0x12)
#define image_0_ovl_budget_allocator_1st_wakeup_request        (0xb24)
#define image_0_scheduling_service_queues_call_scheduler_block        (0xecb)
#define image_0_service_queues_tx_task_wakeup_request        (0xecb)
#define image_0_service_queues_update_fifo_read_1st_wakeup_request        (0xdf7)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x101d)
#define image_0_start_task_budget_allocator_ds_1st_wakeup_request        (0x9ba)
#define image_0_start_task_budget_allocator_us_1st_wakeup_request        (0x550)
#define image_0_start_task_debug_routine        (0x22)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x8c3)
#define image_0_start_task_epon_tx_task_wakeup_request        (0xd63)
#define image_0_start_task_epon_update_fifo_read_1st_wakeup_request        (0x535)
#define image_0_start_task_flush_task_1st_wakeup_request        (0xb96)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0xc56)
#define image_0_start_task_gpon_control_wakeup_request        (0x17f)
#define image_0_start_task_initialization_task        (0x12)
#define image_0_start_task_ovl_budget_allocator_1st_wakeup_request        (0xb24)
#define image_0_start_task_service_queues_tx_task_wakeup_request        (0xecb)
#define image_0_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0xdf7)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x7a8)
#define image_0_start_task_update_fifo_us_read_1st_wakeup_request        (0x468)
#define image_0_start_task_us_tx_task_1st_wakeup_request        (0x209)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x7a8)
#define image_0_update_fifo_us_read_1st_wakeup_request        (0x468)
#define image_0_us_tx_task_1st_wakeup_request        (0x209)
#define image_0_us_tx_task_wakeup_request        (0x209)

#endif


#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_1_common_reprocessing_wakeup_request        (0x7cbc)
#define image_1_cpu_recycle_wakeup_request        (0x5e5c)
#define image_1_cpu_rx_copy_wakeup_request        (0x4cb8)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x5fb8)
#define image_1_cpu_rx_wakeup_request        (0x5b24)
#define image_1_debug_routine        (0x4bac)
#define image_1_debug_routine_handler        (0x4)
#define image_1_initialization_task        (0x8)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x6038)
#define image_1_processing_wakeup_request        (0x106c)
#define image_1_spdsvc_gen_wakeup_request        (0x6100)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x7cbc)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x5e5c)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x4cb8)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x5fb8)
#define image_1_start_task_cpu_rx_wakeup_request        (0x5b24)
#define image_1_start_task_debug_routine        (0x4bac)
#define image_1_start_task_initialization_task        (0x8)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x6038)
#define image_1_start_task_processing_wakeup_request        (0x106c)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x6100)
#define image_1_tcam_cmd_bc        (0x3c40)
#define image_1_tcam_cmd_dst_ip        (0x3dec)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x3e40)
#define image_1_tcam_cmd_dst_mac        (0x3ed0)
#define image_1_tcam_cmd_dst_port        (0x3e8c)
#define image_1_tcam_cmd_ethertype        (0x3bc8)
#define image_1_tcam_cmd_gem_flow        (0x3d20)
#define image_1_tcam_cmd_generic_l2        (0x3efc)
#define image_1_tcam_cmd_generic_l3        (0x3f30)
#define image_1_tcam_cmd_generic_l4        (0x3f64)
#define image_1_tcam_cmd_ic_submit        (0x3b4c)
#define image_1_tcam_cmd_ingress_port        (0x3d08)
#define image_1_tcam_cmd_inner_pbit        (0x3c28)
#define image_1_tcam_cmd_inner_tpid        (0x3bb0)
#define image_1_tcam_cmd_inner_vid        (0x3bf8)
#define image_1_tcam_cmd_ip_protocol        (0x3ca0)
#define image_1_tcam_cmd_ipv6_label        (0x3d38)
#define image_1_tcam_cmd_l3_protocol        (0x3cb8)
#define image_1_tcam_cmd_mc        (0x3c58)
#define image_1_tcam_cmd_mc_l3        (0x3c70)
#define image_1_tcam_cmd_network_layer        (0x3ce8)
#define image_1_tcam_cmd_outer_pbit        (0x3c10)
#define image_1_tcam_cmd_outer_tpid        (0x3b98)
#define image_1_tcam_cmd_outer_vid        (0x3be0)
#define image_1_tcam_cmd_src_ip        (0x3d64)
#define image_1_tcam_cmd_src_ipv6_masked        (0x3db8)
#define image_1_tcam_cmd_src_mac        (0x3ea4)
#define image_1_tcam_cmd_src_port        (0x3e74)
#define image_1_tcam_cmd_tos        (0x3cd0)
#define image_1_tcam_cmd_vlan_num        (0x3c88)

#else

#define image_1_common_reprocessing_wakeup_request        (0x1f2f)
#define image_1_cpu_recycle_wakeup_request        (0x1797)
#define image_1_cpu_rx_copy_wakeup_request        (0x132e)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x17ee)
#define image_1_cpu_rx_wakeup_request        (0x16c9)
#define image_1_debug_routine        (0x12eb)
#define image_1_debug_routine_handler        (0x1)
#define image_1_initialization_task        (0x2)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x180e)
#define image_1_processing_wakeup_request        (0x41b)
#define image_1_spdsvc_gen_wakeup_request        (0x1840)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x1f2f)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x1797)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x132e)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x17ee)
#define image_1_start_task_cpu_rx_wakeup_request        (0x16c9)
#define image_1_start_task_debug_routine        (0x12eb)
#define image_1_start_task_initialization_task        (0x2)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x180e)
#define image_1_start_task_processing_wakeup_request        (0x41b)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x1840)
#define image_1_tcam_cmd_bc        (0xf10)
#define image_1_tcam_cmd_dst_ip        (0xf7b)
#define image_1_tcam_cmd_dst_ipv6_masked        (0xf90)
#define image_1_tcam_cmd_dst_mac        (0xfb4)
#define image_1_tcam_cmd_dst_port        (0xfa3)
#define image_1_tcam_cmd_ethertype        (0xef2)
#define image_1_tcam_cmd_gem_flow        (0xf48)
#define image_1_tcam_cmd_generic_l2        (0xfbf)
#define image_1_tcam_cmd_generic_l3        (0xfcc)
#define image_1_tcam_cmd_generic_l4        (0xfd9)
#define image_1_tcam_cmd_ic_submit        (0xed3)
#define image_1_tcam_cmd_ingress_port        (0xf42)
#define image_1_tcam_cmd_inner_pbit        (0xf0a)
#define image_1_tcam_cmd_inner_tpid        (0xeec)
#define image_1_tcam_cmd_inner_vid        (0xefe)
#define image_1_tcam_cmd_ip_protocol        (0xf28)
#define image_1_tcam_cmd_ipv6_label        (0xf4e)
#define image_1_tcam_cmd_l3_protocol        (0xf2e)
#define image_1_tcam_cmd_mc        (0xf16)
#define image_1_tcam_cmd_mc_l3        (0xf1c)
#define image_1_tcam_cmd_network_layer        (0xf3a)
#define image_1_tcam_cmd_outer_pbit        (0xf04)
#define image_1_tcam_cmd_outer_tpid        (0xee6)
#define image_1_tcam_cmd_outer_vid        (0xef8)
#define image_1_tcam_cmd_src_ip        (0xf59)
#define image_1_tcam_cmd_src_ipv6_masked        (0xf6e)
#define image_1_tcam_cmd_src_mac        (0xfa9)
#define image_1_tcam_cmd_src_port        (0xf9d)
#define image_1_tcam_cmd_tos        (0xf34)
#define image_1_tcam_cmd_vlan_num        (0xf22)

#endif


#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_2_cpu_recycle_wakeup_request        (0x533c)
#define image_2_cpu_tx_read_ring_indices        (0x4cb8)
#define image_2_cpu_tx_wakeup_request        (0x4cb8)
#define image_2_debug_routine        (0x48)
#define image_2_debug_routine_handler        (0x4)
#define image_2_dhd_rx_complete_wakeup_request        (0x6db0)
#define image_2_dhd_timer_1st_wakeup_request        (0x5514)
#define image_2_dhd_tx_complete_wakeup_request        (0x6a60)
#define image_2_dhd_tx_post_update_fifo_wakeup_request        (0x587c)
#define image_2_dhd_tx_post_wakeup_request        (0x58d0)
#define image_2_initialization_task        (0x8)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x5498)
#define image_2_processing_wakeup_request        (0x1178)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x533c)
#define image_2_start_task_cpu_tx_wakeup_request        (0x4cb8)
#define image_2_start_task_debug_routine        (0x48)
#define image_2_start_task_dhd_rx_complete_wakeup_request        (0x6db0)
#define image_2_start_task_dhd_timer_1st_wakeup_request        (0x5514)
#define image_2_start_task_dhd_tx_complete_wakeup_request        (0x6a60)
#define image_2_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x587c)
#define image_2_start_task_dhd_tx_post_wakeup_request        (0x58d0)
#define image_2_start_task_initialization_task        (0x8)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x5498)
#define image_2_start_task_processing_wakeup_request        (0x1178)
#define image_2_start_task_timer_common_task_wakeup_request        (0x68fc)
#define image_2_tcam_cmd_bc        (0x3d4c)
#define image_2_tcam_cmd_dst_ip        (0x3ef8)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x3f4c)
#define image_2_tcam_cmd_dst_mac        (0x3fdc)
#define image_2_tcam_cmd_dst_port        (0x3f98)
#define image_2_tcam_cmd_ethertype        (0x3cd4)
#define image_2_tcam_cmd_gem_flow        (0x3e2c)
#define image_2_tcam_cmd_generic_l2        (0x4008)
#define image_2_tcam_cmd_generic_l3        (0x403c)
#define image_2_tcam_cmd_generic_l4        (0x4070)
#define image_2_tcam_cmd_ic_submit        (0x3c58)
#define image_2_tcam_cmd_ingress_port        (0x3e14)
#define image_2_tcam_cmd_inner_pbit        (0x3d34)
#define image_2_tcam_cmd_inner_tpid        (0x3cbc)
#define image_2_tcam_cmd_inner_vid        (0x3d04)
#define image_2_tcam_cmd_ip_protocol        (0x3dac)
#define image_2_tcam_cmd_ipv6_label        (0x3e44)
#define image_2_tcam_cmd_l3_protocol        (0x3dc4)
#define image_2_tcam_cmd_mc        (0x3d64)
#define image_2_tcam_cmd_mc_l3        (0x3d7c)
#define image_2_tcam_cmd_network_layer        (0x3df4)
#define image_2_tcam_cmd_outer_pbit        (0x3d1c)
#define image_2_tcam_cmd_outer_tpid        (0x3ca4)
#define image_2_tcam_cmd_outer_vid        (0x3cec)
#define image_2_tcam_cmd_src_ip        (0x3e70)
#define image_2_tcam_cmd_src_ipv6_masked        (0x3ec4)
#define image_2_tcam_cmd_src_mac        (0x3fb0)
#define image_2_tcam_cmd_src_port        (0x3f80)
#define image_2_tcam_cmd_tos        (0x3ddc)
#define image_2_tcam_cmd_vlan_num        (0x3d94)
#define image_2_timer_common_task_wakeup_request        (0x68fc)

#else

#define image_2_cpu_recycle_wakeup_request        (0x14cf)
#define image_2_cpu_tx_read_ring_indices        (0x132e)
#define image_2_cpu_tx_wakeup_request        (0x132e)
#define image_2_debug_routine        (0x12)
#define image_2_debug_routine_handler        (0x1)
#define image_2_dhd_rx_complete_wakeup_request        (0x1b6c)
#define image_2_dhd_timer_1st_wakeup_request        (0x1545)
#define image_2_dhd_tx_complete_wakeup_request        (0x1a98)
#define image_2_dhd_tx_post_update_fifo_wakeup_request        (0x161f)
#define image_2_dhd_tx_post_wakeup_request        (0x1634)
#define image_2_initialization_task        (0x2)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x1526)
#define image_2_processing_wakeup_request        (0x45e)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x14cf)
#define image_2_start_task_cpu_tx_wakeup_request        (0x132e)
#define image_2_start_task_debug_routine        (0x12)
#define image_2_start_task_dhd_rx_complete_wakeup_request        (0x1b6c)
#define image_2_start_task_dhd_timer_1st_wakeup_request        (0x1545)
#define image_2_start_task_dhd_tx_complete_wakeup_request        (0x1a98)
#define image_2_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x161f)
#define image_2_start_task_dhd_tx_post_wakeup_request        (0x1634)
#define image_2_start_task_initialization_task        (0x2)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x1526)
#define image_2_start_task_processing_wakeup_request        (0x45e)
#define image_2_start_task_timer_common_task_wakeup_request        (0x1a3f)
#define image_2_tcam_cmd_bc        (0xf53)
#define image_2_tcam_cmd_dst_ip        (0xfbe)
#define image_2_tcam_cmd_dst_ipv6_masked        (0xfd3)
#define image_2_tcam_cmd_dst_mac        (0xff7)
#define image_2_tcam_cmd_dst_port        (0xfe6)
#define image_2_tcam_cmd_ethertype        (0xf35)
#define image_2_tcam_cmd_gem_flow        (0xf8b)
#define image_2_tcam_cmd_generic_l2        (0x1002)
#define image_2_tcam_cmd_generic_l3        (0x100f)
#define image_2_tcam_cmd_generic_l4        (0x101c)
#define image_2_tcam_cmd_ic_submit        (0xf16)
#define image_2_tcam_cmd_ingress_port        (0xf85)
#define image_2_tcam_cmd_inner_pbit        (0xf4d)
#define image_2_tcam_cmd_inner_tpid        (0xf2f)
#define image_2_tcam_cmd_inner_vid        (0xf41)
#define image_2_tcam_cmd_ip_protocol        (0xf6b)
#define image_2_tcam_cmd_ipv6_label        (0xf91)
#define image_2_tcam_cmd_l3_protocol        (0xf71)
#define image_2_tcam_cmd_mc        (0xf59)
#define image_2_tcam_cmd_mc_l3        (0xf5f)
#define image_2_tcam_cmd_network_layer        (0xf7d)
#define image_2_tcam_cmd_outer_pbit        (0xf47)
#define image_2_tcam_cmd_outer_tpid        (0xf29)
#define image_2_tcam_cmd_outer_vid        (0xf3b)
#define image_2_tcam_cmd_src_ip        (0xf9c)
#define image_2_tcam_cmd_src_ipv6_masked        (0xfb1)
#define image_2_tcam_cmd_src_mac        (0xfec)
#define image_2_tcam_cmd_src_port        (0xfe0)
#define image_2_tcam_cmd_tos        (0xf77)
#define image_2_tcam_cmd_vlan_num        (0xf65)
#define image_2_timer_common_task_wakeup_request        (0x1a3f)

#endif


#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#ifndef PC_ADDRESS_INST_IND

#define TCAM_CMD_BC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c40, 0x3d4c}
#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3dec, 0x3ef8}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e40, 0x3f4c}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ed0, 0x3fdc}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e8c, 0x3f98}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bc8, 0x3cd4}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d20, 0x3e2c}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3efc, 0x4008}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f30, 0x403c}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f64, 0x4070}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3b4c, 0x3c58}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d08, 0x3e14}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c28, 0x3d34}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bb0, 0x3cbc}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3bf8, 0x3d04}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ca0, 0x3dac}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d38, 0x3e44}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3cb8, 0x3dc4}
#define TCAM_CMD_MC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c58, 0x3d64}
#define TCAM_CMD_MC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c70, 0x3d7c}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ce8, 0x3df4}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c10, 0x3d1c}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3b98, 0x3ca4}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3be0, 0x3cec}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d64, 0x3e70}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3db8, 0x3ec4}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ea4, 0x3fb0}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e74, 0x3f80}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3cd0, 0x3ddc}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c88, 0x3d94}

#else

#define TCAM_CMD_BC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf10, 0xf53}
#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf7b, 0xfbe}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf90, 0xfd3}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfb4, 0xff7}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfa3, 0xfe6}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xef2, 0xf35}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf48, 0xf8b}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfbf, 0x1002}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfcc, 0x100f}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfd9, 0x101c}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xed3, 0xf16}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf42, 0xf85}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf0a, 0xf4d}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xeec, 0xf2f}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xefe, 0xf41}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf28, 0xf6b}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf4e, 0xf91}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf2e, 0xf71}
#define TCAM_CMD_MC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf16, 0xf59}
#define TCAM_CMD_MC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf1c, 0xf5f}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf3a, 0xf7d}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf04, 0xf47}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xee6, 0xf29}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xef8, 0xf3b}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf59, 0xf9c}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf6e, 0xfb1}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xfa9, 0xfec}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf9d, 0xfe0}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf34, 0xf77}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0xf22, 0xf65}

#endif


#endif

