// Seed: 2948699943
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  localparam id_6 = 1;
  wire  id_7;
  timeunit 1ps;
  uwire id_8, id_9 = -1'b0;
endmodule
module module_1 (
    id_1,
    module_1,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  output wire id_2;
  output reg id_1;
  assign id_4[-1] = id_6;
  initial id_1 = 1 < id_6;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_3,
      id_5
  );
endmodule
