{
  "module_name": "rtl818x.h",
  "hash_id": "c91aee463e8b5c2a4fc5852f7d086f1e5101faaf560ca927b258123d33e6a5aa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtl818x/rtl818x.h",
  "human_readable_source": " \n \n\n#ifndef RTL818X_H\n#define RTL818X_H\n\nstruct rtl818x_csr {\n\n\tu8\tMAC[6];\n\tu8\treserved_0[2];\n\n\tunion {\n\t\t__le32\tMAR[2];   \n\n\t\tstruct{  \n\t\t\tu8 rf_sw_config;  \n\t\t\tu8 reserved_01[3];\n\t\t\t__le32 TMGDA;  \n\t\t} __packed;\n\t} __packed;\n\n\tunion {  \n\t\tstruct {\n\t\t\tu8\tRX_FIFO_COUNT;\n\t\t\tu8\treserved_1;\n\t\t\tu8\tTX_FIFO_COUNT;\n\t\t\tu8\tBQREQ;\n\t\t} __packed;\n\n\t\t__le32 TBKDA;  \n\t} __packed;\n\n\t__le32 TBEDA;  \n\n\t__le32\tTSFT[2];\n\n\tunion {  \n\t\t__le32\tTLPDA;\n\t\t__le32  TVIDA;  \n\t} __packed;\n\n\tunion {  \n\t\t__le32\tTNPDA;\n\t\t__le32  TVODA;  \n\t} __packed;\n\n\t \n\t__le32\tTHPDA;  \n\n\tunion {  \n\t\tstruct {\n\t\t\tu8 reserved_2a;\n\t\t\tu8 EIFS_8187SE;\n\t\t} __packed;\n\n\t\t__le16\tBRSR;\n\t} __packed;\n\n\tu8\tBSSID[6];  \n\n\tunion {  \n\t\tstruct {\n\t\t\tu8 RESP_RATE;\n\t\t\tu8 EIFS;\n\t\t} __packed;\n\t\t__le16 BRSR_8187SE;\n\t} __packed;\n\n\tu8\treserved_3[1];  \n\tu8\tCMD;  \n#define RTL818X_CMD_TX_ENABLE\t\t(1 << 2)\n#define RTL818X_CMD_RX_ENABLE\t\t(1 << 3)\n#define RTL818X_CMD_RESET\t\t(1 << 4)\n\tu8\treserved_4[4];  \n\tunion {\n\t\tstruct {\n\t\t\t__le16\tINT_MASK;\n\t\t\t__le16\tINT_STATUS;\n\t\t} __packed;\n\n\t\t__le32\tINT_STATUS_SE;  \n\t} __packed;\n \n#define RTL818X_INT_RX_OK\t\t(1 <<  0)\n#define RTL818X_INT_RX_ERR\t\t(1 <<  1)\n#define RTL818X_INT_TXL_OK\t\t(1 <<  2)\n#define RTL818X_INT_TXL_ERR\t\t(1 <<  3)\n#define RTL818X_INT_RX_DU\t\t(1 <<  4)\n#define RTL818X_INT_RX_FO\t\t(1 <<  5)\n#define RTL818X_INT_TXN_OK\t\t(1 <<  6)\n#define RTL818X_INT_TXN_ERR\t\t(1 <<  7)\n#define RTL818X_INT_TXH_OK\t\t(1 <<  8)\n#define RTL818X_INT_TXH_ERR\t\t(1 <<  9)\n#define RTL818X_INT_TXB_OK\t\t(1 << 10)\n#define RTL818X_INT_TXB_ERR\t\t(1 << 11)\n#define RTL818X_INT_ATIM\t\t(1 << 12)\n#define RTL818X_INT_BEACON\t\t(1 << 13)\n#define RTL818X_INT_TIME_OUT\t\t(1 << 14)\n#define RTL818X_INT_TX_FO\t\t(1 << 15)\n \n#define RTL818X_INT_SE_TIMER3\t\t(1 <<  0)\n#define RTL818X_INT_SE_TIMER2\t\t(1 <<  1)\n#define RTL818X_INT_SE_RQ0SOR\t\t(1 <<  2)\n#define RTL818X_INT_SE_TXBED_OK\t\t(1 <<  3)\n#define RTL818X_INT_SE_TXBED_ERR\t(1 <<  4)\n#define RTL818X_INT_SE_TXBE_OK\t\t(1 <<  5)\n#define RTL818X_INT_SE_TXBE_ERR\t\t(1 <<  6)\n#define RTL818X_INT_SE_RX_OK\t\t(1 <<  7)\n#define RTL818X_INT_SE_RX_ERR\t\t(1 <<  8)\n#define RTL818X_INT_SE_TXL_OK\t\t(1 <<  9)\n#define RTL818X_INT_SE_TXL_ERR\t\t(1 << 10)\n#define RTL818X_INT_SE_RX_DU\t\t(1 << 11)\n#define RTL818X_INT_SE_RX_FIFO\t\t(1 << 12)\n#define RTL818X_INT_SE_TXN_OK\t\t(1 << 13)\n#define RTL818X_INT_SE_TXN_ERR\t\t(1 << 14)\n#define RTL818X_INT_SE_TXH_OK\t\t(1 << 15)\n#define RTL818X_INT_SE_TXH_ERR\t\t(1 << 16)\n#define RTL818X_INT_SE_TXB_OK\t\t(1 << 17)\n#define RTL818X_INT_SE_TXB_ERR\t\t(1 << 18)\n#define RTL818X_INT_SE_ATIM_TO\t\t(1 << 19)\n#define RTL818X_INT_SE_BK_TO\t\t(1 << 20)\n#define RTL818X_INT_SE_TIMER1\t\t(1 << 21)\n#define RTL818X_INT_SE_TX_FIFO\t\t(1 << 22)\n#define RTL818X_INT_SE_WAKEUP\t\t(1 << 23)\n#define RTL818X_INT_SE_BK_DMA\t\t(1 << 24)\n#define RTL818X_INT_SE_TMGD_OK\t\t(1 << 30)\n\t__le32\tTX_CONF;  \n#define RTL818X_TX_CONF_LOOPBACK_MAC\t(1 << 17)\n#define RTL818X_TX_CONF_LOOPBACK_CONT\t(3 << 17)\n#define RTL818X_TX_CONF_NO_ICV\t\t(1 << 19)\n#define RTL818X_TX_CONF_DISCW\t\t(1 << 20)\n#define RTL818X_TX_CONF_SAT_HWPLCP\t(1 << 24)\n#define RTL818X_TX_CONF_R8180_ABCD\t(2 << 25)\n#define RTL818X_TX_CONF_R8180_F\t\t(3 << 25)\n#define RTL818X_TX_CONF_R8185_ABC\t(4 << 25)\n#define RTL818X_TX_CONF_R8185_D\t\t(5 << 25)\n#define RTL818X_TX_CONF_R8187vD\t\t(5 << 25)\n#define RTL818X_TX_CONF_R8187vD_B\t(6 << 25)\n#define RTL818X_TX_CONF_RTL8187SE\t(6 << 25)\n#define RTL818X_TX_CONF_HWVER_MASK\t(7 << 25)\n#define RTL818X_TX_CONF_DISREQQSIZE\t(1 << 28)\n#define RTL818X_TX_CONF_PROBE_DTS\t(1 << 29)\n#define RTL818X_TX_CONF_HW_SEQNUM\t(1 << 30)\n#define RTL818X_TX_CONF_CW_MIN\t\t(1 << 31)\n\t__le32\tRX_CONF;\n#define RTL818X_RX_CONF_MONITOR\t\t(1 <<  0)\n#define RTL818X_RX_CONF_NICMAC\t\t(1 <<  1)\n#define RTL818X_RX_CONF_MULTICAST\t(1 <<  2)\n#define RTL818X_RX_CONF_BROADCAST\t(1 <<  3)\n#define RTL818X_RX_CONF_FCS\t\t(1 <<  5)\n#define RTL818X_RX_CONF_DATA\t\t(1 << 18)\n#define RTL818X_RX_CONF_CTRL\t\t(1 << 19)\n#define RTL818X_RX_CONF_MGMT\t\t(1 << 20)\n#define RTL818X_RX_CONF_ADDR3\t\t(1 << 21)\n#define RTL818X_RX_CONF_PM\t\t(1 << 22)\n#define RTL818X_RX_CONF_BSSID\t\t(1 << 23)\n#define RTL818X_RX_CONF_RX_AUTORESETPHY\t(1 << 28)\n#define RTL818X_RX_CONF_CSDM1\t\t(1 << 29)\n#define RTL818X_RX_CONF_CSDM2\t\t(1 << 30)\n#define RTL818X_RX_CONF_ONLYERLPKT\t(1 << 31)\n\t__le32\tINT_TIMEOUT;\n\t__le32\tTBDA;\n\tu8\tEEPROM_CMD;\n#define RTL818X_EEPROM_CMD_READ\t\t(1 << 0)\n#define RTL818X_EEPROM_CMD_WRITE\t(1 << 1)\n#define RTL818X_EEPROM_CMD_CK\t\t(1 << 2)\n#define RTL818X_EEPROM_CMD_CS\t\t(1 << 3)\n#define RTL818X_EEPROM_CMD_NORMAL\t(0 << 6)\n#define RTL818X_EEPROM_CMD_LOAD\t\t(1 << 6)\n#define RTL818X_EEPROM_CMD_PROGRAM\t(2 << 6)\n#define RTL818X_EEPROM_CMD_CONFIG\t(3 << 6)\n\tu8\tCONFIG0;\n\tu8\tCONFIG1;\n\tu8\tCONFIG2;\n#define RTL818X_CONFIG2_ANTENNA_DIV\t(1 << 6)\n\t__le32\tANAPARAM;\n\tu8\tMSR;\n#define RTL818X_MSR_NO_LINK\t\t(0 << 2)\n#define RTL818X_MSR_ADHOC\t\t(1 << 2)\n#define RTL818X_MSR_INFRA\t\t(2 << 2)\n#define RTL818X_MSR_MASTER\t\t(3 << 2)\n#define RTL818X_MSR_ENEDCA\t\t(4 << 2)\n\tu8\tCONFIG3;\n#define RTL818X_CONFIG3_ANAPARAM_WRITE\t(1 << 6)\n#define RTL818X_CONFIG3_GNT_SELECT\t(1 << 7)\n\tu8\tCONFIG4;\n#define RTL818X_CONFIG4_POWEROFF\t(1 << 6)\n#define RTL818X_CONFIG4_VCOOFF\t\t(1 << 7)\n\tu8\tTESTR;\n\tu8\treserved_9[2];\n\tu8\tPGSELECT;\n\tu8\tSECURITY;\n\t__le32\tANAPARAM2;\n\tu8\treserved_10[8];\n\t__le32  IMR;\t\t \n#define IMR_TMGDOK      ((1 << 30))\n#define IMR_DOT11HINT\t((1 << 25))\t \n#define IMR_BCNDMAINT\t((1 << 24))\t \n#define IMR_WAKEINT\t((1 << 23))\t \n#define IMR_TXFOVW\t((1 << 22))\t \n#define IMR_TIMEOUT1\t((1 << 21))\t \n#define IMR_BCNINT\t((1 << 20))\t \n#define IMR_ATIMINT\t((1 << 19))\t \n#define IMR_TBDER\t((1 << 18))\t \n#define IMR_TBDOK\t((1 << 17))\t \n#define IMR_THPDER\t((1 << 16))\t \n#define IMR_THPDOK\t((1 << 15))\t \n#define IMR_TVODER\t((1 << 14))\t \n#define IMR_TVODOK\t((1 << 13))\t \n#define IMR_FOVW\t((1 << 12))\t \n#define IMR_RDU\t\t((1 << 11))\t \n#define IMR_TVIDER\t((1 << 10))\t \n#define IMR_TVIDOK\t((1 << 9))\t \n#define IMR_RER\t\t((1 << 8))\t \n#define IMR_ROK\t\t((1 << 7))\t \n#define IMR_TBEDER\t((1 << 6))\t \n#define IMR_TBEDOK\t((1 << 5))\t \n#define IMR_TBKDER\t((1 << 4))\t \n#define IMR_TBKDOK\t((1 << 3))\t \n#define IMR_RQOSOK\t((1 << 2))\t \n#define IMR_TIMEOUT2\t((1 << 1))\t \n#define IMR_TIMEOUT3\t((1 << 0))\t \n\t__le16\tBEACON_INTERVAL;  \n\t__le16\tATIM_WND;  \n\t__le16\tBEACON_INTERVAL_TIME;  \n\t__le16\tATIMTR_INTERVAL;  \n\tu8\tPHY_DELAY;  \n\tu8\tCARRIER_SENSE_COUNTER;  \n\tu8\treserved_11[2];  \n\tu8\tPHY[4];  \n\t__le16\tRFPinsOutput;  \n\t__le16\tRFPinsEnable;  \n\t__le16\tRFPinsSelect;  \n\t__le16\tRFPinsInput;   \n\t__le32\tRF_PARA;  \n\t__le32\tRF_TIMING;  \n\tu8\tGP_ENABLE;  \n\tu8\tGPIO0;  \n\tu8\tGPIO1;  \n\tu8\tTPPOLL_STOP;  \n#define RTL818x_TPPOLL_STOP_BQ\t\t\t(1 << 7)\n#define RTL818x_TPPOLL_STOP_VI\t\t\t(1 << 4)\n#define RTL818x_TPPOLL_STOP_VO\t\t\t(1 << 5)\n#define RTL818x_TPPOLL_STOP_BE\t\t\t(1 << 3)\n#define RTL818x_TPPOLL_STOP_BK\t\t\t(1 << 2)\n#define RTL818x_TPPOLL_STOP_MG\t\t\t(1 << 1)\n#define RTL818x_TPPOLL_STOP_HI\t\t\t(1 << 6)\n\n\t__le32\tHSSI_PARA;  \n\tu8\treserved_13[4];  \n\tu8\tTX_AGC_CTL;  \n#define RTL818X_TX_AGC_CTL_PERPACKET_GAIN\t(1 << 0)\n#define RTL818X_TX_AGC_CTL_PERPACKET_ANTSEL\t(1 << 1)\n#define RTL818X_TX_AGC_CTL_FEEDBACK_ANT\t\t(1 << 2)\n\tu8\tTX_GAIN_CCK;\n\tu8\tTX_GAIN_OFDM;\n\tu8\tTX_ANTENNA;\n\tu8\treserved_14[16];\n\tu8\tWPA_CONF;\n\tu8\treserved_15[3];\n\tu8\tSIFS;\n\tu8\tDIFS;\n\tu8\tSLOT;\n\tu8\treserved_16[5];\n\tu8\tCW_CONF;\n#define RTL818X_CW_CONF_PERPACKET_CW\t(1 << 0)\n#define RTL818X_CW_CONF_PERPACKET_RETRY\t(1 << 1)\n\tu8\tCW_VAL;\n\tu8\tRATE_FALLBACK;\n#define RTL818X_RATE_FALLBACK_ENABLE\t(1 << 7)\n\tu8\tACM_CONTROL;\n\tu8\treserved_17[24];\n\tu8\tCONFIG5;\n\tu8\tTX_DMA_POLLING;\n\tu8\tPHY_PR;\n\tu8\treserved_18;\n\t__le16\tCWR;\n\tu8\tRETRY_CTR;\n\tu8\treserved_19[3];\n\t__le16\tINT_MIG;\n \n#define RTL818X_R8187B_B\t0\n#define RTL818X_R8187B_D\t1\n#define RTL818X_R8187B_E\t2\n\t__le32\tRDSAR;\n\t__le16\tTID_AC_MAP;\n\tu8\treserved_20[4];\n\tunion {\n\t\t__le16\tANAPARAM3;  \n\t\tu8\tANAPARAM3A;  \n\t};\n\n#define AC_PARAM_TXOP_LIMIT_SHIFT\t16\n#define AC_PARAM_ECW_MAX_SHIFT\t\t12\n#define AC_PARAM_ECW_MIN_SHIFT\t\t8\n#define AC_PARAM_AIFS_SHIFT\t\t0\n\n\t__le32 AC_VO_PARAM;  \n\n\tunion {  \n\t\t__le32 AC_VI_PARAM;\n\t\t__le16 FEMR;\n\t} __packed;\n\n\tunion{  \n\t\t__le32  AC_BE_PARAM;  \n\t\tstruct{\n\t\t\tu8      reserved_21[2];\n\t\t\t__le16\tTALLY_CNT;  \n\t\t} __packed;\n\t} __packed;\n\n\tunion {\n\t\tu8\tTALLY_SEL;  \n\t\t__le32  AC_BK_PARAM;\n\n\t} __packed;\n\n} __packed;\n\n \n#define REG_ADDR1(addr)\t((u8 __iomem *)priv->map + (addr))\n#define REG_ADDR2(addr)\t((__le16 __iomem *)priv->map + ((addr) >> 1))\n#define REG_ADDR4(addr)\t((__le32 __iomem *)priv->map + ((addr) >> 2))\n\n#define FEMR_SE\t\tREG_ADDR2(0x1D4)\n#define ARFR\t\tREG_ADDR2(0x1E0)\n#define RFSW_CTRL\tREG_ADDR2(0x272)\n#define SW_3W_DB0\tREG_ADDR2(0x274)\n#define SW_3W_DB0_4\tREG_ADDR4(0x274)\n#define SW_3W_DB1\tREG_ADDR2(0x278)\n#define SW_3W_DB1_4\tREG_ADDR4(0x278)\n#define SW_3W_CMD1\tREG_ADDR1(0x27D)\n#define PI_DATA_REG\tREG_ADDR2(0x360)\n#define SI_DATA_REG     REG_ADDR2(0x362)\n\nstruct rtl818x_rf_ops {\n\tchar *name;\n\tvoid (*init)(struct ieee80211_hw *);\n\tvoid (*stop)(struct ieee80211_hw *);\n\tvoid (*set_chan)(struct ieee80211_hw *, struct ieee80211_conf *);\n\tu8 (*calc_rssi)(u8 agc, u8 sq);\n};\n\n \nenum rtl818x_tx_desc_flags {\n\tRTL818X_TX_DESC_FLAG_NO_ENC\t= (1 << 15),\n\tRTL818X_TX_DESC_FLAG_TX_OK\t= (1 << 15),\n\tRTL818X_TX_DESC_FLAG_SPLCP\t= (1 << 16),\n\tRTL818X_TX_DESC_FLAG_RX_UNDER\t= (1 << 16),\n\tRTL818X_TX_DESC_FLAG_MOREFRAG\t= (1 << 17),\n\tRTL818X_TX_DESC_FLAG_CTS\t= (1 << 18),\n\tRTL818X_TX_DESC_FLAG_RTS\t= (1 << 23),\n\tRTL818X_TX_DESC_FLAG_LS\t\t= (1 << 28),\n\tRTL818X_TX_DESC_FLAG_FS\t\t= (1 << 29),\n\tRTL818X_TX_DESC_FLAG_DMA\t= (1 << 30),\n\tRTL818X_TX_DESC_FLAG_OWN\t= (1 << 31)\n};\n\nenum rtl818x_rx_desc_flags {\n\tRTL818X_RX_DESC_FLAG_ICV_ERR\t= (1 << 12),\n\tRTL818X_RX_DESC_FLAG_CRC32_ERR\t= (1 << 13),\n\tRTL818X_RX_DESC_FLAG_PM\t\t= (1 << 14),\n\tRTL818X_RX_DESC_FLAG_RX_ERR\t= (1 << 15),\n\tRTL818X_RX_DESC_FLAG_BCAST\t= (1 << 16),\n\tRTL818X_RX_DESC_FLAG_PAM\t= (1 << 17),\n\tRTL818X_RX_DESC_FLAG_MCAST\t= (1 << 18),\n\tRTL818X_RX_DESC_FLAG_QOS\t= (1 << 19),  \n\tRTL818X_RX_DESC_FLAG_TRSW\t= (1 << 24),  \n\tRTL818X_RX_DESC_FLAG_SPLCP\t= (1 << 25),\n\tRTL818X_RX_DESC_FLAG_FOF\t= (1 << 26),\n\tRTL818X_RX_DESC_FLAG_DMA_FAIL\t= (1 << 27),\n\tRTL818X_RX_DESC_FLAG_LS\t\t= (1 << 28),\n\tRTL818X_RX_DESC_FLAG_FS\t\t= (1 << 29),\n\tRTL818X_RX_DESC_FLAG_EOR\t= (1 << 30),\n\tRTL818X_RX_DESC_FLAG_OWN\t= (1 << 31)\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}