<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ATM_BANCAR.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ATM_BANCAR.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ATM_BANCAR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ATM_BANCAR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ATM_BANCAR.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ATM_BANCAR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ATM_BANCAR.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ATM_BANCAR.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ATM_BANCAR.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ATM_BANCAR.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ATM_BANCAR.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ATM_BANCAR.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ATM_BANCAR.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ATM_BANCAR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ATM_BANCAR.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ATM_BANCAR.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ATM_BANCAR.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ATM_BANCAR.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ATM_BANCAR.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ATM_BANCAR.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ATM_BANCAR.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ATM_BANCAR_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ATM_BANCAR_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ATM_BANCAR_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ATM_BANCAR_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ATM_BANCAR_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ATM_BANCAR_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ATM_BANCAR_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ATM_BANCAR_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ATM_BANCAR_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ATM_BANCAR_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ATM_BANCAR_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ATM_BANCAR_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ATM_BANCAR_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ATM_BANCAR_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ATM_BANCAR_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="atm_bancar.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="atm_bancar.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="atm_bancar.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="conv_test.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="conv_test.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="conv_test.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1589711994" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1589711994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589711994" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6473208032138778522" xil_pn:start_ts="1589711994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589711994" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7337168723809459954" xil_pn:start_ts="1589711994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589711994" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1589711994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589711994" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3309000585842245944" xil_pn:start_ts="1589711994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589711994" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1589711994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589711994" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3649431407402739496" xil_pn:start_ts="1589711994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589727709" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="3924671694718299733" xil_pn:start_ts="1589727569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ATM_BANCAR.lso"/>
      <outfile xil_pn:name="ATM_BANCAR.ngc"/>
      <outfile xil_pn:name="ATM_BANCAR.ngr"/>
      <outfile xil_pn:name="ATM_BANCAR.prj"/>
      <outfile xil_pn:name="ATM_BANCAR.stx"/>
      <outfile xil_pn:name="ATM_BANCAR.syr"/>
      <outfile xil_pn:name="ATM_BANCAR.xst"/>
      <outfile xil_pn:name="ATM_BANCAR_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1589724132" xil_pn:in_ck="-4474642287044331628" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6483030646027247101" xil_pn:start_ts="1589724132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1589727971" xil_pn:in_ck="2616282740840650146" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2514516877692090249" xil_pn:start_ts="1589727963">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ATM_BANCAR.bld"/>
      <outfile xil_pn:name="ATM_BANCAR.ngd"/>
      <outfile xil_pn:name="ATM_BANCAR_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1589727999" xil_pn:in_ck="-7279698772604337309" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1589727971">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ATM_BANCAR.pcf"/>
      <outfile xil_pn:name="ATM_BANCAR_map.map"/>
      <outfile xil_pn:name="ATM_BANCAR_map.mrp"/>
      <outfile xil_pn:name="ATM_BANCAR_map.ncd"/>
      <outfile xil_pn:name="ATM_BANCAR_map.ngm"/>
      <outfile xil_pn:name="ATM_BANCAR_map.xrpt"/>
      <outfile xil_pn:name="ATM_BANCAR_summary.xml"/>
      <outfile xil_pn:name="ATM_BANCAR_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1589728034" xil_pn:in_ck="-6892226990344087108" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1589727999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ATM_BANCAR.ncd"/>
      <outfile xil_pn:name="ATM_BANCAR.pad"/>
      <outfile xil_pn:name="ATM_BANCAR.par"/>
      <outfile xil_pn:name="ATM_BANCAR.ptwx"/>
      <outfile xil_pn:name="ATM_BANCAR.unroutes"/>
      <outfile xil_pn:name="ATM_BANCAR.xpi"/>
      <outfile xil_pn:name="ATM_BANCAR_pad.csv"/>
      <outfile xil_pn:name="ATM_BANCAR_pad.txt"/>
      <outfile xil_pn:name="ATM_BANCAR_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1589728061" xil_pn:in_ck="-4476173866028417781" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1589728034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ATM_BANCAR.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="atm_bancar.bgn"/>
      <outfile xil_pn:name="atm_bancar.bit"/>
      <outfile xil_pn:name="atm_bancar.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1589728034" xil_pn:in_ck="7717775842465393631" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1589728021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ATM_BANCAR.twr"/>
      <outfile xil_pn:name="ATM_BANCAR.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
