Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Nov 14 10:08:28 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  3987 |       |     23040 | 17.30 |
|   SLR1 -> SLR2                   |  2094 |       |           |  9.09 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  1893 |       |           |  8.22 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    |  6882 |       |     23040 | 29.87 |
|   SLR0 -> SLR1                   |  2918 |       |           | 12.66 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   362 |    55 |           |       |
|   SLR1 -> SLR0                   |  3964 |       |           | 17.20 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   435 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 10869 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 1719 |  174 |
| SLR1      | 1955 |    0 | 3790 |
| SLR0      |  139 | 2779 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  46361 |  18087 |  7707 |  84.35 |  33.49 |  14.27 |
|   CLBL                     |  24265 |   9562 |  4013 |  82.87 |  32.66 |  13.71 |
|   CLBM                     |  22096 |   8525 |  3694 |  86.04 |  34.49 |  14.94 |
| CLB LUTs                   | 214081 | 101083 | 34991 |  48.69 |  23.40 |   8.10 |
|   LUT as Logic             | 183526 |  93121 | 32062 |  41.74 |  21.56 |   7.42 |
|     using O5 output only   |   1673 |    360 |   998 |   0.38 |   0.08 |   0.23 |
|     using O6 output only   | 124423 |  68341 | 19336 |  28.30 |  15.82 |   4.48 |
|     using O5 and O6        |  57430 |  24420 | 11728 |  13.06 |   5.65 |   2.71 |
|   LUT as Memory            |  30555 |   7962 |  2929 |  14.87 |   4.03 |   1.48 |
|     LUT as Distributed RAM |  16496 |   3837 |  1660 |   8.03 |   1.94 |   0.84 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     80 |    215 |    84 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  16416 |   3622 |  1576 |   7.99 |   1.83 |   0.80 |
|     LUT as Shift Register  |  14059 |   4125 |  1269 |   6.84 |   2.09 |   0.64 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   9605 |   2929 |  1139 |   4.68 |   1.48 |   0.58 |
|       using O5 and O6      |   4454 |   1196 |   130 |   2.17 |   0.60 |   0.07 |
| CLB Registers              | 340129 | 126209 | 59649 |  38.68 |  14.61 |   6.90 |
| CARRY8                     |  14746 |   5196 |   313 |  26.83 |   9.62 |   0.58 |
| F7 Muxes                   |   2590 |   1357 |  1054 |   1.18 |   0.63 |   0.49 |
| F8 Muxes                   |    712 |    373 |    47 |   0.65 |   0.35 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  263.5 |  158.5 |    94 |  39.21 |  23.59 |  13.99 |
|   RAMB36/FIFO              |    262 |    158 |    92 |  38.99 |  23.51 |  13.69 |
|     RAMB36E2 only          |    262 |    158 |    92 |  38.99 |  23.51 |  13.69 |
|   RAMB18                   |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
|     RAMB18E2 only          |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     24 |      8 |     4 |   0.83 |   0.26 |   0.13 |
| Unique Control Sets        |   4357 |   2080 |  2695 |   3.96 |   1.93 |   2.50 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


