#-----------------------------------------------------------
# Webtalk v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 19 09:21:49 2021
# Process ID: 8065
# Current directory: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20
# Command line: wbtcv -mode batch -source /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/xsim.dir/tb_simple_bram_ctrl/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/webtalk.log
# Journal file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/webtalk.jou
#-----------------------------------------------------------
source /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/xsim.dir/tb_simple_bram_ctrl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/xsim.dir/tb_simple_bram_ctrl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Feb 19 09:21:52 2021. For additional details about this file, please refer to the WebTalk help file at /home/commit/vivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 19 09:21:52 2021...
