
*** Running vivado
    with args -log riscv_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv_top.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
Command: link_design -top riscv_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'NEW_CLOCK'
INFO: [Netlist 29-17] Analyzing 5082 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'NEW_CLOCK/inst'
Finished Parsing XDC File [d:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'NEW_CLOCK/inst'
Parsing XDC File [d:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'NEW_CLOCK/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1239.551 ; gain = 577.199
Finished Parsing XDC File [d:/CPU/CPU_project/CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'NEW_CLOCK/inst'
Parsing XDC File [D:/Arch2019_Assignment/riscv/src/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/Arch2019_Assignment/riscv/src/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 150 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1239.652 ; gain = 962.156
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.826 . Memory (MB): peak = 1239.652 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 13ae38a32

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1241.395 ; gain = 1.742

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bf9fd992

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1241.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ba15c0d6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1241.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: af7f1e30

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1241.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: af7f1e30

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1241.395 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 131e34968

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 131e34968

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.395 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1241.395 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 131e34968

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1241.395 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.400 | TNS=-2130.249 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 64
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1369d97b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1562.961 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1369d97b9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1562.961 ; gain = 321.566

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1094e50c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1562.961 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1094e50c9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1562.961 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.961 ; gain = 323.309
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1562.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CPU/CPU_project/CPU.runs/impl_1/riscv_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file riscv_top_drc_opted.rpt -pb riscv_top_drc_opted.pb -rpx riscv_top_drc_opted.rpx
Command: report_drc -file riscv_top_drc_opted.rpt -pb riscv_top_drc_opted.pb -rpx riscv_top_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/CPU/CPU_project/CPU.runs/impl_1/riscv_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[0] (net: ram0/ram_bram/ADDRARDADDR[0]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[10] (net: ram0/ram_bram/ADDRARDADDR[10]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[11] (net: ram0/ram_bram/ADDRARDADDR[11]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[12] (net: ram0/ram_bram/ADDRARDADDR[12]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[13] (net: ram0/ram_bram/ADDRARDADDR[13]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[14] (net: ram0/ram_bram/ADDRARDADDR[14]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[15] (net: ram0/ram_bram/ADDRARDADDR[15]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[1] (net: ram0/ram_bram/ADDRARDADDR[1]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[2] (net: ram0/ram_bram/ADDRARDADDR[2]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[3] (net: ram0/ram_bram/ADDRARDADDR[3]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[4] (net: ram0/ram_bram/ADDRARDADDR[4]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[5] (net: ram0/ram_bram/ADDRARDADDR[5]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[6] (net: ram0/ram_bram/ADDRARDADDR[6]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[7] (net: ram0/ram_bram/ADDRARDADDR[7]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[8] (net: ram0/ram_bram/ADDRARDADDR[8]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ADDRARDADDR[9] (net: ram0/ram_bram/ADDRARDADDR[9]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/ENARDEN (net: ram0/ram_bram/ram_reg_0_0_ENARDEN_cooolgate_en_sig_2) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_0 has an input control pin ram0/ram_bram/ram_reg_0_0/WEA[0] (net: ram0/ram_bram/q_addr_reg[16][0]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_1 has an input control pin ram0/ram_bram/ram_reg_0_1/ADDRARDADDR[14] (net: ram0/ram_bram/ADDRARDADDR[14]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ram0/ram_bram/ram_reg_0_1 has an input control pin ram0/ram_bram/ram_reg_0_1/ADDRARDADDR[15] (net: ram0/ram_bram/ADDRARDADDR[15]) which is driven by a register (rst_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1562.961 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f7fbcc97

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1562.961 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e9bcf5fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a5d445d6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a5d445d6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.961 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a5d445d6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f1dfda45

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net rst. Replicated 22 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 22 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 22 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1562.961 ; gain = 0.000
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/ram_reg_0_4[1] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_0_4_i_2 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[1] could not be optimized because driver hci0/ram_reg_0_5_i_2 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/WEA[0] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_2_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[4] could not be optimized because driver hci0/ram_reg_0_6_i_12 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[2] could not be optimized because driver hci0/ram_reg_0_5_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[15] could not be optimized because driver hci0/ram_reg_0_6_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[7] could not be optimized because driver hci0/ram_reg_0_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[5] could not be optimized because driver hci0/ram_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[14] could not be optimized because driver hci0/ram_reg_0_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[12] could not be optimized because driver hci0/ram_reg_0_6_i_4 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[2] could not be optimized because driver hci0/ram_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[13] could not be optimized because driver hci0/ram_reg_0_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[10] could not be optimized because driver hci0/ram_reg_0_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_3_6[0] could not be optimized because driver hci0/ram_reg_2_2_i_3 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[6] could not be optimized because driver hci0/ram_reg_0_6_i_10 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[0] could not be optimized because driver hci0/ram_reg_0_5_i_3 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_0_0 could not be optimized because driver hci0/ram_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[12] could not be optimized because driver hci0/ram_reg_0_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[9] could not be optimized because driver hci0/ram_reg_0_6_i_7 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/ram_reg_2_7[0] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_2_5_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_3_6[1] could not be optimized because driver hci0/ram_reg_2_2_i_2 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_3_6[2] could not be optimized because driver hci0/ram_reg_2_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/ram_reg_1_6[0] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_1_5_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[3] could not be optimized because driver hci0/ram_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[4] could not be optimized because driver hci0/ram_reg_0_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[5] could not be optimized because driver hci0/ram_reg_0_6_i_11 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[8] could not be optimized because driver hci0/ram_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[11] could not be optimized because driver hci0/ram_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net hci0/p_0_in[0] could not be optimized because driver hci0/ram_mux_sel__6_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[14] could not be optimized because driver hci0/ram_reg_0_6_i_2 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[6] could not be optimized because driver hci0/ram_reg_0_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[8] could not be optimized because driver hci0/ram_reg_0_6_i_8 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[3] could not be optimized because driver hci0/ram_reg_0_6_i_13 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[13] could not be optimized because driver hci0/ram_reg_0_6_i_3 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[7] could not be optimized because driver hci0/ram_reg_0_6_i_9 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/ram_reg_2_7[1] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_2_6_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[11] could not be optimized because driver hci0/ram_reg_0_6_i_5 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/ram_reg_3_4[0] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_3_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/ram_reg_1_7[10] could not be optimized because driver hci0/ram_reg_0_6_i_6 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/WEA[1] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_2_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/ram_reg_0_4[0] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_0_3_i_2 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/hci_io_din[5] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_0_5_i_4 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[1] could not be optimized because driver hci0/ram_reg_0_0_i_16 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[0] could not be optimized because driver hci0/ram_reg_0_0_i_17 could not be replicated
INFO: [Physopt 32-117] Net hci0/ADDRARDADDR[9] could not be optimized because driver hci0/ram_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/hci_io_din[1] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_0_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/hci_io_din[0] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_0_0_i_18 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/hci_io_din[3] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_0_3_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/hci_io_din[6] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_0_6_i_14 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/hci_io_din[4] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_0_4_i_1 could not be replicated
INFO: [Physopt 32-117] Net hci0/uart_blk/uart_rx_fifo/hci_io_din[7] could not be optimized because driver hci0/uart_blk/uart_rx_fifo/ram_reg_0_7_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1562.961 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |           22  |              0  |                     1  |           0  |           1  |  00:00:09  |
|  Fanout             |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |           22  |              0  |                     1  |           0  |           3  |  00:00:09  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 161ac2a63

Time (s): cpu = 00:01:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1562.961 ; gain = 0.000
Phase 2 Global Placement | Checksum: 11247ad30

Time (s): cpu = 00:01:34 ; elapsed = 00:01:02 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11247ad30

Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e26851b6

Time (s): cpu = 00:01:43 ; elapsed = 00:01:08 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: eb41e0c4

Time (s): cpu = 00:01:44 ; elapsed = 00:01:08 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14d05dee3

Time (s): cpu = 00:01:44 ; elapsed = 00:01:08 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 14d05dee3

Time (s): cpu = 00:01:44 ; elapsed = 00:01:08 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: cffd6b39

Time (s): cpu = 00:02:10 ; elapsed = 00:01:34 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 12710f96d

Time (s): cpu = 00:02:30 ; elapsed = 00:01:54 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 121493f5f

Time (s): cpu = 00:02:31 ; elapsed = 00:01:56 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 121493f5f

Time (s): cpu = 00:02:31 ; elapsed = 00:01:56 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1f0fac7a4

Time (s): cpu = 00:03:22 ; elapsed = 00:02:42 . Memory (MB): peak = 1562.961 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1f0fac7a4

Time (s): cpu = 00:03:23 ; elapsed = 00:02:42 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19ad5e2b4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19ad5e2b4

Time (s): cpu = 00:03:33 ; elapsed = 00:02:49 . Memory (MB): peak = 1562.961 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.415. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b5edee33

Time (s): cpu = 00:04:55 ; elapsed = 00:04:15 . Memory (MB): peak = 1562.961 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: b5edee33

Time (s): cpu = 00:04:56 ; elapsed = 00:04:16 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b5edee33

Time (s): cpu = 00:04:56 ; elapsed = 00:04:16 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b5edee33

Time (s): cpu = 00:04:56 ; elapsed = 00:04:16 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 16eb093e8

Time (s): cpu = 00:04:57 ; elapsed = 00:04:16 . Memory (MB): peak = 1562.961 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16eb093e8

Time (s): cpu = 00:04:57 ; elapsed = 00:04:16 . Memory (MB): peak = 1562.961 ; gain = 0.000
Ending Placer Task | Checksum: 14e97c8cc

Time (s): cpu = 00:04:57 ; elapsed = 00:04:16 . Memory (MB): peak = 1562.961 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:00 ; elapsed = 00:04:18 . Memory (MB): peak = 1562.961 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 1562.961 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/CPU/CPU_project/CPU.runs/impl_1/riscv_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.961 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file riscv_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1562.961 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file riscv_top_utilization_placed.rpt -pb riscv_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.355 . Memory (MB): peak = 1562.961 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1562.961 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 63d34143 ConstDB: 0 ShapeSum: eac48789 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16a99f0d8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1562.961 ; gain = 0.000
Post Restoration Checksum: NetGraph: cc4e1e9a NumContArr: 9e4bd23e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16a99f0d8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16a99f0d8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16a99f0d8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1562.961 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fb7d72f5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1562.961 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.352 | TNS=-4248.664| WHS=-0.327 | THS=-911.740|

Phase 2 Router Initialization | Checksum: 1b2e3aa2f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 1562.961 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15015c8d5

Time (s): cpu = 00:01:34 ; elapsed = 00:00:59 . Memory (MB): peak = 1577.016 ; gain = 14.055

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
