// Generated by CIRCT firtool-1.128.0

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_
module Serial_Verification();	// src/main/scala/mycpu/peripherals/Serial.scala:101:15
  reg [2:0]  reqAddrReg;	// src/main/scala/mycpu/peripherals/Serial.scala:33:23
  reg [31:0] printReg;	// src/main/scala/mycpu/peripherals/Serial.scala:34:23
  `ifndef SYNTHESIS	// src/main/scala/mycpu/peripherals/Serial.scala:84:15
    always @(posedge Serial.clock) begin	// src/main/scala/mycpu/peripherals/Serial.scala:8:7, :84:15
      if ((`PRINTF_COND_) & Serial._layer_probe & Serial._layer_probe_2
          & Serial._layer_probe_3 & ~Serial.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/peripherals/Serial.scala:8:7, :42:17, :62:25, :84:15
        $fwrite(32'h80000002, "[Serial DEBUG] Write Data: 0x%x\n",
                Serial.io_bus_w_bits_data);	// src/main/scala/mycpu/peripherals/Peripherals.scala:12:14, src/main/scala/mycpu/peripherals/Serial.scala:84:15
      if ((`PRINTF_COND_) & Serial._layer_probe & Serial.state_0 != 2'h1
          & Serial._layer_probe_4 & Serial._layer_probe_5 & ~Serial.reset)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/peripherals/Serial.scala:8:7, :30:22, :42:17, :84:15, :97:25, :101:15
        $fwrite(32'h80000002, "%c", printReg[7:0]);	// src/main/scala/mycpu/peripherals/Serial.scala:34:23, :101:{15,30}
    end // always @(posedge)
  `endif // not def SYNTHESIS
  always @(posedge Serial.clock) begin	// src/main/scala/mycpu/peripherals/Serial.scala:8:7
    if (Serial._layer_probe_0 & Serial._layer_probe_1)	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/peripherals/Serial.scala:33:23, :42:17, :49:26, :51:20
      reqAddrReg <= Serial.io_bus_aw_bits_addr;	// src/main/scala/mycpu/peripherals/Peripherals.scala:12:14, src/main/scala/mycpu/peripherals/Serial.scala:33:23
    if (Serial._layer_probe_0
        | ~(Serial._layer_probe_2 & Serial._layer_probe_3 & reqAddrReg == 3'h0)) begin	// src/main/scala/chisel3/util/ReadyValidIO.scala:48:35, src/main/scala/mycpu/peripherals/Serial.scala:33:23, :34:23, :42:17, :62:25, :64:{25,34}, :81:20
    end
    else	// src/main/scala/mycpu/peripherals/Serial.scala:34:23, :42:17
      printReg <=
        {Serial.io_bus_w_bits_strb[3] ? Serial.io_bus_w_bits_data[31:24] : 8'h0,
         Serial.io_bus_w_bits_strb[2] ? Serial.io_bus_w_bits_data[23:16] : 8'h0,
         Serial.io_bus_w_bits_strb[1] ? Serial.io_bus_w_bits_data[15:8] : 8'h0,
         Serial.io_bus_w_bits_strb[0] ? Serial.io_bus_w_bits_data[7:0] : 8'h0};	// src/main/scala/mycpu/peripherals/Peripherals.scala:12:14, src/main/scala/mycpu/peripherals/Serial.scala:34:23, :76:{34,40,50}, :81:35
  end // always @(posedge)
endmodule

