OpenROAD 75f2f325b7a42e56a92404f33af8e96530d9b202 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.58.21/tmp/24-test_sram_macro.odb'…
define_corners Typical
read_liberty -corner Typical /home/vignesh/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Typical /home/vignesh/.volare/sky130B/libs.ref/sky130_sram_macros/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 5.0
[INFO]: Setting input delay to: 5.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting RC values...
[WARNING GRT-0026] Missing route to pin _352_/A.
[WARNING GRT-0026] Missing route to pin _246_/X.
[WARNING GRT-0026] Missing route to pin _266_/S.
[WARNING GRT-0026] Missing route to pin _262_/S.
[WARNING GRT-0026] Missing route to pin _265_/A.
[WARNING GRT-0026] Missing route to pin _321_/S.
[WARNING GRT-0026] Missing route to pin _310_/X.
[WARNING GRT-0026] Missing route to pin _321_/X.
[WARNING GRT-0026] Missing route to pin _360_/A.
[WARNING GRT-0026] Missing route to pin _359_/X.
[WARNING GRT-0026] Missing route to pin _362_/A.
[WARNING GRT-0026] Missing route to pin input29/A.
[WARNING GRT-0026] Missing route to pin output85/X.
[WARNING GRT-0026] Missing route to pin output87/X.
[WARNING GRT-0026] Missing route to pin output92/X.
[WARNING GRT-0026] Missing route to pin output96/X.
[WARNING GRT-0026] Missing route to pin output97/X.
[WARNING GRT-0026] Missing route to pin output104/X.
[WARNING GRT-0026] Missing route to pin output125/X.
[WARNING GRT-0026] Missing route to pin output128/X.
[WARNING GRT-0026] Missing route to pin output145/X.
[WARNING GRT-0026] Missing route to pin wire190/A.
[WARNING GRT-0026] Missing route to pin wire168/A.
[WARNING GRT-0026] Missing route to pin wire162/A.
[WARNING GRT-0026] Missing route to pin wire158/A.
[WARNING GRT-0026] Missing route to pin wire5/A.
[WARNING GRT-0026] Missing route to pin wire4/A.
[WARNING GRT-0026] Missing route to pin wire3/A.
[WARNING GRT-0026] Missing route to pin wire1/A.
[WARNING GRT-0026] Missing route to pin wire186/A.
[WARNING GRT-0026] Missing route to pin wire182/A.
[WARNING GRT-0026] Missing route to pin wire176/A.
[WARNING GRT-0026] Missing route to pin wire174/A.
[WARNING GRT-0026] Missing route to pin _321_/A0.
[WARNING GRT-0026] Missing route to pin _262_/A0.
[WARNING GRT-0026] Missing route to pin load_slew10/A.
[WARNING GRT-0026] Missing route to pin input26/X.
[WARNING GRT-0026] Missing route to pin input29/X.
[WARNING GRT-0026] Missing route to pin output84/A.
[WARNING GRT-0026] Missing route to pin output85/A.
[WARNING GRT-0026] Missing route to pin output87/A.
[WARNING GRT-0026] Missing route to pin output89/A.
[WARNING GRT-0026] Missing route to pin output91/A.
[WARNING GRT-0026] Missing route to pin output92/A.
[WARNING GRT-0026] Missing route to pin output97/A.
[WARNING GRT-0026] Missing route to pin _318_/X.
[WARNING GRT-0026] Missing route to pin _322_/X.
[WARNING GRT-0026] Missing route to pin output113/A.
[WARNING GRT-0026] Missing route to pin output128/A.
[WARNING GRT-0026] Missing route to pin output131/A.
[WARNING GRT-0026] Missing route to pin _358_/X.
[WARNING GRT-0026] Missing route to pin _366_/X.
[WARNING GRT-0026] Missing route to pin output145/A.
[WARNING GRT-0026] Missing route to pin output147/A.
[WARNING GRT-0026] Missing route to pin wire150/X.
[WARNING GRT-0026] Missing route to pin wire151/X.
[WARNING GRT-0026] Missing route to pin wire158/X.
[WARNING GRT-0026] Missing route to pin _321_/A1.
[WARNING GRT-0026] Missing route to pin wire164/X.
[WARNING GRT-0026] Missing route to pin wire174/X.
[WARNING GRT-0026] Missing route to pin wire178/X.
[WARNING GRT-0026] Missing route to pin _361_/A1.
[WARNING GRT-0026] Missing route to pin wire183/A.
[WARNING GRT-0026] Missing route to pin wire196/X.
[WARNING GRT-0026] Missing route to pin wire198/X.
[WARNING GRT-0026] Missing route to pin wire201/X.
[WARNING GRT-0026] Missing route to pin wire203/X.
[WARNING GRT-0026] Missing route to pin wire207/X.
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _566_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _566_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _566_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ _566_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[37] (net)
                  0.05    0.00    0.32 ^ _467_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.08    0.41 ^ _467_/X (sky130_fd_sc_hd__or2_1)
                                         _189_ (net)
                  0.04    0.00    0.41 ^ _468_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.52 ^ _468_/X (sky130_fd_sc_hd__o211a_1)
                                         _038_ (net)
                  0.04    0.00    0.52 ^ _566_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.52   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _566_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.33    0.33 ^ _533_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[4] (net)
                  0.06    0.00    0.33 ^ _391_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.42 ^ _391_/X (sky130_fd_sc_hd__or2_1)
                                         _146_ (net)
                  0.04    0.00    0.42 ^ _392_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.53 ^ _392_/X (sky130_fd_sc_hd__o211a_1)
                                         _005_ (net)
                  0.03    0.00    0.53 ^ _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _569_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _569_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _569_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ _569_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[40] (net)
                  0.05    0.00    0.32 ^ _475_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.41 ^ _475_/X (sky130_fd_sc_hd__or2_1)
                                         _194_ (net)
                  0.05    0.00    0.41 ^ _476_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.53 ^ _476_/X (sky130_fd_sc_hd__o211a_1)
                                         _041_ (net)
                  0.04    0.00    0.53 ^ _569_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _569_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ _541_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[12] (net)
                  0.05    0.00    0.33 ^ _411_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.42 ^ _411_/X (sky130_fd_sc_hd__or2_1)
                                         _158_ (net)
                  0.05    0.00    0.42 ^ _412_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.53 ^ _412_/X (sky130_fd_sc_hd__o211a_1)
                                         _013_ (net)
                  0.03    0.00    0.53 ^ _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _553_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _553_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _553_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _553_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[24] (net)
                  0.06    0.00    0.33 ^ _438_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.42 ^ _438_/X (sky130_fd_sc_hd__or2_1)
                                         _173_ (net)
                  0.04    0.00    0.42 ^ _439_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.54 ^ _439_/X (sky130_fd_sc_hd__o211a_1)
                                         _025_ (net)
                  0.03    0.00    0.54 ^ _553_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _553_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _564_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _564_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _564_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ _564_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[35] (net)
                  0.05    0.00    0.32 ^ _463_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.41 ^ _463_/X (sky130_fd_sc_hd__or2_1)
                                         _187_ (net)
                  0.05    0.00    0.41 ^ _464_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.54 ^ _464_/X (sky130_fd_sc_hd__o211a_1)
                                         _036_ (net)
                  0.04    0.00    0.54 ^ _564_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _564_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _534_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[5] (net)
                  0.06    0.00    0.33 ^ _393_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.42 ^ _393_/X (sky130_fd_sc_hd__or2_1)
                                         _147_ (net)
                  0.04    0.00    0.42 ^ _394_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.54 ^ _394_/X (sky130_fd_sc_hd__o211a_1)
                                         _006_ (net)
                  0.03    0.00    0.54 ^ _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _590_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _590_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _590_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ _590_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[61] (net)
                  0.05    0.00    0.32 ^ _521_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.41 ^ _521_/X (sky130_fd_sc_hd__or2_1)
                                         _219_ (net)
                  0.05    0.00    0.41 ^ _522_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.53 ^ _522_/X (sky130_fd_sc_hd__o211a_1)
                                         _062_ (net)
                  0.04    0.00    0.54 ^ _590_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _590_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _578_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _578_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _578_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _578_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[49] (net)
                  0.06    0.00    0.34 ^ _495_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _495_/X (sky130_fd_sc_hd__or2_1)
                                         _205_ (net)
                  0.04    0.00    0.43 ^ _496_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.54 ^ _496_/X (sky130_fd_sc_hd__o211a_1)
                                         _050_ (net)
                  0.03    0.00    0.54 ^ _578_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _578_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _583_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _583_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _583_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ _583_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[54] (net)
                  0.05    0.00    0.32 ^ _507_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.41 ^ _507_/X (sky130_fd_sc_hd__or2_1)
                                         _212_ (net)
                  0.05    0.00    0.41 ^ _508_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.54 ^ _508_/X (sky130_fd_sc_hd__o211a_1)
                                         _055_ (net)
                  0.04    0.00    0.54 ^ _583_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _583_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _545_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[16] (net)
                  0.06    0.00    0.33 ^ _419_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _419_/X (sky130_fd_sc_hd__or2_1)
                                         _162_ (net)
                  0.04    0.00    0.43 ^ _420_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.54 ^ _420_/X (sky130_fd_sc_hd__o211a_1)
                                         _017_ (net)
                  0.03    0.00    0.54 ^ _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _574_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _574_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[45] (net)
                  0.07    0.00    0.34 ^ _486_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _486_/X (sky130_fd_sc_hd__or2_1)
                                         _200_ (net)
                  0.04    0.00    0.43 ^ _487_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.54 ^ _487_/X (sky130_fd_sc_hd__o211a_1)
                                         _046_ (net)
                  0.03    0.00    0.54 ^ _574_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _574_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ _536_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[7] (net)
                  0.05    0.00    0.32 ^ _397_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.41 ^ _397_/X (sky130_fd_sc_hd__or2_1)
                                         _149_ (net)
                  0.05    0.00    0.41 ^ _398_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.54 ^ _398_/X (sky130_fd_sc_hd__o211a_1)
                                         _008_ (net)
                  0.04    0.00    0.54 ^ _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)


Startpoint: _547_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _547_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _547_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _547_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[18] (net)
                  0.06    0.00    0.34 ^ _424_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.43 ^ _424_/X (sky130_fd_sc_hd__or2_1)
                                         _165_ (net)
                  0.05    0.00    0.43 ^ _425_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.54 ^ _425_/X (sky130_fd_sc_hd__o211a_1)
                                         _019_ (net)
                  0.03    0.00    0.54 ^ _547_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _547_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _554_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _554_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _554_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _554_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[25] (net)
                  0.06    0.00    0.34 ^ _440_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.43 ^ _440_/X (sky130_fd_sc_hd__or2_1)
                                         _174_ (net)
                  0.05    0.00    0.43 ^ _441_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.54 ^ _441_/X (sky130_fd_sc_hd__o211a_1)
                                         _026_ (net)
                  0.03    0.00    0.54 ^ _554_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _554_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _549_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _549_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _549_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ _549_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[20] (net)
                  0.05    0.00    0.33 ^ _429_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.42 ^ _429_/X (sky130_fd_sc_hd__or2_1)
                                         _168_ (net)
                  0.05    0.00    0.42 ^ _430_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.54 ^ _430_/X (sky130_fd_sc_hd__o211a_1)
                                         _021_ (net)
                  0.04    0.00    0.54 ^ _549_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _549_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _530_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[1] (net)
                  0.06    0.00    0.33 ^ _385_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.42 ^ _385_/X (sky130_fd_sc_hd__or2_1)
                                         _143_ (net)
                  0.04    0.00    0.42 ^ _386_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.54 ^ _386_/X (sky130_fd_sc_hd__o211a_1)
                                         _002_ (net)
                  0.04    0.00    0.54 ^ _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _555_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _555_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _555_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _555_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[26] (net)
                  0.06    0.00    0.33 ^ _442_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.43 ^ _442_/X (sky130_fd_sc_hd__or2_1)
                                         _175_ (net)
                  0.05    0.00    0.43 ^ _443_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.54 ^ _443_/X (sky130_fd_sc_hd__o211a_1)
                                         _027_ (net)
                  0.03    0.00    0.54 ^ _555_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _555_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _589_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _589_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _589_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _589_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[60] (net)
                  0.07    0.00    0.34 ^ _519_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _519_/X (sky130_fd_sc_hd__or2_1)
                                         _218_ (net)
                  0.04    0.00    0.43 ^ _520_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.11    0.54 ^ _520_/X (sky130_fd_sc_hd__o211a_1)
                                         _061_ (net)
                  0.04    0.00    0.54 ^ _589_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _589_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _558_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _558_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _558_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _558_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[29] (net)
                  0.06    0.00    0.33 ^ _449_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.43 ^ _449_/X (sky130_fd_sc_hd__or2_1)
                                         _179_ (net)
                  0.05    0.00    0.43 ^ _450_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.54 ^ _450_/X (sky130_fd_sc_hd__o211a_1)
                                         _030_ (net)
                  0.03    0.00    0.54 ^ _558_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _558_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _552_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _552_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _552_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.33    0.33 ^ _552_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[23] (net)
                  0.06    0.00    0.33 ^ _436_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.43 ^ _436_/X (sky130_fd_sc_hd__or2_1)
                                         _172_ (net)
                  0.05    0.00    0.43 ^ _437_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.54 ^ _437_/X (sky130_fd_sc_hd__o211a_1)
                                         _024_ (net)
                  0.03    0.00    0.54 ^ _552_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _552_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _576_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _576_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _576_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _576_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[47] (net)
                  0.06    0.00    0.33 ^ _490_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.42 ^ _490_/X (sky130_fd_sc_hd__or2_1)
                                         _202_ (net)
                  0.04    0.00    0.42 ^ _491_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.54 ^ _491_/X (sky130_fd_sc_hd__o211a_1)
                                         _048_ (net)
                  0.04    0.00    0.54 ^ _576_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _576_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _544_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[15] (net)
                  0.07    0.00    0.34 ^ _417_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _417_/X (sky130_fd_sc_hd__or2_1)
                                         _161_ (net)
                  0.04    0.00    0.43 ^ _418_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.55 ^ _418_/X (sky130_fd_sc_hd__o211a_1)
                                         _016_ (net)
                  0.03    0.00    0.55 ^ _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _548_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _548_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _548_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ _548_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[19] (net)
                  0.05    0.00    0.33 ^ _426_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.42 ^ _426_/X (sky130_fd_sc_hd__or2_1)
                                         _166_ (net)
                  0.05    0.00    0.42 ^ _427_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.54 ^ _427_/X (sky130_fd_sc_hd__o211a_1)
                                         _020_ (net)
                  0.04    0.00    0.54 ^ _548_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _548_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _565_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _565_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _565_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ _565_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[36] (net)
                  0.05    0.00    0.33 ^ _465_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.42 ^ _465_/X (sky130_fd_sc_hd__or2_1)
                                         _188_ (net)
                  0.05    0.00    0.42 ^ _466_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.54 ^ _466_/X (sky130_fd_sc_hd__o211a_1)
                                         _037_ (net)
                  0.04    0.00    0.54 ^ _565_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _565_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _567_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _567_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[38] (net)
                  0.06    0.00    0.34 ^ _470_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.42 ^ _470_/X (sky130_fd_sc_hd__or2_1)
                                         _191_ (net)
                  0.04    0.00    0.42 ^ _471_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.54 ^ _471_/X (sky130_fd_sc_hd__o211a_1)
                                         _039_ (net)
                  0.04    0.00    0.54 ^ _567_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.54   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _567_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _577_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _577_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _577_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _577_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[48] (net)
                  0.07    0.00    0.34 ^ _493_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _493_/X (sky130_fd_sc_hd__or2_1)
                                         _204_ (net)
                  0.04    0.00    0.43 ^ _494_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.55 ^ _494_/X (sky130_fd_sc_hd__o211a_1)
                                         _049_ (net)
                  0.04    0.00    0.55 ^ _577_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _577_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _585_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _585_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _585_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _585_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[56] (net)
                  0.07    0.00    0.34 ^ _511_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.44 ^ _511_/X (sky130_fd_sc_hd__or2_1)
                                         _214_ (net)
                  0.04    0.00    0.44 ^ _512_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.55 ^ _512_/X (sky130_fd_sc_hd__o211a_1)
                                         _057_ (net)
                  0.03    0.00    0.55 ^ _585_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _585_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.33    0.33 ^ _531_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[2] (net)
                  0.06    0.00    0.33 ^ _387_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.43 ^ _387_/X (sky130_fd_sc_hd__or2_1)
                                         _144_ (net)
                  0.05    0.00    0.43 ^ _388_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.55 ^ _388_/X (sky130_fd_sc_hd__o211a_1)
                                         _003_ (net)
                  0.04    0.00    0.55 ^ _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _532_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[3] (net)
                  0.06    0.00    0.34 ^ _389_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.42 ^ _389_/X (sky130_fd_sc_hd__or2_1)
                                         _145_ (net)
                  0.04    0.00    0.42 ^ _390_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.12    0.55 ^ _390_/X (sky130_fd_sc_hd__o211a_1)
                                         _004_ (net)
                  0.05    0.00    0.55 ^ _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _572_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _572_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _572_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _572_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[43] (net)
                  0.07    0.00    0.34 ^ _482_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.44 ^ _482_/X (sky130_fd_sc_hd__or2_1)
                                         _198_ (net)
                  0.05    0.00    0.44 ^ _483_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.55 ^ _483_/X (sky130_fd_sc_hd__o211a_1)
                                         _044_ (net)
                  0.03    0.00    0.55 ^ _572_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _572_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _557_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _557_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _557_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _557_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[28] (net)
                  0.06    0.00    0.33 ^ _447_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.43 ^ _447_/X (sky130_fd_sc_hd__or2_1)
                                         _178_ (net)
                  0.05    0.00    0.43 ^ _448_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.55 ^ _448_/X (sky130_fd_sc_hd__o211a_1)
                                         _029_ (net)
                  0.04    0.00    0.55 ^ _557_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _557_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _579_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _579_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _579_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _579_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[50] (net)
                  0.06    0.00    0.34 ^ _498_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.44 ^ _498_/X (sky130_fd_sc_hd__or2_1)
                                         _207_ (net)
                  0.05    0.00    0.44 ^ _499_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.55 ^ _499_/X (sky130_fd_sc_hd__o211a_1)
                                         _051_ (net)
                  0.03    0.00    0.55 ^ _579_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _579_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ _543_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[14] (net)
                  0.05    0.00    0.33 ^ _415_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.43 ^ _415_/X (sky130_fd_sc_hd__or2_1)
                                         _160_ (net)
                  0.05    0.00    0.43 ^ _416_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.55 ^ _416_/X (sky130_fd_sc_hd__o211a_1)
                                         _015_ (net)
                  0.04    0.00    0.55 ^ _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _556_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _556_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _556_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _556_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[27] (net)
                  0.06    0.00    0.34 ^ _444_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.43 ^ _444_/X (sky130_fd_sc_hd__or2_1)
                                         _176_ (net)
                  0.05    0.00    0.43 ^ _445_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.55 ^ _445_/X (sky130_fd_sc_hd__o211a_1)
                                         _028_ (net)
                  0.04    0.00    0.55 ^ _556_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _556_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _573_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _573_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _573_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _573_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[44] (net)
                  0.07    0.00    0.34 ^ _484_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.44 ^ _484_/X (sky130_fd_sc_hd__or2_1)
                                         _199_ (net)
                  0.05    0.00    0.44 ^ _485_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.55 ^ _485_/X (sky130_fd_sc_hd__o211a_1)
                                         _045_ (net)
                  0.03    0.00    0.55 ^ _573_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _573_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _570_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _570_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _570_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _570_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[41] (net)
                  0.07    0.00    0.34 ^ _478_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.44 ^ _478_/X (sky130_fd_sc_hd__or2_1)
                                         _196_ (net)
                  0.05    0.00    0.44 ^ _479_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.55 ^ _479_/X (sky130_fd_sc_hd__o211a_1)
                                         _042_ (net)
                  0.03    0.00    0.55 ^ _570_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _570_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _562_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _562_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _562_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _562_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[33] (net)
                  0.07    0.00    0.34 ^ _459_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _459_/X (sky130_fd_sc_hd__or2_1)
                                         _185_ (net)
                  0.04    0.00    0.43 ^ _460_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.55 ^ _460_/X (sky130_fd_sc_hd__o211a_1)
                                         _034_ (net)
                  0.04    0.00    0.55 ^ _562_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _562_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _568_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _568_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _568_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _568_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[39] (net)
                  0.07    0.00    0.34 ^ _472_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _472_/X (sky130_fd_sc_hd__or2_1)
                                         _192_ (net)
                  0.04    0.00    0.43 ^ _473_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.55 ^ _473_/X (sky130_fd_sc_hd__o211a_1)
                                         _040_ (net)
                  0.04    0.00    0.55 ^ _568_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _568_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _586_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _586_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _586_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _586_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[57] (net)
                  0.06    0.00    0.34 ^ _513_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.44 ^ _513_/X (sky130_fd_sc_hd__or2_1)
                                         _215_ (net)
                  0.05    0.00    0.44 ^ _514_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.55 ^ _514_/X (sky130_fd_sc_hd__o211a_1)
                                         _058_ (net)
                  0.03    0.00    0.55 ^ _586_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _586_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.33    0.33 ^ _539_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[10] (net)
                  0.06    0.00    0.33 ^ _406_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.43 ^ _406_/X (sky130_fd_sc_hd__or2_1)
                                         _155_ (net)
                  0.05    0.00    0.43 ^ _407_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.55 ^ _407_/X (sky130_fd_sc_hd__o211a_1)
                                         _011_ (net)
                  0.04    0.00    0.55 ^ _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _571_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _571_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _571_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _571_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[42] (net)
                  0.06    0.00    0.34 ^ _480_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.43 ^ _480_/X (sky130_fd_sc_hd__or2_1)
                                         _197_ (net)
                  0.05    0.00    0.43 ^ _481_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.55 ^ _481_/X (sky130_fd_sc_hd__o211a_1)
                                         _043_ (net)
                  0.04    0.00    0.55 ^ _571_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _571_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _540_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[11] (net)
                  0.06    0.00    0.33 ^ _409_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _409_/X (sky130_fd_sc_hd__or2_1)
                                         _157_ (net)
                  0.04    0.00    0.43 ^ _410_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.55 ^ _410_/X (sky130_fd_sc_hd__o211a_1)
                                         _012_ (net)
                  0.04    0.00    0.55 ^ _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _561_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _561_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _561_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _561_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[32] (net)
                  0.07    0.00    0.34 ^ _457_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _457_/X (sky130_fd_sc_hd__or2_1)
                                         _184_ (net)
                  0.04    0.00    0.43 ^ _458_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.55 ^ _458_/X (sky130_fd_sc_hd__o211a_1)
                                         _033_ (net)
                  0.04    0.00    0.55 ^ _561_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _561_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _537_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[8] (net)
                  0.06    0.00    0.33 ^ _401_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.43 ^ _401_/X (sky130_fd_sc_hd__or2_1)
                                         _152_ (net)
                  0.05    0.00    0.43 ^ _402_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.13    0.55 ^ _402_/X (sky130_fd_sc_hd__o211a_1)
                                         _009_ (net)
                  0.04    0.00    0.55 ^ _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _582_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _582_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _582_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _582_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[53] (net)
                  0.07    0.00    0.34 ^ _505_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.44 ^ _505_/X (sky130_fd_sc_hd__or2_1)
                                         _211_ (net)
                  0.05    0.00    0.44 ^ _506_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.55 ^ _506_/X (sky130_fd_sc_hd__o211a_1)
                                         _054_ (net)
                  0.03    0.00    0.55 ^ _582_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _582_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _560_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _560_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _560_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _560_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[31] (net)
                  0.07    0.00    0.34 ^ _455_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _455_/X (sky130_fd_sc_hd__or2_1)
                                         _183_ (net)
                  0.04    0.00    0.43 ^ _456_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.55 ^ _456_/X (sky130_fd_sc_hd__o211a_1)
                                         _032_ (net)
                  0.04    0.00    0.55 ^ _560_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _560_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _546_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _546_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _546_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _546_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[17] (net)
                  0.06    0.00    0.33 ^ _421_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.43 ^ _421_/X (sky130_fd_sc_hd__or2_1)
                                         _163_ (net)
                  0.05    0.00    0.43 ^ _422_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.13    0.55 ^ _422_/X (sky130_fd_sc_hd__o211a_1)
                                         _018_ (net)
                  0.05    0.00    0.55 ^ _546_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _546_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _580_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _580_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _580_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _580_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[51] (net)
                  0.06    0.00    0.34 ^ _501_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.43 ^ _501_/X (sky130_fd_sc_hd__or2_1)
                                         _209_ (net)
                  0.05    0.00    0.43 ^ _502_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.55 ^ _502_/X (sky130_fd_sc_hd__o211a_1)
                                         _052_ (net)
                  0.04    0.00    0.55 ^ _580_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _580_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _542_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[13] (net)
                  0.06    0.00    0.33 ^ _413_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.42 ^ _413_/X (sky130_fd_sc_hd__or2_1)
                                         _159_ (net)
                  0.04    0.00    0.42 ^ _414_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.13    0.55 ^ _414_/X (sky130_fd_sc_hd__o211a_1)
                                         _014_ (net)
                  0.05    0.00    0.55 ^ _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _594_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _594_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _594_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.35    0.35 ^ _594_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[0] (net)
                  0.07    0.00    0.35 ^ _528_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.10    0.44 ^ _528_/X (sky130_fd_sc_hd__or2_1)
                                         _222_ (net)
                  0.04    0.00    0.44 ^ _529_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.56 ^ _529_/X (sky130_fd_sc_hd__o211a_1)
                                         _066_ (net)
                  0.03    0.00    0.56 ^ _594_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _594_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _563_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _563_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _563_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.33    0.33 ^ _563_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[34] (net)
                  0.06    0.00    0.33 ^ _461_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _461_/X (sky130_fd_sc_hd__or2_1)
                                         _186_ (net)
                  0.04    0.00    0.43 ^ _462_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.13    0.55 ^ _462_/X (sky130_fd_sc_hd__o211a_1)
                                         _035_ (net)
                  0.05    0.00    0.55 ^ _563_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _563_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _588_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _588_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _588_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _588_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[59] (net)
                  0.06    0.00    0.33 ^ _517_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.43 ^ _517_/X (sky130_fd_sc_hd__or2_1)
                                         _217_ (net)
                  0.05    0.00    0.43 ^ _518_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.13    0.55 ^ _518_/X (sky130_fd_sc_hd__o211a_1)
                                         _060_ (net)
                  0.05    0.00    0.55 ^ _588_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _588_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _551_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _551_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _551_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _551_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[22] (net)
                  0.06    0.00    0.34 ^ _434_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _434_/X (sky130_fd_sc_hd__or2_1)
                                         _171_ (net)
                  0.04    0.00    0.43 ^ _435_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.13    0.55 ^ _435_/X (sky130_fd_sc_hd__o211a_1)
                                         _023_ (net)
                  0.05    0.00    0.55 ^ _551_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _551_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _538_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[9] (net)
                  0.06    0.00    0.33 ^ _403_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.43 ^ _403_/X (sky130_fd_sc_hd__or2_1)
                                         _153_ (net)
                  0.05    0.00    0.43 ^ _404_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.13    0.56 ^ _404_/X (sky130_fd_sc_hd__o211a_1)
                                         _010_ (net)
                  0.04    0.00    0.56 ^ _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _587_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _587_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _587_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _587_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[58] (net)
                  0.07    0.00    0.34 ^ _515_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.44 ^ _515_/X (sky130_fd_sc_hd__or2_1)
                                         _216_ (net)
                  0.05    0.00    0.44 ^ _516_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.56 ^ _516_/X (sky130_fd_sc_hd__o211a_1)
                                         _059_ (net)
                  0.04    0.00    0.56 ^ _587_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _587_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ _535_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[6] (net)
                  0.05    0.00    0.33 ^ _395_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.42 ^ _395_/X (sky130_fd_sc_hd__or2_1)
                                         _148_ (net)
                  0.05    0.00    0.42 ^ _396_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.13    0.55 ^ _396_/X (sky130_fd_sc_hd__o211a_1)
                                         _007_ (net)
                  0.05    0.00    0.56 ^ _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _581_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _581_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _581_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _581_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[52] (net)
                  0.06    0.00    0.34 ^ _503_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _503_/X (sky130_fd_sc_hd__or2_1)
                                         _210_ (net)
                  0.04    0.00    0.43 ^ _504_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.13    0.56 ^ _504_/X (sky130_fd_sc_hd__o211a_1)
                                         _053_ (net)
                  0.05    0.00    0.56 ^ _581_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _581_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _550_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _550_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _550_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.33    0.33 ^ _550_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[21] (net)
                  0.06    0.00    0.34 ^ _432_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.09    0.43 ^ _432_/X (sky130_fd_sc_hd__or2_1)
                                         _170_ (net)
                  0.05    0.00    0.43 ^ _433_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.13    0.56 ^ _433_/X (sky130_fd_sc_hd__o211a_1)
                                         _022_ (net)
                  0.05    0.00    0.56 ^ _550_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _550_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _592_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _592_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _592_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _592_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[63] (net)
                  0.07    0.00    0.34 ^ _525_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.10    0.44 ^ _525_/X (sky130_fd_sc_hd__or2_1)
                                         _221_ (net)
                  0.04    0.00    0.44 ^ _526_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.56 ^ _526_/X (sky130_fd_sc_hd__o211a_1)
                                         _064_ (net)
                  0.04    0.00    0.56 ^ _592_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _592_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _559_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _559_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _559_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _559_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[30] (net)
                  0.06    0.00    0.33 ^ _452_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.04    0.09    0.43 ^ _452_/X (sky130_fd_sc_hd__or2_1)
                                         _181_ (net)
                  0.04    0.00    0.43 ^ _453_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.13    0.56 ^ _453_/X (sky130_fd_sc_hd__o211a_1)
                                         _031_ (net)
                  0.05    0.00    0.56 ^ _559_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.56   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _559_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _575_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _575_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _575_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.35    0.35 ^ _575_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[46] (net)
                  0.08    0.00    0.35 ^ _488_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.45 ^ _488_/X (sky130_fd_sc_hd__or2_1)
                                         _201_ (net)
                  0.05    0.00    0.45 ^ _489_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.11    0.57 ^ _489_/X (sky130_fd_sc_hd__o211a_1)
                                         _047_ (net)
                  0.03    0.00    0.57 ^ _575_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _575_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _584_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _584_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _584_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _584_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[55] (net)
                  0.07    0.00    0.34 ^ _509_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.10    0.44 ^ _509_/X (sky130_fd_sc_hd__or2_1)
                                         _213_ (net)
                  0.05    0.00    0.44 ^ _510_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.13    0.57 ^ _510_/X (sky130_fd_sc_hd__o211a_1)
                                         _056_ (net)
                  0.05    0.00    0.57 ^ _584_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _584_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _591_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _591_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _591_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.35    0.35 ^ _591_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[62] (net)
                  0.07    0.00    0.35 ^ _523_/B (sky130_fd_sc_hd__or2_1)
     1    0.01    0.06    0.11    0.45 ^ _523_/X (sky130_fd_sc_hd__or2_1)
                                         _220_ (net)
                  0.06    0.00    0.45 ^ _524_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.12    0.57 ^ _524_/X (sky130_fd_sc_hd__o211a_1)
                                         _063_ (net)
                  0.04    0.00    0.57 ^ _591_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.57   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _591_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: datain[27] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[27] (in)
                                         datain[27] (net)
                  0.01    0.00    5.00 v input29/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.09 v input29/X (sky130_fd_sc_hd__clkbuf_2)
                                         net29 (net)
                  0.05    0.00    5.09 v submodule.sram0/din0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.09   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.09   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[48] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[48] (in)
                                         datain[48] (net)
                  0.01    0.00    5.00 v input52/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.09 v input52/X (sky130_fd_sc_hd__clkbuf_2)
                                         net52 (net)
                  0.05    0.00    5.09 v submodule.sram1/din0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.09   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.09   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[49] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[49] (in)
                                         datain[49] (net)
                  0.01    0.00    5.00 v input53/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.09 v input53/X (sky130_fd_sc_hd__clkbuf_2)
                                         net53 (net)
                  0.05    0.00    5.09 v submodule.sram1/din0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.09   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.09   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[41] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[41] (in)
                                         datain[41] (net)
                  0.01    0.00    5.00 v input45/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input45/X (sky130_fd_sc_hd__clkbuf_2)
                                         net45 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[42] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[42] (in)
                                         datain[42] (net)
                  0.01    0.00    5.00 v input46/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input46/X (sky130_fd_sc_hd__clkbuf_2)
                                         net46 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[32] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[32] (in)
                                         datain[32] (net)
                  0.01    0.00    5.00 v input35/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input35/X (sky130_fd_sc_hd__clkbuf_2)
                                         net35 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[40] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[40] (in)
                                         datain[40] (net)
                  0.01    0.00    5.00 v input44/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input44/X (sky130_fd_sc_hd__clkbuf_2)
                                         net44 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[33] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[33] (in)
                                         datain[33] (net)
                  0.01    0.00    5.00 v input36/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input36/X (sky130_fd_sc_hd__clkbuf_2)
                                         net36 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[59] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[59] (in)
                                         datain[59] (net)
                  0.01    0.00    5.00 v input64/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input64/X (sky130_fd_sc_hd__clkbuf_2)
                                         net64 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[34] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[34] (in)
                                         datain[34] (net)
                  0.01    0.00    5.00 v input37/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input37/X (sky130_fd_sc_hd__clkbuf_2)
                                         net37 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[39] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[39] (in)
                                         datain[39] (net)
                  0.01    0.00    5.00 v input42/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input42/X (sky130_fd_sc_hd__clkbuf_2)
                                         net42 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[60] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[60] (in)
                                         datain[60] (net)
                  0.01    0.00    5.00 v input66/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input66/X (sky130_fd_sc_hd__clkbuf_2)
                                         net66 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[35] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[35] (in)
                                         datain[35] (net)
                  0.01    0.00    5.00 v input38/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input38/X (sky130_fd_sc_hd__clkbuf_2)
                                         net38 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[52] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[52] (in)
                                         datain[52] (net)
                  0.01    0.00    5.00 v input57/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input57/X (sky130_fd_sc_hd__clkbuf_2)
                                         net57 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[19] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[19] (in)
                                         datain[19] (net)
                  0.01    0.00    5.00 v input20/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input20/X (sky130_fd_sc_hd__clkbuf_2)
                                         net20 (net)
                  0.05    0.00    5.10 v submodule.sram0/din0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[38] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[38] (in)
                                         datain[38] (net)
                  0.01    0.00    5.00 v input41/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input41/X (sky130_fd_sc_hd__clkbuf_2)
                                         net41 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[21] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[21] (in)
                                         datain[21] (net)
                  0.01    0.00    5.00 v input23/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input23/X (sky130_fd_sc_hd__clkbuf_2)
                                         net23 (net)
                  0.05    0.00    5.10 v submodule.sram0/din0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[45] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[45] (in)
                                         datain[45] (net)
                  0.01    0.00    5.00 v input49/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input49/X (sky130_fd_sc_hd__clkbuf_2)
                                         net49 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[61] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[61] (in)
                                         datain[61] (net)
                  0.01    0.00    5.00 v input67/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input67/X (sky130_fd_sc_hd__clkbuf_2)
                                         net67 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[36] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[36] (in)
                                         datain[36] (net)
                  0.01    0.00    5.00 v input39/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input39/X (sky130_fd_sc_hd__clkbuf_2)
                                         net39 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: write_allow[4] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v write_allow[4] (in)
                                         write_allow[4] (net)
                  0.01    0.00    5.00 v input80/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input80/X (sky130_fd_sc_hd__clkbuf_2)
                                         net80 (net)
                  0.05    0.00    5.10 v submodule.sram1/wmask0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[54] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[54] (in)
                                         datain[54] (net)
                  0.01    0.00    5.00 v input59/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input59/X (sky130_fd_sc_hd__clkbuf_2)
                                         net59 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[50] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[50] (in)
                                         datain[50] (net)
                  0.01    0.00    5.00 v input55/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input55/X (sky130_fd_sc_hd__clkbuf_2)
                                         net55 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[37] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[37] (in)
                                         datain[37] (net)
                  0.01    0.00    5.00 v input40/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input40/X (sky130_fd_sc_hd__clkbuf_2)
                                         net40 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[62] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[62] (in)
                                         datain[62] (net)
                  0.01    0.00    5.00 v input68/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input68/X (sky130_fd_sc_hd__clkbuf_2)
                                         net68 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: write_allow[5] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v write_allow[5] (in)
                                         write_allow[5] (net)
                  0.01    0.00    5.00 v input81/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input81/X (sky130_fd_sc_hd__clkbuf_2)
                                         net81 (net)
                  0.05    0.00    5.10 v submodule.sram1/wmask0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[53] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[53] (in)
                                         datain[53] (net)
                  0.01    0.00    5.00 v input58/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input58/X (sky130_fd_sc_hd__clkbuf_2)
                                         net58 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[24] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[24] (in)
                                         datain[24] (net)
                  0.01    0.00    5.00 v input26/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input26/X (sky130_fd_sc_hd__clkbuf_2)
                                         net26 (net)
                  0.05    0.00    5.10 v submodule.sram0/din0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[47] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[47] (in)
                                         datain[47] (net)
                  0.01    0.00    5.01 v input51/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input51/X (sky130_fd_sc_hd__clkbuf_2)
                                         net51 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[55] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[55] (in)
                                         datain[55] (net)
                  0.01    0.00    5.01 v input60/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input60/X (sky130_fd_sc_hd__clkbuf_2)
                                         net60 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[63] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[63] (in)
                                         datain[63] (net)
                  0.01    0.00    5.01 v input69/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input69/X (sky130_fd_sc_hd__clkbuf_2)
                                         net69 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: write_allow[6] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v write_allow[6] (in)
                                         write_allow[6] (net)
                  0.01    0.00    5.01 v input82/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input82/X (sky130_fd_sc_hd__clkbuf_2)
                                         net82 (net)
                  0.05    0.00    5.10 v submodule.sram1/wmask0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[51] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[51] (in)
                                         datain[51] (net)
                  0.01    0.00    5.01 v input56/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input56/X (sky130_fd_sc_hd__clkbuf_2)
                                         net56 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: write_allow[7] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v write_allow[7] (in)
                                         write_allow[7] (net)
                  0.01    0.00    5.01 v input83/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input83/X (sky130_fd_sc_hd__clkbuf_2)
                                         net83 (net)
                  0.05    0.00    5.10 v submodule.sram1/wmask0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


Startpoint: datain[58] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[58] (in)
                                         datain[58] (net)
                  0.01    0.00    5.01 v input63/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input63/X (sky130_fd_sc_hd__clkbuf_2)
                                         net63 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.91   slack (MET)


Startpoint: datain[57] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[57] (in)
                                         datain[57] (net)
                  0.01    0.00    5.01 v input62/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input62/X (sky130_fd_sc_hd__clkbuf_2)
                                         net62 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.91   slack (MET)


Startpoint: datain[56] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.01    0.01    5.01 v datain[56] (in)
                                         datain[56] (net)
                  0.01    0.00    5.01 v input61/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.04    0.09    5.10 v input61/X (sky130_fd_sc_hd__clkbuf_2)
                                         net61 (net)
                  0.05    0.00    5.10 v submodule.sram1/din0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.10   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.10   data arrival time
-----------------------------------------------------------------------------
                                  4.91   slack (MET)


Startpoint: datain[18] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[18] (in)
                                         datain[18] (net)
                  0.02    0.00    5.01 ^ input19/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.10    0.11    5.12 ^ input19/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net19 (net)
                  0.13    0.00    5.12 ^ submodule.sram0/din0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                  4.92   slack (MET)


Startpoint: datain[31] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[31] (in)
                                         datain[31] (net)
                  0.02    0.00    5.01 ^ input34/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.10    0.11    5.12 ^ input34/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net34 (net)
                  0.13    0.00    5.12 ^ submodule.sram0/din0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                  4.92   slack (MET)


Startpoint: datain[25] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[25] (in)
                                         datain[25] (net)
                  0.02    0.00    5.01 ^ input27/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.10    0.11    5.12 ^ input27/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net27 (net)
                  0.13    0.00    5.12 ^ submodule.sram0/din0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                  4.93   slack (MET)


Startpoint: datain[20] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[20] (in)
                                         datain[20] (net)
                  0.02    0.00    5.01 ^ input22/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.10    0.11    5.12 ^ input22/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net22 (net)
                  0.13    0.00    5.12 ^ submodule.sram0/din0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                  4.93   slack (MET)


Startpoint: datain[26] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[26] (in)
                                         datain[26] (net)
                  0.02    0.00    5.01 ^ input28/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.10    0.11    5.12 ^ input28/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net28 (net)
                  0.13    0.00    5.12 ^ submodule.sram0/din0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                  4.93   slack (MET)


Startpoint: datain[46] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[46] (in)
                                         datain[46] (net)
                  0.01    0.00    5.00 v input50/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.02    0.08    0.12    5.13 v input50/X (sky130_fd_sc_hd__clkbuf_2)
                                         net50 (net)
                  0.10    0.00    5.13 v submodule.sram1/din0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.13   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                  4.94   slack (MET)


Startpoint: datain[44] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[44] (in)
                                         datain[44] (net)
                  0.01    0.00    5.00 v input48/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.02    0.08    0.13    5.13 v input48/X (sky130_fd_sc_hd__clkbuf_2)
                                         net48 (net)
                  0.11    0.00    5.13 v submodule.sram1/din0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.13   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                  4.94   slack (MET)


Startpoint: datain[43] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[43] (in)
                                         datain[43] (net)
                  0.01    0.00    5.01 v input47/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.02    0.08    0.13    5.13 v input47/X (sky130_fd_sc_hd__clkbuf_2)
                                         net47 (net)
                  0.11    0.00    5.13 v submodule.sram1/din0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.13   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                  4.94   slack (MET)


Startpoint: datain[10] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[10] (in)
                                         datain[10] (net)
                  0.01    0.00    5.00 v input11/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.02    0.08    0.13    5.13 v input11/X (sky130_fd_sc_hd__clkbuf_2)
                                         net11 (net)
                  0.11    0.00    5.14 v submodule.sram0/din0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.14   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.14   data arrival time
-----------------------------------------------------------------------------
                                  4.94   slack (MET)


Startpoint: datain[3] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[3] (in)
                                         datain[3] (net)
                  0.01    0.00    5.00 v input43/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.16 v input43/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net43 (net)
                  0.12    0.00    5.17 v submodule.sram0/din0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.97   slack (MET)


Startpoint: datain[6] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[6] (in)
                                         datain[6] (net)
                  0.01    0.00    5.01 v input70/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input70/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net70 (net)
                  0.12    0.00    5.17 v submodule.sram0/din0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.97   slack (MET)


Startpoint: datain[14] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[14] (in)
                                         datain[14] (net)
                  0.01    0.00    5.00 v input15/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input15/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net15 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.97   slack (MET)


Startpoint: datain[28] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[28] (in)
                                         datain[28] (net)
                  0.01    0.00    5.00 v input30/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input30/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net30 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.97   slack (MET)


Startpoint: datain[22] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[22] (in)
                                         datain[22] (net)
                  0.01    0.00    5.00 v input24/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input24/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net24 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.97   slack (MET)


Startpoint: datain[15] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[15] (in)
                                         datain[15] (net)
                  0.01    0.00    5.00 v input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[30] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[30] (in)
                                         datain[30] (net)
                  0.01    0.00    5.00 v input33/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input33/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net33 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[16] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[16] (in)
                                         datain[16] (net)
                  0.01    0.00    5.01 v input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.12    0.00    5.17 v submodule.sram0/din0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[23] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[23] (in)
                                         datain[23] (net)
                  0.01    0.00    5.00 v input25/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input25/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net25 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[1] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[1] (in)
                                         datain[1] (net)
                  0.01    0.00    5.00 v input21/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input21/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net21 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: write_allow[3] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v write_allow[3] (in)
                                         write_allow[3] (net)
                  0.01    0.00    5.01 v input79/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input79/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net79 (net)
                  0.12    0.00    5.17 v submodule.sram0/wmask0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[0] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[0] (in)
                                         datain[0] (net)
                  0.01    0.00    5.00 v input10/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input10/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net10 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: write_allow[0] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v write_allow[0] (in)
                                         write_allow[0] (net)
                  0.01    0.00    5.01 v input76/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input76/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net76 (net)
                  0.12    0.00    5.17 v submodule.sram0/wmask0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[7] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[7] (in)
                                         datain[7] (net)
                  0.01    0.00    5.00 v input71/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.10    0.16    5.17 v input71/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net71 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[9] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[9] (in)
                                         datain[9] (net)
                  0.01    0.00    5.00 v input73/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input73/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net73 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[29] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[29] (in)
                                         datain[29] (net)
                  0.01    0.00    5.00 v input31/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.10    0.16    5.17 v input31/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net31 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[13] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[13] (in)
                                         datain[13] (net)
                  0.01    0.00    5.00 v input14/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input14/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net14 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[2] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[2] (in)
                                         datain[2] (net)
                  0.01    0.00    5.00 v input32/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input32/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net32 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[17] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[17] (in)
                                         datain[17] (net)
                  0.01    0.00    5.00 v input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[11] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[11] (in)
                                         datain[11] (net)
                  0.01    0.00    5.00 v input12/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input12/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net12 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: write_allow[1] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v write_allow[1] (in)
                                         write_allow[1] (net)
                  0.01    0.00    5.00 v input77/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.10    0.16    5.17 v input77/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net77 (net)
                  0.13    0.00    5.17 v submodule.sram0/wmask0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[4] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[4] (in)
                                         datain[4] (net)
                  0.01    0.00    5.00 v input54/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.10    0.16    5.17 v input54/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net54 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[8] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[8] (in)
                                         datain[8] (net)
                  0.01    0.00    5.01 v input72/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.09    0.16    5.17 v input72/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net72 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[5] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[5] (in)
                                         datain[5] (net)
                  0.01    0.00    5.01 v input65/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.10    0.17    5.17 v input65/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net65 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: datain[12] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[12] (in)
                                         datain[12] (net)
                  0.01    0.00    5.01 v input13/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.10    0.17    5.17 v input13/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net13 (net)
                  0.13    0.00    5.17 v submodule.sram0/din0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: write_allow[2] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v write_allow[2] (in)
                                         write_allow[2] (net)
                  0.01    0.00    5.01 v input78/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.10    0.17    5.17 v input78/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net78 (net)
                  0.13    0.00    5.17 v submodule.sram0/wmask0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: addr[3] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.03    0.02    5.02 ^ addr[3] (in)
                                         addr[3] (net)
                  0.03    0.00    5.02 ^ input4/A (sky130_fd_sc_hd__buf_6)
     2    0.01    0.03    0.08    5.10 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                         net4 (net)
                  0.03    0.00    5.10 ^ load_slew214/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.03    0.08    5.18 ^ load_slew214/X (sky130_fd_sc_hd__buf_6)
                                         net214 (net)
                  0.04    0.00    5.18 ^ submodule.sram0/addr0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.18   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.18   data arrival time
-----------------------------------------------------------------------------
                                  4.98   slack (MET)


Startpoint: addr[3] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.03    0.02    5.02 ^ addr[3] (in)
                                         addr[3] (net)
                  0.03    0.00    5.02 ^ input4/A (sky130_fd_sc_hd__buf_6)
     2    0.01    0.03    0.08    5.10 ^ input4/X (sky130_fd_sc_hd__buf_6)
                                         net4 (net)
                  0.03    0.00    5.10 ^ load_slew10/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.01    0.03    0.10    5.20 ^ load_slew10/X (sky130_fd_sc_hd__clkbuf_8)
                                         net248 (net)
                  0.04    0.00    5.20 ^ submodule.sram1/addr0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                  5.01   slack (MET)


Startpoint: we (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v we (in)
                                         we (net)
                  0.01    0.00    5.00 v input75/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.07    0.14    5.15 v input75/X (sky130_fd_sc_hd__buf_2)
                                         net75 (net)
                  0.07    0.00    5.15 v _243_/A (sky130_fd_sc_hd__inv_8)
     2    0.01    0.04    0.06    5.21 ^ _243_/Y (sky130_fd_sc_hd__inv_8)
                                         _001_ (net)
                  0.05    0.00    5.21 ^ submodule.sram0/web0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.21   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.21   data arrival time
-----------------------------------------------------------------------------
                                  5.01   slack (MET)


Startpoint: we (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v we (in)
                                         we (net)
                  0.01    0.00    5.00 v input75/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.07    0.14    5.15 v input75/X (sky130_fd_sc_hd__buf_2)
                                         net75 (net)
                  0.07    0.00    5.15 v _243_/A (sky130_fd_sc_hd__inv_8)
     2    0.01    0.04    0.06    5.21 ^ _243_/Y (sky130_fd_sc_hd__inv_8)
                                         _001_ (net)
                  0.05    0.00    5.21 ^ submodule.sram1/web0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.21   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.21   data arrival time
-----------------------------------------------------------------------------
                                  5.01   slack (MET)


Startpoint: addr[0] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.05    0.03    5.03 ^ addr[0] (in)
                                         addr[0] (net)
                  0.05    0.00    5.03 ^ input1/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.11    5.14 ^ input1/X (sky130_fd_sc_hd__clkbuf_16)
                                         net1 (net)
                  0.03    0.00    5.14 ^ wire217/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.03    0.08    5.21 ^ wire217/X (sky130_fd_sc_hd__buf_6)
                                         net217 (net)
                  0.04    0.00    5.21 ^ submodule.sram1/addr0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.21   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.21   data arrival time
-----------------------------------------------------------------------------
                                  5.02   slack (MET)


Startpoint: addr[0] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[0] (in)
                                         addr[0] (net)
                  0.02    0.00    5.01 v input1/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.12    5.13 v input1/X (sky130_fd_sc_hd__clkbuf_16)
                                         net1 (net)
                  0.03    0.00    5.13 v load_slew218/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.05    0.09    5.22 v load_slew218/X (sky130_fd_sc_hd__buf_1)
                                         net218 (net)
                  0.07    0.00    5.22 v submodule.sram0/addr0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.22   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.22   data arrival time
-----------------------------------------------------------------------------
                                  5.03   slack (MET)


Startpoint: addr[1] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[1] (in)
                                         addr[1] (net)
                  0.02    0.00    5.01 v input2/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.07    0.13    5.14 v input2/X (sky130_fd_sc_hd__buf_6)
                                         net2 (net)
                  0.07    0.01    5.15 v load_slew216/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.02    0.12    5.27 v load_slew216/X (sky130_fd_sc_hd__buf_6)
                                         net216 (net)
                  0.03    0.00    5.27 v submodule.sram0/addr0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.27   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.27   data arrival time
-----------------------------------------------------------------------------
                                  5.07   slack (MET)


Startpoint: addr[2] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[2] (in)
                                         addr[2] (net)
                  0.02    0.00    5.01 v input3/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.07    0.13    5.14 v input3/X (sky130_fd_sc_hd__buf_6)
                                         net3 (net)
                  0.07    0.01    5.15 v load_slew215/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.02    0.12    5.27 v load_slew215/X (sky130_fd_sc_hd__buf_6)
                                         net215 (net)
                  0.03    0.00    5.27 v submodule.sram0/addr0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.27   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.27   data arrival time
-----------------------------------------------------------------------------
                                  5.07   slack (MET)


Startpoint: addr[4] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[4] (in)
                                         addr[4] (net)
                  0.02    0.00    5.01 v input5/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.07    0.13    5.14 v input5/X (sky130_fd_sc_hd__buf_6)
                                         net5 (net)
                  0.07    0.01    5.15 v load_slew213/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.02    0.12    5.27 v load_slew213/X (sky130_fd_sc_hd__buf_6)
                                         net213 (net)
                  0.03    0.00    5.27 v submodule.sram0/addr0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.27   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.27   data arrival time
-----------------------------------------------------------------------------
                                  5.07   slack (MET)


Startpoint: addr[5] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[5] (in)
                                         addr[5] (net)
                  0.02    0.00    5.01 v input6/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.07    0.13    5.14 v input6/X (sky130_fd_sc_hd__buf_6)
                                         net6 (net)
                  0.07    0.01    5.15 v load_slew212/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.02    0.12    5.27 v load_slew212/X (sky130_fd_sc_hd__buf_6)
                                         net212 (net)
                  0.03    0.00    5.27 v submodule.sram0/addr0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.27   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.27   data arrival time
-----------------------------------------------------------------------------
                                  5.07   slack (MET)


Startpoint: addr[6] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[6] (in)
                                         addr[6] (net)
                  0.02    0.00    5.01 v input7/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.07    0.14    5.14 v input7/X (sky130_fd_sc_hd__buf_6)
                                         net7 (net)
                  0.07    0.01    5.15 v load_slew211/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.02    0.12    5.27 v load_slew211/X (sky130_fd_sc_hd__buf_6)
                                         net211 (net)
                  0.03    0.00    5.27 v submodule.sram0/addr0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.27   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.27   data arrival time
-----------------------------------------------------------------------------
                                  5.08   slack (MET)


Startpoint: addr[7] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[7] (in)
                                         addr[7] (net)
                  0.02    0.00    5.01 v input8/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.07    0.14    5.14 v input8/X (sky130_fd_sc_hd__buf_6)
                                         net8 (net)
                  0.07    0.01    5.15 v load_slew6/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.02    0.12    5.27 v load_slew6/X (sky130_fd_sc_hd__buf_6)
                                         net244 (net)
                  0.03    0.00    5.27 v submodule.sram1/addr0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.27   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.27   data arrival time
-----------------------------------------------------------------------------
                                  5.08   slack (MET)


Startpoint: addr[7] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[7] (in)
                                         addr[7] (net)
                  0.02    0.00    5.01 v input8/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.07    0.14    5.14 v input8/X (sky130_fd_sc_hd__buf_6)
                                         net8 (net)
                  0.07    0.01    5.15 v load_slew210/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.02    0.12    5.27 v load_slew210/X (sky130_fd_sc_hd__buf_6)
                                         net210 (net)
                  0.03    0.00    5.27 v submodule.sram0/addr0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.27   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.27   data arrival time
-----------------------------------------------------------------------------
                                  5.08   slack (MET)


Startpoint: addr[1] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[1] (in)
                                         addr[1] (net)
                  0.02    0.00    5.01 v input2/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.07    0.13    5.14 v input2/X (sky130_fd_sc_hd__buf_6)
                                         net2 (net)
                  0.07    0.01    5.15 v load_slew12/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.01    0.03    0.13    5.28 v load_slew12/X (sky130_fd_sc_hd__clkbuf_8)
                                         net250 (net)
                  0.04    0.00    5.28 v submodule.sram1/addr0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.28   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.28   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: addr[2] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[2] (in)
                                         addr[2] (net)
                  0.02    0.00    5.01 v input3/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.07    0.13    5.14 v input3/X (sky130_fd_sc_hd__buf_6)
                                         net3 (net)
                  0.07    0.01    5.15 v load_slew11/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.01    0.03    0.13    5.28 v load_slew11/X (sky130_fd_sc_hd__clkbuf_8)
                                         net249 (net)
                  0.04    0.00    5.28 v submodule.sram1/addr0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.28   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.28   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: addr[4] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[4] (in)
                                         addr[4] (net)
                  0.02    0.00    5.01 v input5/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.07    0.13    5.14 v input5/X (sky130_fd_sc_hd__buf_6)
                                         net5 (net)
                  0.07    0.01    5.15 v load_slew9/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.01    0.03    0.13    5.29 v load_slew9/X (sky130_fd_sc_hd__clkbuf_8)
                                         net247 (net)
                  0.04    0.00    5.29 v submodule.sram1/addr0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.29   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.29   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: addr[5] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[5] (in)
                                         addr[5] (net)
                  0.02    0.00    5.01 v input6/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.07    0.13    5.14 v input6/X (sky130_fd_sc_hd__buf_6)
                                         net6 (net)
                  0.07    0.01    5.15 v load_slew8/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.01    0.03    0.14    5.29 v load_slew8/X (sky130_fd_sc_hd__clkbuf_8)
                                         net246 (net)
                  0.04    0.00    5.29 v submodule.sram1/addr0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.29   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.29   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: addr[6] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[6] (in)
                                         addr[6] (net)
                  0.02    0.00    5.01 v input7/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.07    0.14    5.14 v input7/X (sky130_fd_sc_hd__buf_6)
                                         net7 (net)
                  0.07    0.01    5.15 v load_slew7/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.01    0.03    0.14    5.29 v load_slew7/X (sky130_fd_sc_hd__clkbuf_8)
                                         net245 (net)
                  0.04    0.00    5.29 v submodule.sram1/addr0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.29   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.29   data arrival time
-----------------------------------------------------------------------------
                                  5.09   slack (MET)


Startpoint: cs (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.04    0.03    5.03 ^ cs (in)
                                         cs (net)
                  0.04    0.00    5.03 ^ input9/A (sky130_fd_sc_hd__buf_8)
     2    0.01    0.03    0.09    5.11 ^ input9/X (sky130_fd_sc_hd__buf_8)
                                         net9 (net)
                  0.03    0.00    5.11 ^ _244_/A (sky130_fd_sc_hd__inv_2)
     3    0.03    0.06    0.06    5.17 v _244_/Y (sky130_fd_sc_hd__inv_2)
                                         _067_ (net)
                  0.06    0.00    5.17 v _245_/A (sky130_fd_sc_hd__buf_12)
     2    0.01    0.02    0.12    5.29 v _245_/X (sky130_fd_sc_hd__buf_12)
                                         _000_ (net)
                  0.03    0.00    5.29 v submodule.sram1/csb0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.29   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.29   data arrival time
-----------------------------------------------------------------------------
                                  5.10   slack (MET)


Startpoint: cs (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.04    0.03    5.03 ^ cs (in)
                                         cs (net)
                  0.04    0.00    5.03 ^ input9/A (sky130_fd_sc_hd__buf_8)
     2    0.01    0.03    0.09    5.11 ^ input9/X (sky130_fd_sc_hd__buf_8)
                                         net9 (net)
                  0.03    0.00    5.11 ^ _244_/A (sky130_fd_sc_hd__inv_2)
     3    0.03    0.06    0.06    5.17 v _244_/Y (sky130_fd_sc_hd__inv_2)
                                         _067_ (net)
                  0.06    0.00    5.17 v _245_/A (sky130_fd_sc_hd__buf_12)
     2    0.01    0.02    0.12    5.29 v _245_/X (sky130_fd_sc_hd__buf_12)
                                         _000_ (net)
                  0.02    0.00    5.29 v fanout148/A (sky130_fd_sc_hd__buf_4)
    10    0.03    0.05    0.14    5.44 v fanout148/X (sky130_fd_sc_hd__buf_4)
                                         net148 (net)
                  0.07    0.00    5.44 v submodule.sram0/csb0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.44   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.06    0.19   library hold time
                                  0.19   data required time
-----------------------------------------------------------------------------
                                  0.19   data required time
                                 -5.44   data arrival time
-----------------------------------------------------------------------------
                                  5.24   slack (MET)


Startpoint: cs (input port clocked by clk)
Endpoint: _593_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.04    0.03    5.03 ^ cs (in)
                                         cs (net)
                  0.04    0.00    5.03 ^ input9/A (sky130_fd_sc_hd__buf_8)
     2    0.01    0.03    0.09    5.11 ^ input9/X (sky130_fd_sc_hd__buf_8)
                                         net9 (net)
                  0.03    0.00    5.11 ^ _244_/A (sky130_fd_sc_hd__inv_2)
     3    0.03    0.06    0.06    5.17 v _244_/Y (sky130_fd_sc_hd__inv_2)
                                         _067_ (net)
                  0.06    0.00    5.17 v _245_/A (sky130_fd_sc_hd__buf_12)
     2    0.01    0.02    0.12    5.29 v _245_/X (sky130_fd_sc_hd__buf_12)
                                         _000_ (net)
                  0.02    0.00    5.29 v fanout148/A (sky130_fd_sc_hd__buf_4)
    10    0.03    0.05    0.14    5.44 v fanout148/X (sky130_fd_sc_hd__buf_4)
                                         net148 (net)
                  0.05    0.00    5.44 v _527_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.06    5.50 ^ _527_/Y (sky130_fd_sc_hd__nand2_1)
                                         _065_ (net)
                  0.05    0.00    5.50 ^ _593_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.50   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _593_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -5.50   data arrival time
-----------------------------------------------------------------------------
                                  5.27   slack (MET)


Startpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ _536_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[7] (net)
                  0.05    0.00    0.32 ^ _262_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.43 ^ _262_/X (sky130_fd_sc_hd__mux2_1)
                                         _077_ (net)
                  0.04    0.00    0.43 ^ _263_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.50 ^ _263_/X (sky130_fd_sc_hd__buf_1)
                                         net145 (net)
                  0.04    0.00    0.50 ^ output145/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.68 ^ output145/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[7] (net)
                  0.11    0.00    0.68 ^ dataout[7] (out)
                                  0.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  5.43   slack (MET)


Startpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ _541_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[12] (net)
                  0.05    0.00    0.33 ^ _273_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ _273_/X (sky130_fd_sc_hd__mux2_1)
                                         _083_ (net)
                  0.04    0.00    0.44 ^ _274_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.51 ^ _274_/X (sky130_fd_sc_hd__buf_1)
                                         net87 (net)
                  0.04    0.00    0.51 ^ output87/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.68 ^ output87/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[12] (net)
                  0.11    0.00    0.68 ^ dataout[12] (out)
                                  0.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  5.43   slack (MET)


Startpoint: _546_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _546_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _546_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[17] (net)
                  0.06    0.00    0.33 ^ _283_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ _283_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.04    0.00    0.44 ^ _284_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.51 ^ _284_/X (sky130_fd_sc_hd__buf_1)
                                         net92 (net)
                  0.04    0.00    0.51 ^ output92/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.68 ^ output92/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[17] (net)
                  0.11    0.00    0.68 ^ dataout[17] (out)
                                  0.68   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  5.43   slack (MET)


Startpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ _535_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[6] (net)
                  0.05    0.00    0.33 ^ _260_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _076_ (net)
                  0.04    0.00    0.44 ^ _261_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.51 ^ _261_/X (sky130_fd_sc_hd__buf_1)
                                         net144 (net)
                  0.04    0.00    0.51 ^ output144/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.69 ^ output144/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[6] (net)
                  0.11    0.00    0.69 ^ dataout[6] (out)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)


Startpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _545_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[16] (net)
                  0.06    0.00    0.33 ^ _281_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _281_/X (sky130_fd_sc_hd__mux2_1)
                                         _087_ (net)
                  0.04    0.00    0.45 ^ _282_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _282_/X (sky130_fd_sc_hd__buf_1)
                                         net91 (net)
                  0.04    0.00    0.52 ^ output91/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.69 ^ output91/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[16] (net)
                  0.11    0.00    0.69 ^ dataout[16] (out)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)


Startpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.33    0.33 ^ _533_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[4] (net)
                  0.06    0.00    0.33 ^ _256_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _256_/X (sky130_fd_sc_hd__mux2_1)
                                         _074_ (net)
                  0.04    0.00    0.45 ^ _257_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _257_/X (sky130_fd_sc_hd__buf_1)
                                         net128 (net)
                  0.04    0.00    0.52 ^ output128/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.69 ^ output128/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[4] (net)
                  0.11    0.00    0.69 ^ dataout[4] (out)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)


Startpoint: _555_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _555_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _555_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[26] (net)
                  0.06    0.00    0.33 ^ _302_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _302_/X (sky130_fd_sc_hd__mux2_1)
                                         _098_ (net)
                  0.04    0.00    0.45 ^ _303_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _303_/X (sky130_fd_sc_hd__buf_1)
                                         net102 (net)
                  0.04    0.00    0.52 ^ output102/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.69 ^ output102/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[26] (net)
                  0.11    0.00    0.69 ^ dataout[26] (out)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)


Startpoint: _548_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _548_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ _548_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[19] (net)
                  0.05    0.00    0.33 ^ _287_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.45 ^ _287_/X (sky130_fd_sc_hd__mux2_1)
                                         _090_ (net)
                  0.05    0.00    0.45 ^ _288_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _288_/X (sky130_fd_sc_hd__buf_1)
                                         net94 (net)
                  0.04    0.00    0.52 ^ output94/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.69 ^ output94/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[19] (net)
                  0.11    0.00    0.69 ^ dataout[19] (out)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.33    0.33 ^ _531_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[2] (net)
                  0.06    0.00    0.33 ^ _252_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.45 ^ _252_/X (sky130_fd_sc_hd__mux2_1)
                                         _072_ (net)
                  0.04    0.00    0.45 ^ _253_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _253_/X (sky130_fd_sc_hd__buf_1)
                                         net106 (net)
                  0.04    0.00    0.52 ^ output106/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.69 ^ output106/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[2] (net)
                  0.11    0.00    0.69 ^ dataout[2] (out)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)


Startpoint: _558_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _558_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _558_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[29] (net)
                  0.06    0.00    0.33 ^ _308_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _308_/X (sky130_fd_sc_hd__mux2_1)
                                         _101_ (net)
                  0.04    0.00    0.45 ^ _309_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _309_/X (sky130_fd_sc_hd__buf_1)
                                         net105 (net)
                  0.04    0.00    0.52 ^ output105/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.69 ^ output105/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[29] (net)
                  0.11    0.00    0.69 ^ dataout[29] (out)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)


Startpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _534_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[5] (net)
                  0.06    0.00    0.33 ^ _258_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.45 ^ _258_/X (sky130_fd_sc_hd__mux2_1)
                                         _075_ (net)
                  0.04    0.00    0.45 ^ _259_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _259_/X (sky130_fd_sc_hd__buf_1)
                                         net139 (net)
                  0.04    0.00    0.52 ^ output139/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.69 ^ output139/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[5] (net)
                  0.11    0.00    0.69 ^ dataout[5] (out)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _532_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[3] (net)
                  0.06    0.00    0.34 ^ _254_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.45 ^ _254_/X (sky130_fd_sc_hd__mux2_1)
                                         _073_ (net)
                  0.04    0.00    0.45 ^ _255_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _255_/X (sky130_fd_sc_hd__buf_1)
                                         net117 (net)
                  0.04    0.00    0.52 ^ output117/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.69 ^ output117/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[3] (net)
                  0.11    0.00    0.69 ^ dataout[3] (out)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)


Startpoint: _566_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[37] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _566_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ _566_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[37] (net)
                  0.05    0.00    0.32 ^ _325_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.06    0.13    0.45 ^ _325_/X (sky130_fd_sc_hd__mux2_1)
                                         _110_ (net)
                  0.06    0.00    0.45 ^ _326_/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.08    0.53 ^ _326_/X (sky130_fd_sc_hd__buf_6)
                                         net114 (net)
                  0.02    0.00    0.53 ^ output114/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.69 ^ output114/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[37] (net)
                  0.11    0.00    0.69 ^ dataout[37] (out)
                                  0.69   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  5.44   slack (MET)


Startpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _538_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[9] (net)
                  0.06    0.00    0.33 ^ _266_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.45 ^ _266_/X (sky130_fd_sc_hd__mux2_1)
                                         _079_ (net)
                  0.05    0.00    0.45 ^ _267_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _267_/X (sky130_fd_sc_hd__buf_1)
                                         net147 (net)
                  0.04    0.00    0.52 ^ output147/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.69 ^ output147/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[9] (net)
                  0.11    0.00    0.70 ^ dataout[9] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _549_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _549_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ _549_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[20] (net)
                  0.05    0.00    0.33 ^ _290_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.45 ^ _290_/X (sky130_fd_sc_hd__mux2_1)
                                         _092_ (net)
                  0.05    0.00    0.45 ^ _291_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _291_/X (sky130_fd_sc_hd__buf_1)
                                         net96 (net)
                  0.04    0.00    0.52 ^ output96/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.70 ^ output96/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[20] (net)
                  0.11    0.00    0.70 ^ dataout[20] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _552_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _552_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.33    0.33 ^ _552_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[23] (net)
                  0.06    0.00    0.33 ^ _296_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.45 ^ _296_/X (sky130_fd_sc_hd__mux2_1)
                                         _095_ (net)
                  0.05    0.00    0.45 ^ _297_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _297_/X (sky130_fd_sc_hd__buf_1)
                                         net99 (net)
                  0.04    0.00    0.52 ^ output99/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.70 ^ output99/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[23] (net)
                  0.11    0.00    0.70 ^ dataout[23] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _544_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[15] (net)
                  0.07    0.00    0.34 ^ _279_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _279_/X (sky130_fd_sc_hd__mux2_1)
                                         _086_ (net)
                  0.04    0.00    0.45 ^ _280_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _280_/X (sky130_fd_sc_hd__buf_1)
                                         net90 (net)
                  0.04    0.00    0.52 ^ output90/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.12    0.18    0.70 ^ output90/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[15] (net)
                  0.12    0.00    0.70 ^ dataout[15] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.33    0.33 ^ _539_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[10] (net)
                  0.06    0.00    0.33 ^ _269_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.45 ^ _269_/X (sky130_fd_sc_hd__mux2_1)
                                         _081_ (net)
                  0.05    0.00    0.45 ^ _270_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.53 ^ _270_/X (sky130_fd_sc_hd__buf_1)
                                         net85 (net)
                  0.04    0.00    0.53 ^ output85/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.70 ^ output85/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[10] (net)
                  0.11    0.00    0.70 ^ dataout[10] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _530_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[1] (net)
                  0.06    0.00    0.33 ^ _250_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.45 ^ _250_/X (sky130_fd_sc_hd__mux2_1)
                                         _071_ (net)
                  0.05    0.00    0.45 ^ _251_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _251_/X (sky130_fd_sc_hd__buf_1)
                                         net95 (net)
                  0.04    0.00    0.52 ^ output95/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.70 ^ output95/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[1] (net)
                  0.11    0.00    0.70 ^ dataout[1] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _540_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[11] (net)
                  0.06    0.00    0.33 ^ _271_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.45 ^ _271_/X (sky130_fd_sc_hd__mux2_1)
                                         _082_ (net)
                  0.05    0.00    0.45 ^ _272_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.52 ^ _272_/X (sky130_fd_sc_hd__buf_1)
                                         net86 (net)
                  0.04    0.00    0.52 ^ output86/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.70 ^ output86/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[11] (net)
                  0.11    0.00    0.70 ^ dataout[11] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _542_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[13] (net)
                  0.06    0.00    0.33 ^ _275_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.45 ^ _275_/X (sky130_fd_sc_hd__mux2_1)
                                         _084_ (net)
                  0.05    0.00    0.45 ^ _276_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.53 ^ _276_/X (sky130_fd_sc_hd__buf_1)
                                         net88 (net)
                  0.04    0.00    0.53 ^ output88/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.70 ^ output88/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[13] (net)
                  0.11    0.00    0.70 ^ dataout[13] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _547_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _547_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _547_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[18] (net)
                  0.06    0.00    0.34 ^ _285_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.45 ^ _285_/X (sky130_fd_sc_hd__mux2_1)
                                         _089_ (net)
                  0.04    0.00    0.45 ^ _286_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.53 ^ _286_/X (sky130_fd_sc_hd__buf_1)
                                         net93 (net)
                  0.04    0.00    0.53 ^ output93/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.70 ^ output93/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[18] (net)
                  0.11    0.00    0.70 ^ dataout[18] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _557_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _557_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _557_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[28] (net)
                  0.06    0.00    0.33 ^ _306_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.45 ^ _306_/X (sky130_fd_sc_hd__mux2_1)
                                         _100_ (net)
                  0.05    0.00    0.45 ^ _307_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.53 ^ _307_/X (sky130_fd_sc_hd__buf_1)
                                         net104 (net)
                  0.04    0.00    0.53 ^ output104/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.70 ^ output104/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[28] (net)
                  0.11    0.00    0.70 ^ dataout[28] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _570_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[41] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _570_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _570_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[41] (net)
                  0.07    0.00    0.34 ^ _334_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _334_/X (sky130_fd_sc_hd__mux2_1)
                                         _115_ (net)
                  0.04    0.00    0.45 ^ _335_/A (sky130_fd_sc_hd__buf_2)
     1    0.00    0.03    0.08    0.53 ^ _335_/X (sky130_fd_sc_hd__buf_2)
                                         net119 (net)
                  0.03    0.00    0.53 ^ output119/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.70 ^ output119/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[41] (net)
                  0.11    0.00    0.70 ^ dataout[41] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _556_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _556_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _556_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[27] (net)
                  0.06    0.00    0.34 ^ _304_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.45 ^ _304_/X (sky130_fd_sc_hd__mux2_1)
                                         _099_ (net)
                  0.05    0.00    0.45 ^ _305_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.53 ^ _305_/X (sky130_fd_sc_hd__buf_1)
                                         net103 (net)
                  0.04    0.00    0.53 ^ output103/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.70 ^ output103/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[27] (net)
                  0.11    0.00    0.70 ^ dataout[27] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _550_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _550_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.33    0.33 ^ _550_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[21] (net)
                  0.06    0.00    0.34 ^ _292_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.46 ^ _292_/X (sky130_fd_sc_hd__mux2_1)
                                         _093_ (net)
                  0.05    0.00    0.46 ^ _293_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.53 ^ _293_/X (sky130_fd_sc_hd__buf_1)
                                         net97 (net)
                  0.04    0.00    0.53 ^ output97/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.70 ^ output97/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[21] (net)
                  0.11    0.00    0.70 ^ dataout[21] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _553_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _553_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _553_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[24] (net)
                  0.06    0.00    0.33 ^ _298_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.45 ^ _298_/X (sky130_fd_sc_hd__mux2_1)
                                         _096_ (net)
                  0.05    0.00    0.45 ^ _299_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.53 ^ _299_/X (sky130_fd_sc_hd__buf_1)
                                         net100 (net)
                  0.04    0.00    0.53 ^ output100/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.12    0.18    0.70 ^ output100/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[24] (net)
                  0.12    0.00    0.70 ^ dataout[24] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _554_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _554_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _554_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[25] (net)
                  0.06    0.00    0.34 ^ _300_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.46 ^ _300_/X (sky130_fd_sc_hd__mux2_1)
                                         _097_ (net)
                  0.05    0.00    0.46 ^ _301_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.53 ^ _301_/X (sky130_fd_sc_hd__buf_1)
                                         net101 (net)
                  0.04    0.00    0.53 ^ output101/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.70 ^ output101/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[25] (net)
                  0.11    0.00    0.70 ^ dataout[25] (out)
                                  0.70   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  5.45   slack (MET)


Startpoint: _551_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _551_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _551_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[22] (net)
                  0.06    0.00    0.34 ^ _294_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.46 ^ _294_/X (sky130_fd_sc_hd__mux2_1)
                                         _094_ (net)
                  0.05    0.00    0.46 ^ _295_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.53 ^ _295_/X (sky130_fd_sc_hd__buf_1)
                                         net98 (net)
                  0.04    0.00    0.53 ^ output98/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.12    0.18    0.71 ^ output98/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[22] (net)
                  0.12    0.00    0.71 ^ dataout[22] (out)
                                  0.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  5.46   slack (MET)


Startpoint: _564_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[35] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _564_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ _564_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[35] (net)
                  0.05    0.00    0.32 ^ _321_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.44 ^ _321_/X (sky130_fd_sc_hd__mux2_1)
                                         _108_ (net)
                  0.05    0.00    0.44 ^ _322_/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.03    0.10    0.54 ^ _322_/X (sky130_fd_sc_hd__clkbuf_8)
                                         net112 (net)
                  0.03    0.00    0.54 ^ output112/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.71 ^ output112/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[35] (net)
                  0.11    0.00    0.71 ^ dataout[35] (out)
                                  0.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  5.46   slack (MET)


Startpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ _543_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[14] (net)
                  0.05    0.00    0.33 ^ _277_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ _277_/X (sky130_fd_sc_hd__mux2_1)
                                         _085_ (net)
                  0.04    0.00    0.44 ^ _278_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00    0.05    0.09    0.53 ^ _278_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net89 (net)
                  0.05    0.00    0.53 ^ output89/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.12    0.18    0.71 ^ output89/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[14] (net)
                  0.12    0.00    0.71 ^ dataout[14] (out)
                                  0.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  5.46   slack (MET)


Startpoint: _565_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[36] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _565_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.33 ^ _565_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[36] (net)
                  0.05    0.00    0.33 ^ _323_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.06    0.13    0.46 ^ _323_/X (sky130_fd_sc_hd__mux2_1)
                                         _109_ (net)
                  0.06    0.00    0.46 ^ _324_/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.08    0.54 ^ _324_/X (sky130_fd_sc_hd__buf_6)
                                         net113 (net)
                  0.02    0.00    0.54 ^ output113/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.12    0.17    0.71 ^ output113/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[36] (net)
                  0.12    0.00    0.71 ^ dataout[36] (out)
                                  0.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  5.46   slack (MET)


Startpoint: _594_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _594_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.35    0.35 ^ _594_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[0] (net)
                  0.07    0.00    0.35 ^ _248_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.47 ^ _248_/X (sky130_fd_sc_hd__mux2_1)
                                         _070_ (net)
                  0.05    0.00    0.47 ^ _249_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.54 ^ _249_/X (sky130_fd_sc_hd__buf_1)
                                         net84 (net)
                  0.04    0.00    0.54 ^ output84/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.71 ^ output84/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[0] (net)
                  0.11    0.00    0.71 ^ dataout[0] (out)
                                  0.71   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  5.46   slack (MET)


Startpoint: _562_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[33] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _562_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _562_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[33] (net)
                  0.07    0.00    0.34 ^ _317_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.06    0.13    0.47 ^ _317_/X (sky130_fd_sc_hd__mux2_1)
                                         _106_ (net)
                  0.06    0.00    0.47 ^ _318_/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.08    0.55 ^ _318_/X (sky130_fd_sc_hd__buf_6)
                                         net110 (net)
                  0.02    0.00    0.55 ^ output110/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.72 ^ output110/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[33] (net)
                  0.11    0.00    0.72 ^ dataout[33] (out)
                                  0.72   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  5.47   slack (MET)


Startpoint: _582_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[53] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _582_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _582_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[53] (net)
                  0.07    0.00    0.34 ^ _359_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.13    0.47 ^ _359_/X (sky130_fd_sc_hd__mux2_1)
                                         _128_ (net)
                  0.06    0.00    0.47 ^ _360_/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.08    0.55 ^ _360_/X (sky130_fd_sc_hd__buf_6)
                                         net132 (net)
                  0.02    0.00    0.55 ^ output132/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.72 ^ output132/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[53] (net)
                  0.11    0.00    0.72 ^ dataout[53] (out)
                                  0.72   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  5.47   slack (MET)


Startpoint: _559_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _559_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _559_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[30] (net)
                  0.06    0.00    0.33 ^ _311_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.13    0.46 ^ _311_/X (sky130_fd_sc_hd__mux2_1)
                                         _103_ (net)
                  0.06    0.00    0.46 ^ _312_/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.00    0.03    0.09    0.55 ^ _312_/X (sky130_fd_sc_hd__clkbuf_2)
                                         net107 (net)
                  0.03    0.00    0.55 ^ output107/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.72 ^ output107/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[30] (net)
                  0.11    0.00    0.72 ^ dataout[30] (out)
                                  0.72   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  5.47   slack (MET)


Startpoint: _581_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[52] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _581_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _581_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[52] (net)
                  0.06    0.00    0.34 ^ _357_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.06    0.13    0.47 ^ _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _127_ (net)
                  0.06    0.00    0.47 ^ _358_/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.08    0.55 ^ _358_/X (sky130_fd_sc_hd__buf_6)
                                         net131 (net)
                  0.02    0.00    0.55 ^ output131/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.12    0.17    0.72 ^ output131/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[52] (net)
                  0.12    0.00    0.72 ^ dataout[52] (out)
                                  0.72   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  5.47   slack (MET)


Startpoint: _585_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[56] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _585_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _585_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[56] (net)
                  0.07    0.00    0.34 ^ _365_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.14    0.48 ^ _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _131_ (net)
                  0.07    0.00    0.48 ^ _366_/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.08    0.56 ^ _366_/X (sky130_fd_sc_hd__buf_6)
                                         net135 (net)
                  0.02    0.00    0.56 ^ output135/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.73 ^ output135/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[56] (net)
                  0.11    0.00    0.73 ^ dataout[56] (out)
                                  0.73   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  5.48   slack (MET)


Startpoint: _569_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[40] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _569_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ _569_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[40] (net)
                  0.05    0.00    0.32 ^ _332_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.43 ^ _332_/X (sky130_fd_sc_hd__mux2_1)
                                         _114_ (net)
                  0.04    0.00    0.43 ^ _333_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.15    0.17    0.60 ^ _333_/X (sky130_fd_sc_hd__buf_2)
                                         net118 (net)
                  0.15    0.00    0.60 ^ output118/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.21    0.82 ^ output118/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[40] (net)
                  0.11    0.00    0.82 ^ dataout[40] (out)
                                  0.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  5.57   slack (MET)


Startpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _537_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[8] (net)
                  0.06    0.00    0.33 ^ _264_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.03    0.10    0.44 ^ _264_/X (sky130_fd_sc_hd__mux2_1)
                                         _078_ (net)
                  0.03    0.00    0.44 ^ _265_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.17    0.16    0.60 ^ _265_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net146 (net)
                  0.17    0.00    0.60 ^ output146/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.22    0.82 ^ output146/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[8] (net)
                  0.11    0.00    0.82 ^ dataout[8] (out)
                                  0.82   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  5.57   slack (MET)


Startpoint: _567_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[38] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _567_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _567_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[38] (net)
                  0.06    0.00    0.34 ^ _327_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _327_/X (sky130_fd_sc_hd__mux2_1)
                                         _111_ (net)
                  0.04    0.00    0.45 ^ _328_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.15    0.17    0.62 ^ _328_/X (sky130_fd_sc_hd__buf_2)
                                         net115 (net)
                  0.15    0.00    0.62 ^ output115/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.21    0.83 ^ output115/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[38] (net)
                  0.11    0.00    0.83 ^ dataout[38] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  5.58   slack (MET)


Startpoint: _590_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[61] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _590_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ _590_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[61] (net)
                  0.05    0.00    0.32 ^ _375_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.43 ^ _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _136_ (net)
                  0.04    0.00    0.43 ^ _376_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.17    0.60 ^ _376_/X (sky130_fd_sc_hd__buf_2)
                                         net141 (net)
                  0.16    0.01    0.61 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.83 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                         dataout[61] (net)
                  0.17    0.00    0.83 ^ dataout[61] (out)
                                  0.83   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  5.58   slack (MET)


Startpoint: _576_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[47] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _576_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _576_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[47] (net)
                  0.06    0.00    0.33 ^ _346_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.44 ^ _346_/X (sky130_fd_sc_hd__mux2_1)
                                         _121_ (net)
                  0.04    0.00    0.44 ^ _347_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.18    0.62 ^ _347_/X (sky130_fd_sc_hd__buf_2)
                                         net125 (net)
                  0.16    0.01    0.62 ^ output125/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.21    0.84 ^ output125/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[47] (net)
                  0.11    0.00    0.84 ^ dataout[47] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: _561_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _561_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _561_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[32] (net)
                  0.07    0.00    0.34 ^ _315_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _315_/X (sky130_fd_sc_hd__mux2_1)
                                         _105_ (net)
                  0.04    0.00    0.46 ^ _316_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.14    0.17    0.62 ^ _316_/X (sky130_fd_sc_hd__buf_2)
                                         net109 (net)
                  0.14    0.00    0.63 ^ output109/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.21    0.84 ^ output109/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[32] (net)
                  0.11    0.00    0.84 ^ dataout[32] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: _568_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[39] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _568_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _568_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[39] (net)
                  0.07    0.00    0.34 ^ _329_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _329_/X (sky130_fd_sc_hd__mux2_1)
                                         _112_ (net)
                  0.04    0.00    0.45 ^ _330_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.15    0.17    0.62 ^ _330_/X (sky130_fd_sc_hd__buf_2)
                                         net116 (net)
                  0.15    0.00    0.63 ^ output116/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.21    0.84 ^ output116/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[39] (net)
                  0.11    0.00    0.84 ^ dataout[39] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: _579_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[50] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _579_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _579_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[50] (net)
                  0.06    0.00    0.34 ^ _353_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.46 ^ _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _125_ (net)
                  0.05    0.00    0.46 ^ _354_/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.17    0.63 ^ _354_/X (sky130_fd_sc_hd__clkbuf_4)
                                         net129 (net)
                  0.11    0.01    0.64 ^ output129/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.20    0.84 ^ output129/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[50] (net)
                  0.11    0.00    0.84 ^ dataout[50] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: _571_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[42] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _571_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _571_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[42] (net)
                  0.06    0.00    0.34 ^ _336_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _336_/X (sky130_fd_sc_hd__mux2_1)
                                         _116_ (net)
                  0.04    0.00    0.45 ^ _337_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.17    0.62 ^ _337_/X (sky130_fd_sc_hd__buf_2)
                                         net120 (net)
                  0.16    0.01    0.63 ^ output120/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.21    0.84 ^ output120/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[42] (net)
                  0.11    0.00    0.84 ^ dataout[42] (out)
                                  0.84   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  5.59   slack (MET)


Startpoint: _572_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[43] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _572_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _572_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[43] (net)
                  0.07    0.00    0.34 ^ _338_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _338_/X (sky130_fd_sc_hd__mux2_1)
                                         _117_ (net)
                  0.04    0.00    0.46 ^ _339_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.17    0.63 ^ _339_/X (sky130_fd_sc_hd__buf_2)
                                         net121 (net)
                  0.16    0.01    0.64 ^ output121/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.12    0.21    0.85 ^ output121/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[43] (net)
                  0.12    0.00    0.85 ^ dataout[43] (out)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  5.60   slack (MET)


Startpoint: _578_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[49] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _578_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _578_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[49] (net)
                  0.06    0.00    0.34 ^ _350_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _350_/X (sky130_fd_sc_hd__mux2_1)
                                         _123_ (net)
                  0.04    0.00    0.45 ^ _351_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.18    0.63 ^ _351_/X (sky130_fd_sc_hd__buf_2)
                                         net127 (net)
                  0.17    0.01    0.63 ^ output127/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.22    0.85 ^ output127/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[49] (net)
                  0.11    0.00    0.85 ^ dataout[49] (out)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  5.60   slack (MET)


Startpoint: _577_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[48] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _577_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _577_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[48] (net)
                  0.07    0.00    0.34 ^ _348_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _348_/X (sky130_fd_sc_hd__mux2_1)
                                         _122_ (net)
                  0.04    0.00    0.45 ^ _349_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.18    0.63 ^ _349_/X (sky130_fd_sc_hd__buf_2)
                                         net126 (net)
                  0.16    0.01    0.64 ^ output126/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.22    0.85 ^ output126/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[48] (net)
                  0.11    0.00    0.85 ^ dataout[48] (out)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  5.60   slack (MET)


Startpoint: _589_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[60] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _589_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _589_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[60] (net)
                  0.07    0.00    0.34 ^ _373_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _135_ (net)
                  0.04    0.00    0.45 ^ _374_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.17    0.63 ^ _374_/X (sky130_fd_sc_hd__buf_2)
                                         net140 (net)
                  0.16    0.01    0.63 ^ output140/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.12    0.22    0.85 ^ output140/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[60] (net)
                  0.12    0.00    0.85 ^ dataout[60] (out)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  5.60   slack (MET)


Startpoint: _574_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[45] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _574_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _574_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[45] (net)
                  0.07    0.00    0.34 ^ _342_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.45 ^ _342_/X (sky130_fd_sc_hd__mux2_1)
                                         _119_ (net)
                  0.04    0.00    0.45 ^ _343_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.18    0.63 ^ _343_/X (sky130_fd_sc_hd__buf_2)
                                         net123 (net)
                  0.16    0.01    0.64 ^ output123/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.22    0.85 ^ output123/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[45] (net)
                  0.11    0.00    0.85 ^ dataout[45] (out)
                                  0.85   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  5.60   slack (MET)


Startpoint: _560_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _560_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _560_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[31] (net)
                  0.07    0.00    0.34 ^ _313_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.03    0.11    0.45 ^ _313_/X (sky130_fd_sc_hd__mux2_1)
                                         _104_ (net)
                  0.03    0.00    0.45 ^ _314_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.18    0.63 ^ _314_/X (sky130_fd_sc_hd__buf_2)
                                         net108 (net)
                  0.16    0.01    0.63 ^ output108/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.86 ^ output108/X (sky130_fd_sc_hd__buf_2)
                                         dataout[31] (net)
                  0.17    0.00    0.86 ^ dataout[31] (out)
                                  0.86   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  5.61   slack (MET)


Startpoint: _573_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[44] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _573_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _573_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[44] (net)
                  0.07    0.00    0.34 ^ _340_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _340_/X (sky130_fd_sc_hd__mux2_1)
                                         _118_ (net)
                  0.04    0.00    0.46 ^ _341_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.18    0.64 ^ _341_/X (sky130_fd_sc_hd__buf_2)
                                         net122 (net)
                  0.16    0.01    0.64 ^ output122/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.21    0.86 ^ output122/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[44] (net)
                  0.11    0.00    0.86 ^ dataout[44] (out)
                                  0.86   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  5.61   slack (MET)


Startpoint: _592_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[63] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _592_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _592_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[63] (net)
                  0.07    0.00    0.34 ^ _379_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _379_/X (sky130_fd_sc_hd__mux2_1)
                                         _138_ (net)
                  0.04    0.00    0.46 ^ _380_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.15    0.17    0.63 ^ _380_/X (sky130_fd_sc_hd__buf_2)
                                         net143 (net)
                  0.15    0.00    0.64 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.22    0.86 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                         dataout[63] (net)
                  0.17    0.00    0.86 ^ dataout[63] (out)
                                  0.86   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  5.61   slack (MET)


Startpoint: _591_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[62] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _591_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.35    0.35 ^ _591_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[62] (net)
                  0.07    0.00    0.35 ^ _377_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.46 ^ _377_/X (sky130_fd_sc_hd__mux2_1)
                                         _137_ (net)
                  0.04    0.00    0.46 ^ _378_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.18    0.64 ^ _378_/X (sky130_fd_sc_hd__buf_2)
                                         net142 (net)
                  0.16    0.01    0.64 ^ output142/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.12    0.22    0.87 ^ output142/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[62] (net)
                  0.12    0.00    0.87 ^ dataout[62] (out)
                                  0.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: _583_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[54] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _583_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.32 ^ _583_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[54] (net)
                  0.05    0.00    0.32 ^ _361_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.12    0.45 ^ _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _129_ (net)
                  0.06    0.00    0.45 ^ _362_/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.17    0.17    0.61 ^ _362_/X (sky130_fd_sc_hd__buf_6)
                                         net133 (net)
                  0.18    0.03    0.65 ^ output133/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.22    0.87 ^ output133/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[54] (net)
                  0.11    0.00    0.87 ^ dataout[54] (out)
                                  0.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: _575_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[46] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _575_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.35    0.35 ^ _575_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[46] (net)
                  0.08    0.00    0.35 ^ _344_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.47 ^ _344_/X (sky130_fd_sc_hd__mux2_1)
                                         _120_ (net)
                  0.04    0.00    0.47 ^ _345_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.16    0.18    0.65 ^ _345_/X (sky130_fd_sc_hd__buf_2)
                                         net124 (net)
                  0.16    0.01    0.66 ^ output124/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.22    0.87 ^ output124/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[46] (net)
                  0.11    0.00    0.87 ^ dataout[46] (out)
                                  0.87   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  5.62   slack (MET)


Startpoint: _563_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[34] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _563_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.33    0.33 ^ _563_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[34] (net)
                  0.06    0.00    0.33 ^ _319_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.12    0.46 ^ _319_/X (sky130_fd_sc_hd__mux2_1)
                                         _107_ (net)
                  0.05    0.00    0.46 ^ _320_/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.08    0.14    0.18    0.64 ^ _320_/X (sky130_fd_sc_hd__clkbuf_8)
                                         net111 (net)
                  0.15    0.03    0.67 ^ output111/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.21    0.88 ^ output111/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[34] (net)
                  0.11    0.00    0.88 ^ dataout[34] (out)
                                  0.88   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  5.63   slack (MET)


Startpoint: _586_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[57] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _586_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _586_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[57] (net)
                  0.06    0.00    0.34 ^ _367_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.06    0.13    0.47 ^ _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _132_ (net)
                  0.06    0.00    0.47 ^ _368_/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.17    0.17    0.64 ^ _368_/X (sky130_fd_sc_hd__buf_6)
                                         net136 (net)
                  0.18    0.03    0.67 ^ output136/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.22    0.89 ^ output136/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[57] (net)
                  0.11    0.00    0.89 ^ dataout[57] (out)
                                  0.89   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  5.64   slack (MET)


Startpoint: _588_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[59] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _588_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.33 ^ _588_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[59] (net)
                  0.06    0.00    0.33 ^ _371_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.13    0.47 ^ _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _134_ (net)
                  0.07    0.00    0.47 ^ _372_/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.16    0.17    0.64 ^ _372_/X (sky130_fd_sc_hd__buf_6)
                                         net138 (net)
                  0.18    0.03    0.67 ^ output138/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.22    0.89 ^ output138/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[59] (net)
                  0.11    0.00    0.90 ^ dataout[59] (out)
                                  0.90   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  5.65   slack (MET)


Startpoint: _587_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[58] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _587_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _587_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[58] (net)
                  0.07    0.00    0.34 ^ _369_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.06    0.13    0.47 ^ _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _133_ (net)
                  0.06    0.00    0.47 ^ _370_/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.17    0.17    0.64 ^ _370_/X (sky130_fd_sc_hd__buf_6)
                                         net137 (net)
                  0.18    0.04    0.68 ^ output137/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.12    0.23    0.90 ^ output137/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[58] (net)
                  0.12    0.00    0.91 ^ dataout[58] (out)
                                  0.91   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: _584_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[55] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _584_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.34    0.34 ^ _584_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[55] (net)
                  0.07    0.00    0.34 ^ _363_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.06    0.14    0.47 ^ _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _130_ (net)
                  0.06    0.00    0.48 ^ _364_/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.17    0.17    0.65 ^ _364_/X (sky130_fd_sc_hd__buf_6)
                                         net134 (net)
                  0.18    0.04    0.68 ^ output134/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.12    0.23    0.91 ^ output134/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[55] (net)
                  0.12    0.00    0.91 ^ dataout[55] (out)
                                  0.91   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)


Startpoint: _580_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: dataout[51] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _580_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.34 ^ _580_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         submodule.dataout_stored[51] (net)
                  0.06    0.00    0.34 ^ _355_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.14    0.47 ^ _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _126_ (net)
                  0.07    0.00    0.47 ^ _356_/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.17    0.17    0.65 ^ _356_/X (sky130_fd_sc_hd__buf_6)
                                         net130 (net)
                  0.19    0.04    0.68 ^ output130/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.11    0.22    0.91 ^ output130/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[51] (net)
                  0.11    0.00    0.91 ^ dataout[51] (out)
                                  0.91   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -5.00   -4.75   output external delay
                                 -4.75   data required time
-----------------------------------------------------------------------------
                                 -4.75   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  5.66   slack (MET)



worst slack corner Typical: 0.2895
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[38] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[38] (net)
                  0.00    0.00   12.87 v wire156/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.08    0.09    0.17   13.04 v wire156/X (sky130_fd_sc_hd__clkbuf_8)
                                         net156 (net)
                  0.11    0.03   13.07 v wire155/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.01    0.05    0.16   13.23 v wire155/X (sky130_fd_sc_hd__clkbuf_2)
                                         net155 (net)
                  0.05    0.00   13.23 v _327_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30   13.53 v _327_/X (sky130_fd_sc_hd__mux2_1)
                                         _111_ (net)
                  0.05    0.00   13.53 v _328_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.08    0.18   13.71 v _328_/X (sky130_fd_sc_hd__buf_2)
                                         net115 (net)
                  0.08    0.01   13.71 v output115/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.92 v output115/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[38] (net)
                  0.08    0.00   13.92 v dataout[38] (out)
                                 13.92   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.92   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[39] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[39] (net)
                  0.00    0.00   12.87 v wire154/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.07    0.14   13.01 v wire154/X (sky130_fd_sc_hd__buf_6)
                                         net154 (net)
                  0.10    0.03   13.04 v wire153/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.01    0.06    0.16   13.20 v wire153/X (sky130_fd_sc_hd__clkbuf_2)
                                         net153 (net)
                  0.06    0.00   13.20 v _329_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30   13.50 v _329_/X (sky130_fd_sc_hd__mux2_1)
                                         _112_ (net)
                  0.05    0.00   13.50 v _330_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.08    0.18   13.68 v _330_/X (sky130_fd_sc_hd__buf_2)
                                         net116 (net)
                  0.08    0.01   13.69 v output116/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.90 v output116/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[39] (net)
                  0.08    0.00   13.90 v dataout[39] (out)
                                 13.90   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.90   data arrival time
-----------------------------------------------------------------------------
                                  5.85   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[40] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[40] (net)
                  0.00    0.00   12.87 v wire152/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.07    0.09    0.17   13.04 v wire152/X (sky130_fd_sc_hd__clkbuf_8)
                                         net152 (net)
                  0.11    0.03   13.07 v wire151/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.13   13.19 v wire151/X (sky130_fd_sc_hd__buf_1)
                                         net151 (net)
                  0.03    0.00   13.19 v _332_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.49 v _332_/X (sky130_fd_sc_hd__mux2_1)
                                         _114_ (net)
                  0.05    0.00   13.49 v _333_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.08    0.18   13.67 v _333_/X (sky130_fd_sc_hd__buf_2)
                                         net118 (net)
                  0.08    0.01   13.67 v output118/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.88 v output118/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[40] (net)
                  0.08    0.00   13.88 v dataout[40] (out)
                                 13.88   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.88   data arrival time
-----------------------------------------------------------------------------
                                  5.87   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[45] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.01    0.00    0.38   12.88 v submodule.sram1/dout0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[45] (net)
                  0.00    0.00   12.88 v wire199/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.08    0.14   13.02 v wire199/X (sky130_fd_sc_hd__buf_6)
                                         net199 (net)
                  0.10    0.03   13.06 v wire198/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.12   13.18 v wire198/X (sky130_fd_sc_hd__buf_1)
                                         net198 (net)
                  0.03    0.00   13.18 v _342_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30   13.47 v _342_/X (sky130_fd_sc_hd__mux2_1)
                                         _119_ (net)
                  0.05    0.00   13.47 v _343_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19   13.66 v _343_/X (sky130_fd_sc_hd__buf_2)
                                         net123 (net)
                  0.09    0.01   13.67 v output123/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.88 v output123/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[45] (net)
                  0.08    0.00   13.88 v dataout[45] (out)
                                 13.88   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.88   data arrival time
-----------------------------------------------------------------------------
                                  5.87   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[51] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.01    0.00    0.38   12.88 v submodule.sram1/dout0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[51] (net)
                  0.00    0.00   12.88 v wire192/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.97 v wire192/X (sky130_fd_sc_hd__buf_6)
                                         net192 (net)
                  0.02    0.00   12.97 v wire191/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.10   13.07 v wire191/X (sky130_fd_sc_hd__buf_1)
                                         net191 (net)
                  0.05    0.00   13.07 v _355_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.33   13.40 v _355_/X (sky130_fd_sc_hd__mux2_1)
                                         _126_ (net)
                  0.07    0.00   13.40 v _356_/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.08    0.17   13.57 v _356_/X (sky130_fd_sc_hd__buf_6)
                                         net130 (net)
                  0.11    0.04   13.61 v output130/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.22   13.83 v output130/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[51] (net)
                  0.08    0.00   13.83 v dataout[51] (out)
                                 13.83   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.83   data arrival time
-----------------------------------------------------------------------------
                                  5.92   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[55] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[55] (net)
                  0.00    0.00   12.87 v wire182/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire182/X (sky130_fd_sc_hd__buf_6)
                                         net182 (net)
                  0.02    0.00   12.96 v wire181/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.06    0.11   13.07 v wire181/X (sky130_fd_sc_hd__buf_1)
                                         net181 (net)
                  0.06    0.00   13.07 v _363_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.33   13.40 v _363_/X (sky130_fd_sc_hd__mux2_1)
                                         _130_ (net)
                  0.07    0.00   13.40 v _364_/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.08    0.17   13.57 v _364_/X (sky130_fd_sc_hd__buf_6)
                                         net134 (net)
                  0.10    0.04   13.61 v output134/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.22   13.83 v output134/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[55] (net)
                  0.08    0.00   13.83 v dataout[55] (out)
                                 13.83   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.83   data arrival time
-----------------------------------------------------------------------------
                                  5.92   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[35] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[35] (net)
                  0.00    0.00   12.87 v wire162/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.08    0.09    0.17   13.04 v wire162/X (sky130_fd_sc_hd__clkbuf_8)
                                         net162 (net)
                  0.11    0.03   13.07 v wire161/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.14   13.21 v wire161/X (sky130_fd_sc_hd__clkbuf_2)
                                         net161 (net)
                  0.03    0.00   13.21 v _321_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31   13.51 v _321_/X (sky130_fd_sc_hd__mux2_1)
                                         _108_ (net)
                  0.06    0.00   13.51 v _322_/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.14   13.65 v _322_/X (sky130_fd_sc_hd__clkbuf_8)
                                         net112 (net)
                  0.02    0.00   13.65 v output112/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.83 v output112/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[35] (net)
                  0.08    0.00   13.83 v dataout[35] (out)
                                 13.83   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.83   data arrival time
-----------------------------------------------------------------------------
                                  5.92   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[36] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[36] (net)
                  0.00    0.00   12.87 v wire160/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.08    0.09    0.17   13.04 v wire160/X (sky130_fd_sc_hd__clkbuf_8)
                                         net160 (net)
                  0.11    0.03   13.07 v wire159/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.14   13.20 v wire159/X (sky130_fd_sc_hd__clkbuf_2)
                                         net159 (net)
                  0.03    0.00   13.20 v _323_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.32   13.52 v _323_/X (sky130_fd_sc_hd__mux2_1)
                                         _109_ (net)
                  0.07    0.00   13.52 v _324_/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.12   13.64 v _324_/X (sky130_fd_sc_hd__buf_6)
                                         net113 (net)
                  0.02    0.00   13.64 v output113/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.18   13.82 v output113/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[36] (net)
                  0.08    0.00   13.82 v dataout[36] (out)
                                 13.82   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.82   data arrival time
-----------------------------------------------------------------------------
                                  5.93   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[59] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[59] (net)
                  0.00    0.00   12.87 v wire174/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire174/X (sky130_fd_sc_hd__clkbuf_8)
                                         net174 (net)
                  0.02    0.00   12.98 v wire173/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.07 v wire173/X (sky130_fd_sc_hd__clkbuf_2)
                                         net173 (net)
                  0.03    0.00   13.07 v _371_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.32   13.39 v _371_/X (sky130_fd_sc_hd__mux2_1)
                                         _134_ (net)
                  0.07    0.00   13.39 v _372_/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.08    0.17   13.56 v _372_/X (sky130_fd_sc_hd__buf_6)
                                         net138 (net)
                  0.10    0.04   13.60 v output138/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.22   13.82 v output138/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[59] (net)
                  0.08    0.00   13.82 v dataout[59] (out)
                                 13.82   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.82   data arrival time
-----------------------------------------------------------------------------
                                  5.93   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[34] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[34] (net)
                  0.00    0.00   12.87 v wire168/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire168/X (sky130_fd_sc_hd__buf_6)
                                         net168 (net)
                  0.02    0.00   12.96 v wire167/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.06 v wire167/X (sky130_fd_sc_hd__clkbuf_2)
                                         net167 (net)
                  0.03    0.00   13.06 v _319_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31   13.36 v _319_/X (sky130_fd_sc_hd__mux2_1)
                                         _107_ (net)
                  0.06    0.00   13.36 v _320_/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.08    0.09    0.20   13.56 v _320_/X (sky130_fd_sc_hd__clkbuf_8)
                                         net111 (net)
                  0.11    0.03   13.59 v output111/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.22   13.81 v output111/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[34] (net)
                  0.08    0.00   13.82 v dataout[34] (out)
                                 13.82   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.82   data arrival time
-----------------------------------------------------------------------------
                                  5.93   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[58] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[58] (net)
                  0.00    0.00   12.87 v wire176/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire176/X (sky130_fd_sc_hd__clkbuf_8)
                                         net176 (net)
                  0.02    0.00   12.98 v wire175/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.07 v wire175/X (sky130_fd_sc_hd__clkbuf_2)
                                         net175 (net)
                  0.03    0.00   13.07 v _369_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31   13.38 v _369_/X (sky130_fd_sc_hd__mux2_1)
                                         _133_ (net)
                  0.06    0.00   13.38 v _370_/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.08    0.17   13.56 v _370_/X (sky130_fd_sc_hd__buf_6)
                                         net137 (net)
                  0.10    0.04   13.59 v output137/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.22   13.81 v output137/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[58] (net)
                  0.08    0.00   13.82 v dataout[58] (out)
                                 13.82   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.82   data arrival time
-----------------------------------------------------------------------------
                                  5.93   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[57] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[57] (net)
                  0.00    0.00   12.87 v wire178/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire178/X (sky130_fd_sc_hd__clkbuf_8)
                                         net178 (net)
                  0.02    0.00   12.98 v wire177/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09   13.06 v wire177/X (sky130_fd_sc_hd__buf_1)
                                         net177 (net)
                  0.03    0.00   13.06 v _367_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31   13.38 v _367_/X (sky130_fd_sc_hd__mux2_1)
                                         _132_ (net)
                  0.06    0.00   13.38 v _368_/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.08    0.17   13.55 v _368_/X (sky130_fd_sc_hd__buf_6)
                                         net136 (net)
                  0.10    0.04   13.58 v output136/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.22   13.80 v output136/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[57] (net)
                  0.08    0.00   13.80 v dataout[57] (out)
                                 13.80   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.80   data arrival time
-----------------------------------------------------------------------------
                                  5.95   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[54] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[54] (net)
                  0.00    0.00   12.87 v wire184/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire184/X (sky130_fd_sc_hd__clkbuf_8)
                                         net184 (net)
                  0.02    0.00   12.98 v wire183/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09   13.06 v wire183/X (sky130_fd_sc_hd__buf_1)
                                         net183 (net)
                  0.03    0.00   13.06 v _361_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.31   13.38 v _361_/X (sky130_fd_sc_hd__mux2_1)
                                         _129_ (net)
                  0.07    0.00   13.38 v _362_/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.08    0.17   13.55 v _362_/X (sky130_fd_sc_hd__buf_6)
                                         net133 (net)
                  0.10    0.04   13.58 v output133/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.22   13.80 v output133/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[54] (net)
                  0.08    0.00   13.80 v dataout[54] (out)
                                 13.80   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.80   data arrival time
-----------------------------------------------------------------------------
                                  5.95   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[44] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.01    0.00    0.38   12.88 v submodule.sram1/dout0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[44] (net)
                  0.00    0.00   12.88 v wire201/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.97 v wire201/X (sky130_fd_sc_hd__buf_6)
                                         net201 (net)
                  0.02    0.00   12.97 v wire200/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.10   13.08 v wire200/X (sky130_fd_sc_hd__buf_1)
                                         net200 (net)
                  0.05    0.00   13.08 v _340_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31   13.38 v _340_/X (sky130_fd_sc_hd__mux2_1)
                                         _118_ (net)
                  0.06    0.00   13.38 v _341_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.08    0.19   13.57 v _341_/X (sky130_fd_sc_hd__buf_2)
                                         net122 (net)
                  0.08    0.01   13.57 v output122/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.78 v output122/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[44] (net)
                  0.08    0.00   13.78 v dataout[44] (out)
                                 13.78   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.78   data arrival time
-----------------------------------------------------------------------------
                                  5.97   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.01    0.00    0.38   12.88 v submodule.sram0/dout0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[31] (net)
                  0.00    0.00   12.88 v wire209/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.99 v wire209/X (sky130_fd_sc_hd__clkbuf_8)
                                         net209 (net)
                  0.02    0.00   12.99 v wire208/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.11   13.09 v wire208/X (sky130_fd_sc_hd__buf_1)
                                         net208 (net)
                  0.05    0.00   13.09 v _313_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.38 v _313_/X (sky130_fd_sc_hd__mux2_1)
                                         _104_ (net)
                  0.05    0.00   13.38 v _314_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18   13.57 v _314_/X (sky130_fd_sc_hd__buf_2)
                                         net108 (net)
                  0.09    0.01   13.57 v output108/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.21   13.78 v output108/X (sky130_fd_sc_hd__buf_2)
                                         dataout[31] (net)
                  0.09    0.00   13.78 v dataout[31] (out)
                                 13.78   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.78   data arrival time
-----------------------------------------------------------------------------
                                  5.97   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[43] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.01    0.00    0.38   12.88 v submodule.sram1/dout0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[43] (net)
                  0.00    0.00   12.88 v wire203/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.97 v wire203/X (sky130_fd_sc_hd__buf_6)
                                         net203 (net)
                  0.02    0.00   12.97 v wire202/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.10   13.08 v wire202/X (sky130_fd_sc_hd__buf_1)
                                         net202 (net)
                  0.05    0.00   13.08 v _338_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30   13.38 v _338_/X (sky130_fd_sc_hd__mux2_1)
                                         _117_ (net)
                  0.05    0.00   13.38 v _339_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.08    0.18   13.56 v _339_/X (sky130_fd_sc_hd__buf_2)
                                         net121 (net)
                  0.08    0.01   13.57 v output121/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.21   13.78 v output121/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[43] (net)
                  0.08    0.00   13.78 v dataout[43] (out)
                                 13.78   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.78   data arrival time
-----------------------------------------------------------------------------
                                  5.97   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[46] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[46] (net)
                  0.00    0.00   12.87 v wire5/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire5/X (sky130_fd_sc_hd__buf_6)
                                         net243 (net)
                  0.02    0.00   12.96 v wire197/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.10   13.06 v wire197/X (sky130_fd_sc_hd__buf_1)
                                         net197 (net)
                  0.05    0.00   13.06 v _344_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.37 v _344_/X (sky130_fd_sc_hd__mux2_1)
                                         _120_ (net)
                  0.06    0.00   13.37 v _345_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19   13.55 v _345_/X (sky130_fd_sc_hd__buf_2)
                                         net124 (net)
                  0.09    0.01   13.56 v output124/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.77 v output124/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[46] (net)
                  0.08    0.00   13.77 v dataout[46] (out)
                                 13.77   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.77   data arrival time
-----------------------------------------------------------------------------
                                  5.98   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[62] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[62] (net)
                  0.00    0.00   12.87 v wire166/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire166/X (sky130_fd_sc_hd__clkbuf_8)
                                         net166 (net)
                  0.02    0.00   12.98 v wire165/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.07 v wire165/X (sky130_fd_sc_hd__clkbuf_2)
                                         net165 (net)
                  0.03    0.00   13.07 v _377_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.37 v _377_/X (sky130_fd_sc_hd__mux2_1)
                                         _137_ (net)
                  0.05    0.00   13.37 v _378_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19   13.55 v _378_/X (sky130_fd_sc_hd__buf_2)
                                         net142 (net)
                  0.09    0.01   13.56 v output142/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.22   13.77 v output142/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[62] (net)
                  0.08    0.00   13.77 v dataout[62] (out)
                                 13.77   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.77   data arrival time
-----------------------------------------------------------------------------
                                  5.98   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[48] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[48] (net)
                  0.00    0.00   12.87 v wire3/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire3/X (sky130_fd_sc_hd__clkbuf_8)
                                         net241 (net)
                  0.02    0.00   12.98 v wire195/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.10   13.07 v wire195/X (sky130_fd_sc_hd__clkbuf_1)
                                         net195 (net)
                  0.04    0.00   13.07 v _348_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30   13.37 v _348_/X (sky130_fd_sc_hd__mux2_1)
                                         _122_ (net)
                  0.05    0.00   13.37 v _349_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19   13.55 v _349_/X (sky130_fd_sc_hd__buf_2)
                                         net126 (net)
                  0.09    0.01   13.56 v output126/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.77 v output126/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[48] (net)
                  0.08    0.00   13.77 v dataout[48] (out)
                                 13.77   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.77   data arrival time
-----------------------------------------------------------------------------
                                  5.98   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[42] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[42] (net)
                  0.00    0.00   12.87 v wire205/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire205/X (sky130_fd_sc_hd__buf_6)
                                         net205 (net)
                  0.02    0.00   12.96 v wire204/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.06    0.11   13.07 v wire204/X (sky130_fd_sc_hd__buf_1)
                                         net204 (net)
                  0.06    0.00   13.07 v _336_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30   13.37 v _336_/X (sky130_fd_sc_hd__mux2_1)
                                         _116_ (net)
                  0.05    0.00   13.37 v _337_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.08    0.18   13.55 v _337_/X (sky130_fd_sc_hd__buf_2)
                                         net120 (net)
                  0.08    0.01   13.56 v output120/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.77 v output120/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[42] (net)
                  0.08    0.00   13.77 v dataout[42] (out)
                                 13.77   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.77   data arrival time
-----------------------------------------------------------------------------
                                  5.98   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[60] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[60] (net)
                  0.00    0.00   12.87 v wire172/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire172/X (sky130_fd_sc_hd__clkbuf_8)
                                         net172 (net)
                  0.02    0.00   12.98 v wire171/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.07 v wire171/X (sky130_fd_sc_hd__clkbuf_2)
                                         net171 (net)
                  0.03    0.00   13.07 v _373_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.36 v _373_/X (sky130_fd_sc_hd__mux2_1)
                                         _135_ (net)
                  0.05    0.00   13.36 v _374_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.08    0.18   13.55 v _374_/X (sky130_fd_sc_hd__buf_2)
                                         net140 (net)
                  0.08    0.01   13.55 v output140/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.21   13.77 v output140/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[60] (net)
                  0.08    0.00   13.77 v dataout[60] (out)
                                 13.77   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.77   data arrival time
-----------------------------------------------------------------------------
                                  5.98   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[50] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[50] (net)
                  0.00    0.00   12.87 v wire1/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire1/X (sky130_fd_sc_hd__buf_6)
                                         net239 (net)
                  0.02    0.00   12.96 v wire193/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09   13.05 v wire193/X (sky130_fd_sc_hd__buf_1)
                                         net193 (net)
                  0.03    0.00   13.05 v _353_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.35 v _353_/X (sky130_fd_sc_hd__mux2_1)
                                         _125_ (net)
                  0.06    0.00   13.35 v _354_/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.20   13.55 v _354_/X (sky130_fd_sc_hd__clkbuf_4)
                                         net129 (net)
                  0.08    0.01   13.56 v output129/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.76 v output129/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[50] (net)
                  0.08    0.00   13.77 v dataout[50] (out)
                                 13.77   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.77   data arrival time
-----------------------------------------------------------------------------
                                  5.98   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[49] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[49] (net)
                  0.00    0.00   12.87 v wire2/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire2/X (sky130_fd_sc_hd__clkbuf_8)
                                         net240 (net)
                  0.02    0.00   12.98 v wire194/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09   13.06 v wire194/X (sky130_fd_sc_hd__buf_1)
                                         net194 (net)
                  0.03    0.00   13.06 v _350_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.36 v _350_/X (sky130_fd_sc_hd__mux2_1)
                                         _123_ (net)
                  0.05    0.00   13.36 v _351_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19   13.54 v _351_/X (sky130_fd_sc_hd__buf_2)
                                         net127 (net)
                  0.09    0.01   13.55 v output127/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.76 v output127/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[49] (net)
                  0.08    0.00   13.76 v dataout[49] (out)
                                 13.76   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                  5.99   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[61] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[61] (net)
                  0.00    0.00   12.87 v wire170/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire170/X (sky130_fd_sc_hd__clkbuf_8)
                                         net170 (net)
                  0.02    0.00   12.98 v wire169/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.07 v wire169/X (sky130_fd_sc_hd__clkbuf_2)
                                         net169 (net)
                  0.03    0.00   13.07 v _375_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.36 v _375_/X (sky130_fd_sc_hd__mux2_1)
                                         _136_ (net)
                  0.05    0.00   13.36 v _376_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.08    0.18   13.55 v _376_/X (sky130_fd_sc_hd__buf_2)
                                         net141 (net)
                  0.08    0.01   13.55 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.21   13.76 v output141/X (sky130_fd_sc_hd__buf_2)
                                         dataout[61] (net)
                  0.09    0.00   13.76 v dataout[61] (out)
                                 13.76   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                  5.99   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[63] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[63] (net)
                  0.00    0.00   12.87 v wire164/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire164/X (sky130_fd_sc_hd__clkbuf_8)
                                         net164 (net)
                  0.02    0.00   12.98 v wire163/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.07 v wire163/X (sky130_fd_sc_hd__clkbuf_2)
                                         net163 (net)
                  0.03    0.00   13.07 v _379_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.37 v _379_/X (sky130_fd_sc_hd__mux2_1)
                                         _138_ (net)
                  0.05    0.00   13.37 v _380_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.08    0.18   13.55 v _380_/X (sky130_fd_sc_hd__buf_2)
                                         net143 (net)
                  0.08    0.01   13.55 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.21   13.76 v output143/X (sky130_fd_sc_hd__buf_2)
                                         dataout[63] (net)
                  0.09    0.00   13.76 v dataout[63] (out)
                                 13.76   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                  5.99   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[47] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[47] (net)
                  0.00    0.00   12.87 v wire4/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire4/X (sky130_fd_sc_hd__clkbuf_8)
                                         net242 (net)
                  0.02    0.00   12.98 v wire196/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.03    0.09   13.06 v wire196/X (sky130_fd_sc_hd__clkbuf_1)
                                         net196 (net)
                  0.03    0.00   13.06 v _346_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.36 v _346_/X (sky130_fd_sc_hd__mux2_1)
                                         _121_ (net)
                  0.05    0.00   13.36 v _347_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19   13.54 v _347_/X (sky130_fd_sc_hd__buf_2)
                                         net125 (net)
                  0.09    0.01   13.55 v output125/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.76 v output125/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[47] (net)
                  0.08    0.00   13.76 v dataout[47] (out)
                                 13.76   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.76   data arrival time
-----------------------------------------------------------------------------
                                  5.99   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[32] (net)
                  0.00    0.00   12.87 v wire207/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire207/X (sky130_fd_sc_hd__buf_6)
                                         net207 (net)
                  0.02    0.00   12.96 v wire206/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.06 v wire206/X (sky130_fd_sc_hd__clkbuf_2)
                                         net206 (net)
                  0.03    0.00   13.06 v _315_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.35 v _315_/X (sky130_fd_sc_hd__mux2_1)
                                         _105_ (net)
                  0.05    0.00   13.35 v _316_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.08    0.18   13.53 v _316_/X (sky130_fd_sc_hd__buf_2)
                                         net109 (net)
                  0.08    0.00   13.54 v output109/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.74 v output109/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[32] (net)
                  0.08    0.00   13.74 v dataout[32] (out)
                                 13.74   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.74   data arrival time
-----------------------------------------------------------------------------
                                  6.01   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[52] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.01    0.00    0.38   12.88 v submodule.sram1/dout0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[52] (net)
                  0.00    0.00   12.88 v wire188/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.99 v wire188/X (sky130_fd_sc_hd__clkbuf_8)
                                         net188 (net)
                  0.02    0.00   12.99 v wire187/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.10   13.09 v wire187/X (sky130_fd_sc_hd__buf_1)
                                         net187 (net)
                  0.05    0.00   13.09 v _357_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.32   13.41 v _357_/X (sky130_fd_sc_hd__mux2_1)
                                         _127_ (net)
                  0.07    0.00   13.41 v _358_/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.12   13.53 v _358_/X (sky130_fd_sc_hd__buf_6)
                                         net131 (net)
                  0.02    0.00   13.53 v output131/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.18   13.72 v output131/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[52] (net)
                  0.08    0.00   13.72 v dataout[52] (out)
                                 13.72   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.72   data arrival time
-----------------------------------------------------------------------------
                                  6.03   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[56] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[56] (net)
                  0.00    0.00   12.87 v wire180/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire180/X (sky130_fd_sc_hd__clkbuf_8)
                                         net180 (net)
                  0.02    0.00   12.98 v wire179/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.06    0.11   13.09 v wire179/X (sky130_fd_sc_hd__buf_1)
                                         net179 (net)
                  0.06    0.00   13.09 v _365_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.01    0.07    0.33   13.41 v _365_/X (sky130_fd_sc_hd__mux2_1)
                                         _131_ (net)
                  0.07    0.00   13.41 v _366_/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.12   13.53 v _366_/X (sky130_fd_sc_hd__buf_6)
                                         net135 (net)
                  0.02    0.00   13.53 v output135/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.71 v output135/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[56] (net)
                  0.08    0.00   13.72 v dataout[56] (out)
                                 13.72   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.72   data arrival time
-----------------------------------------------------------------------------
                                  6.03   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[37] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[37] (net)
                  0.00    0.00   12.87 v wire158/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire158/X (sky130_fd_sc_hd__buf_6)
                                         net158 (net)
                  0.02    0.00   12.96 v wire157/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.06 v wire157/X (sky130_fd_sc_hd__clkbuf_2)
                                         net157 (net)
                  0.03    0.00   13.06 v _325_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.31   13.37 v _325_/X (sky130_fd_sc_hd__mux2_1)
                                         _110_ (net)
                  0.07    0.00   13.37 v _326_/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.12   13.49 v _326_/X (sky130_fd_sc_hd__buf_6)
                                         net114 (net)
                  0.02    0.00   13.49 v output114/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.67 v output114/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[37] (net)
                  0.08    0.00   13.67 v dataout[37] (out)
                                 13.67   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.67   data arrival time
-----------------------------------------------------------------------------
                                  6.08   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[33] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[33] (net)
                  0.00    0.00   12.87 v wire190/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire190/X (sky130_fd_sc_hd__buf_6)
                                         net190 (net)
                  0.02    0.00   12.96 v wire189/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.06 v wire189/X (sky130_fd_sc_hd__clkbuf_2)
                                         net189 (net)
                  0.03    0.00   13.06 v _317_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31   13.37 v _317_/X (sky130_fd_sc_hd__mux2_1)
                                         _106_ (net)
                  0.06    0.00   13.37 v _318_/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.12   13.49 v _318_/X (sky130_fd_sc_hd__buf_6)
                                         net110 (net)
                  0.02    0.00   13.49 v output110/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.67 v output110/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[33] (net)
                  0.08    0.00   13.67 v dataout[33] (out)
                                 13.67   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.67   data arrival time
-----------------------------------------------------------------------------
                                  6.08   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[41] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[41] (net)
                  0.00    0.00   12.87 v wire150/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire150/X (sky130_fd_sc_hd__buf_6)
                                         net150 (net)
                  0.02    0.00   12.96 v wire149/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.10   13.06 v wire149/X (sky130_fd_sc_hd__buf_1)
                                         net149 (net)
                  0.05    0.00   13.06 v _334_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30   13.36 v _334_/X (sky130_fd_sc_hd__mux2_1)
                                         _115_ (net)
                  0.05    0.00   13.36 v _335_/A (sky130_fd_sc_hd__buf_2)
     1    0.00    0.02    0.12   13.48 v _335_/X (sky130_fd_sc_hd__buf_2)
                                         net119 (net)
                  0.02    0.00   13.48 v output119/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.66 v output119/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[41] (net)
                  0.08    0.00   13.66 v dataout[41] (out)
                                 13.66   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.66   data arrival time
-----------------------------------------------------------------------------
                                  6.09   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[53] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[53] (net)
                  0.00    0.00   12.87 v wire186/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire186/X (sky130_fd_sc_hd__buf_6)
                                         net186 (net)
                  0.02    0.00   12.96 v wire185/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09   13.05 v wire185/X (sky130_fd_sc_hd__buf_1)
                                         net185 (net)
                  0.03    0.00   13.05 v _359_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.07    0.31   13.36 v _359_/X (sky130_fd_sc_hd__mux2_1)
                                         _128_ (net)
                  0.07    0.00   13.36 v _360_/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.12   13.48 v _360_/X (sky130_fd_sc_hd__buf_6)
                                         net132 (net)
                  0.02    0.00   13.48 v output132/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.66 v output132/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[53] (net)
                  0.08    0.00   13.66 v dataout[53] (out)
                                 13.66   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.66   data arrival time
-----------------------------------------------------------------------------
                                  6.09   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[8] (net)
                  0.00    0.00   12.87 v _264_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.28   13.15 v _264_/X (sky130_fd_sc_hd__mux2_1)
                                         _078_ (net)
                  0.05    0.00   13.15 v _265_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.09    0.19   13.34 v _265_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net146 (net)
                  0.09    0.00   13.34 v output146/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.55 v output146/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[8] (net)
                  0.08    0.00   13.56 v dataout[8] (out)
                                 13.56   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.56   data arrival time
-----------------------------------------------------------------------------
                                  6.19   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[14] (net)
                  0.00    0.00   12.87 v _277_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.16 v _277_/X (sky130_fd_sc_hd__mux2_1)
                                         _085_ (net)
                  0.05    0.00   13.16 v _278_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.00    0.04    0.14   13.30 v _278_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net89 (net)
                  0.04    0.00   13.30 v output89/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.19   13.49 v output89/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[14] (net)
                  0.08    0.00   13.49 v dataout[14] (out)
                                 13.49   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.49   data arrival time
-----------------------------------------------------------------------------
                                  6.26   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.01    0.01    0.40   12.90 v submodule.sram0/dout0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[25] (net)
                  0.00    0.00   12.90 v _300_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.20 v _300_/X (sky130_fd_sc_hd__mux2_1)
                                         _097_ (net)
                  0.06    0.00   13.20 v _301_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.30 v _301_/X (sky130_fd_sc_hd__buf_1)
                                         net101 (net)
                  0.02    0.00   13.30 v output101/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.48 v output101/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[25] (net)
                  0.08    0.00   13.48 v dataout[25] (out)
                                 13.48   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.48   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.01    0.01    0.40   12.90 v submodule.sram0/dout0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[28] (net)
                  0.00    0.00   12.90 v _306_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.20 v _306_/X (sky130_fd_sc_hd__mux2_1)
                                         _100_ (net)
                  0.06    0.00   13.20 v _307_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.30 v _307_/X (sky130_fd_sc_hd__buf_1)
                                         net104 (net)
                  0.02    0.00   13.30 v output104/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.48 v output104/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[28] (net)
                  0.08    0.00   13.48 v dataout[28] (out)
                                 13.48   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.48   data arrival time
-----------------------------------------------------------------------------
                                  6.27   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.01    0.01    0.40   12.90 v submodule.sram0/dout0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[27] (net)
                  0.00    0.00   12.90 v _304_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.19 v _304_/X (sky130_fd_sc_hd__mux2_1)
                                         _099_ (net)
                  0.06    0.00   13.19 v _305_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.29 v _305_/X (sky130_fd_sc_hd__buf_1)
                                         net103 (net)
                  0.02    0.00   13.29 v output103/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.47 v output103/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[27] (net)
                  0.08    0.00   13.47 v dataout[27] (out)
                                 13.47   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.47   data arrival time
-----------------------------------------------------------------------------
                                  6.28   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.01    0.01    0.39   12.89 v submodule.sram0/dout0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[24] (net)
                  0.00    0.00   12.89 v _298_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.19 v _298_/X (sky130_fd_sc_hd__mux2_1)
                                         _096_ (net)
                  0.06    0.00   13.19 v _299_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.28 v _299_/X (sky130_fd_sc_hd__buf_1)
                                         net100 (net)
                  0.02    0.00   13.28 v output100/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.18   13.47 v output100/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[24] (net)
                  0.08    0.00   13.47 v dataout[24] (out)
                                 13.47   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.47   data arrival time
-----------------------------------------------------------------------------
                                  6.28   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[30] (net)
                  0.00    0.00   12.87 v _311_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.31   13.18 v _311_/X (sky130_fd_sc_hd__mux2_1)
                                         _103_ (net)
                  0.06    0.00   13.18 v _312_/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.00    0.02    0.11   13.28 v _312_/X (sky130_fd_sc_hd__clkbuf_2)
                                         net107 (net)
                  0.02    0.00   13.28 v output107/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.46 v output107/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[30] (net)
                  0.08    0.00   13.47 v dataout[30] (out)
                                 13.47   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.47   data arrival time
-----------------------------------------------------------------------------
                                  6.28   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.01    0.01    0.39   12.89 v submodule.sram0/dout0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[23] (net)
                  0.00    0.00   12.89 v _296_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.19 v _296_/X (sky130_fd_sc_hd__mux2_1)
                                         _095_ (net)
                  0.06    0.00   13.19 v _297_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.28 v _297_/X (sky130_fd_sc_hd__buf_1)
                                         net99 (net)
                  0.02    0.00   13.28 v output99/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.46 v output99/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[23] (net)
                  0.08    0.00   13.46 v dataout[23] (out)
                                 13.46   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.46   data arrival time
-----------------------------------------------------------------------------
                                  6.29   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[22] (net)
                  0.00    0.00   12.87 v _294_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.17 v _294_/X (sky130_fd_sc_hd__mux2_1)
                                         _094_ (net)
                  0.06    0.00   13.17 v _295_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.26 v _295_/X (sky130_fd_sc_hd__buf_1)
                                         net98 (net)
                  0.02    0.00   13.26 v output98/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.18   13.44 v output98/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[22] (net)
                  0.08    0.00   13.45 v dataout[22] (out)
                                 13.45   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.45   data arrival time
-----------------------------------------------------------------------------
                                  6.30   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[21] (net)
                  0.00    0.00   12.87 v _292_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.17 v _292_/X (sky130_fd_sc_hd__mux2_1)
                                         _093_ (net)
                  0.06    0.00   13.17 v _293_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.26 v _293_/X (sky130_fd_sc_hd__buf_1)
                                         net97 (net)
                  0.02    0.00   13.26 v output97/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.45 v output97/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[21] (net)
                  0.08    0.00   13.45 v dataout[21] (out)
                                 13.45   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.45   data arrival time
-----------------------------------------------------------------------------
                                  6.30   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[20] (net)
                  0.00    0.00   12.87 v _290_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.17 v _290_/X (sky130_fd_sc_hd__mux2_1)
                                         _092_ (net)
                  0.06    0.00   13.17 v _291_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.26 v _291_/X (sky130_fd_sc_hd__buf_1)
                                         net96 (net)
                  0.02    0.00   13.26 v output96/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.44 v output96/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[20] (net)
                  0.08    0.00   13.44 v dataout[20] (out)
                                 13.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.44   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[13] (net)
                  0.00    0.00   12.87 v _275_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.17 v _275_/X (sky130_fd_sc_hd__mux2_1)
                                         _084_ (net)
                  0.06    0.00   13.17 v _276_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.26 v _276_/X (sky130_fd_sc_hd__buf_1)
                                         net88 (net)
                  0.02    0.00   13.26 v output88/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.44 v output88/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[13] (net)
                  0.08    0.00   13.44 v dataout[13] (out)
                                 13.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.44   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[1] (net)
                  0.00    0.00   12.87 v _250_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.17 v _250_/X (sky130_fd_sc_hd__mux2_1)
                                         _071_ (net)
                  0.06    0.00   13.17 v _251_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.26 v _251_/X (sky130_fd_sc_hd__buf_1)
                                         net95 (net)
                  0.02    0.00   13.26 v output95/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.44 v output95/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[1] (net)
                  0.08    0.00   13.44 v dataout[1] (out)
                                 13.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.44   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[19] (net)
                  0.00    0.00   12.87 v _287_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.17 v _287_/X (sky130_fd_sc_hd__mux2_1)
                                         _090_ (net)
                  0.06    0.00   13.17 v _288_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.26 v _288_/X (sky130_fd_sc_hd__buf_1)
                                         net94 (net)
                  0.02    0.00   13.26 v output94/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.44 v output94/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[19] (net)
                  0.08    0.00   13.44 v dataout[19] (out)
                                 13.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.44   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[9] (net)
                  0.00    0.00   12.87 v _266_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.17 v _266_/X (sky130_fd_sc_hd__mux2_1)
                                         _079_ (net)
                  0.06    0.00   13.17 v _267_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.26 v _267_/X (sky130_fd_sc_hd__buf_1)
                                         net147 (net)
                  0.02    0.00   13.26 v output147/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.44 v output147/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[9] (net)
                  0.08    0.00   13.44 v dataout[9] (out)
                                 13.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.44   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[11] (net)
                  0.00    0.00   12.87 v _271_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.16 v _271_/X (sky130_fd_sc_hd__mux2_1)
                                         _082_ (net)
                  0.06    0.00   13.16 v _272_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.26 v _272_/X (sky130_fd_sc_hd__buf_1)
                                         net86 (net)
                  0.02    0.00   13.26 v output86/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.44 v output86/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[11] (net)
                  0.08    0.00   13.44 v dataout[11] (out)
                                 13.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.44   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[0] (net)
                  0.00    0.00   12.87 v _248_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29   13.16 v _248_/X (sky130_fd_sc_hd__mux2_1)
                                         _070_ (net)
                  0.06    0.00   13.16 v _249_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.26 v _249_/X (sky130_fd_sc_hd__buf_1)
                                         net84 (net)
                  0.02    0.00   13.26 v output84/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.44 v output84/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[0] (net)
                  0.08    0.00   13.44 v dataout[0] (out)
                                 13.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.44   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[10] (net)
                  0.00    0.00   12.87 v _269_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.30   13.17 v _269_/X (sky130_fd_sc_hd__mux2_1)
                                         _081_ (net)
                  0.06    0.00   13.17 v _270_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.26 v _270_/X (sky130_fd_sc_hd__buf_1)
                                         net85 (net)
                  0.02    0.00   13.26 v output85/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.44 v output85/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[10] (net)
                  0.08    0.00   13.44 v dataout[10] (out)
                                 13.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.44   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[18] (net)
                  0.00    0.00   12.87 v _285_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29   13.16 v _285_/X (sky130_fd_sc_hd__mux2_1)
                                         _089_ (net)
                  0.06    0.00   13.16 v _286_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.26 v _286_/X (sky130_fd_sc_hd__buf_1)
                                         net93 (net)
                  0.02    0.00   13.26 v output93/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.44 v output93/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[18] (net)
                  0.08    0.00   13.44 v dataout[18] (out)
                                 13.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.44   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[5] (net)
                  0.00    0.00   12.87 v _258_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29   13.16 v _258_/X (sky130_fd_sc_hd__mux2_1)
                                         _075_ (net)
                  0.06    0.00   13.16 v _259_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.26 v _259_/X (sky130_fd_sc_hd__buf_1)
                                         net139 (net)
                  0.02    0.00   13.26 v output139/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.44 v output139/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[5] (net)
                  0.08    0.00   13.44 v dataout[5] (out)
                                 13.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.44   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[26] (net)
                  0.00    0.00   12.87 v _302_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29   13.16 v _302_/X (sky130_fd_sc_hd__mux2_1)
                                         _098_ (net)
                  0.06    0.00   13.16 v _303_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.25 v _303_/X (sky130_fd_sc_hd__buf_1)
                                         net102 (net)
                  0.02    0.00   13.25 v output102/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.44 v output102/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[26] (net)
                  0.08    0.00   13.44 v dataout[26] (out)
                                 13.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.44   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[29] (net)
                  0.00    0.00   12.87 v _308_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29   13.16 v _308_/X (sky130_fd_sc_hd__mux2_1)
                                         _101_ (net)
                  0.06    0.00   13.16 v _309_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.25 v _309_/X (sky130_fd_sc_hd__buf_1)
                                         net105 (net)
                  0.02    0.00   13.25 v output105/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.43 v output105/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[29] (net)
                  0.08    0.00   13.44 v dataout[29] (out)
                                 13.44   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.44   data arrival time
-----------------------------------------------------------------------------
                                  6.31   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[2] (net)
                  0.00    0.00   12.87 v _252_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29   13.16 v _252_/X (sky130_fd_sc_hd__mux2_1)
                                         _072_ (net)
                  0.06    0.00   13.16 v _253_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.25 v _253_/X (sky130_fd_sc_hd__buf_1)
                                         net106 (net)
                  0.02    0.00   13.25 v output106/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.43 v output106/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[2] (net)
                  0.08    0.00   13.43 v dataout[2] (out)
                                 13.43   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.43   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[3] (net)
                  0.00    0.00   12.87 v _254_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.29   13.16 v _254_/X (sky130_fd_sc_hd__mux2_1)
                                         _073_ (net)
                  0.06    0.00   13.16 v _255_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.25 v _255_/X (sky130_fd_sc_hd__buf_1)
                                         net117 (net)
                  0.02    0.00   13.25 v output117/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.43 v output117/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[3] (net)
                  0.08    0.00   13.43 v dataout[3] (out)
                                 13.43   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.43   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[4] (net)
                  0.00    0.00   12.87 v _256_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.16 v _256_/X (sky130_fd_sc_hd__mux2_1)
                                         _074_ (net)
                  0.05    0.00   13.16 v _257_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.25 v _257_/X (sky130_fd_sc_hd__buf_1)
                                         net128 (net)
                  0.02    0.00   13.25 v output128/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.43 v output128/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[4] (net)
                  0.08    0.00   13.43 v dataout[4] (out)
                                 13.43   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.43   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[7] (net)
                  0.00    0.00   12.87 v _262_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.16 v _262_/X (sky130_fd_sc_hd__mux2_1)
                                         _077_ (net)
                  0.05    0.00   13.16 v _263_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.25 v _263_/X (sky130_fd_sc_hd__buf_1)
                                         net145 (net)
                  0.02    0.00   13.25 v output145/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.43 v output145/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[7] (net)
                  0.08    0.00   13.43 v dataout[7] (out)
                                 13.43   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.43   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[6] (net)
                  0.00    0.00   12.87 v _260_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.16 v _260_/X (sky130_fd_sc_hd__mux2_1)
                                         _076_ (net)
                  0.05    0.00   13.16 v _261_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.25 v _261_/X (sky130_fd_sc_hd__buf_1)
                                         net144 (net)
                  0.02    0.00   13.25 v output144/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.43 v output144/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[6] (net)
                  0.08    0.00   13.43 v dataout[6] (out)
                                 13.43   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.43   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[16] (net)
                  0.00    0.00   12.87 v _281_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.16 v _281_/X (sky130_fd_sc_hd__mux2_1)
                                         _087_ (net)
                  0.05    0.00   13.16 v _282_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.25 v _282_/X (sky130_fd_sc_hd__buf_1)
                                         net91 (net)
                  0.02    0.00   13.25 v output91/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.43 v output91/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[16] (net)
                  0.08    0.00   13.43 v dataout[16] (out)
                                 13.43   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.43   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[12] (net)
                  0.00    0.00   12.87 v _273_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.16 v _273_/X (sky130_fd_sc_hd__mux2_1)
                                         _083_ (net)
                  0.05    0.00   13.16 v _274_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.25 v _274_/X (sky130_fd_sc_hd__buf_1)
                                         net87 (net)
                  0.02    0.00   13.25 v output87/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.43 v output87/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[12] (net)
                  0.08    0.00   13.43 v dataout[12] (out)
                                 13.43   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.43   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[15] (net)
                  0.00    0.00   12.87 v _279_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.28   13.15 v _279_/X (sky130_fd_sc_hd__mux2_1)
                                         _086_ (net)
                  0.05    0.00   13.15 v _280_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.24 v _280_/X (sky130_fd_sc_hd__buf_1)
                                         net90 (net)
                  0.02    0.00   13.24 v output90/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.04    0.08    0.18   13.43 v output90/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[15] (net)
                  0.08    0.00   13.43 v dataout[15] (out)
                                 13.43   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.43   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[17] (net)
                  0.00    0.00   12.87 v _283_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.29   13.15 v _283_/X (sky130_fd_sc_hd__mux2_1)
                                         _088_ (net)
                  0.05    0.00   13.15 v _284_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09   13.24 v _284_/X (sky130_fd_sc_hd__buf_1)
                                         net92 (net)
                  0.02    0.00   13.24 v output92/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.18   13.43 v output92/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[17] (net)
                  0.08    0.00   13.43 v dataout[17] (out)
                                 13.43   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.43   data arrival time
-----------------------------------------------------------------------------
                                  6.32   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _567_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[38] (net)
                  0.00    0.00   12.87 v wire156/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.08    0.09    0.17   13.04 v wire156/X (sky130_fd_sc_hd__clkbuf_8)
                                         net156 (net)
                  0.11    0.03   13.07 v wire155/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.01    0.05    0.16   13.23 v wire155/X (sky130_fd_sc_hd__clkbuf_2)
                                         net155 (net)
                  0.05    0.00   13.23 v _471_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.21   13.45 v _471_/X (sky130_fd_sc_hd__o211a_1)
                                         _039_ (net)
                  0.04    0.00   13.45 v _567_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.45   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _567_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.45   data arrival time
-----------------------------------------------------------------------------
                                 11.22   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _568_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[39] (net)
                  0.00    0.00   12.87 v wire154/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.07    0.14   13.01 v wire154/X (sky130_fd_sc_hd__buf_6)
                                         net154 (net)
                  0.10    0.03   13.04 v wire153/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.01    0.06    0.16   13.20 v wire153/X (sky130_fd_sc_hd__clkbuf_2)
                                         net153 (net)
                  0.06    0.00   13.20 v _473_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.21   13.41 v _473_/X (sky130_fd_sc_hd__o211a_1)
                                         _040_ (net)
                  0.04    0.00   13.41 v _568_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.41   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _568_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.41   data arrival time
-----------------------------------------------------------------------------
                                 11.25   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _565_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[36] (net)
                  0.00    0.00   12.87 v wire160/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.08    0.09    0.17   13.04 v wire160/X (sky130_fd_sc_hd__clkbuf_8)
                                         net160 (net)
                  0.11    0.03   13.07 v wire159/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.14   13.20 v wire159/X (sky130_fd_sc_hd__clkbuf_2)
                                         net159 (net)
                  0.03    0.00   13.20 v _466_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.41 v _466_/X (sky130_fd_sc_hd__o211a_1)
                                         _037_ (net)
                  0.04    0.00   13.41 v _565_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.41   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _565_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.41   data arrival time
-----------------------------------------------------------------------------
                                 11.26   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _564_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[35] (net)
                  0.00    0.00   12.87 v wire162/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.08    0.09    0.17   13.04 v wire162/X (sky130_fd_sc_hd__clkbuf_8)
                                         net162 (net)
                  0.11    0.03   13.07 v wire161/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.14   13.21 v wire161/X (sky130_fd_sc_hd__clkbuf_2)
                                         net161 (net)
                  0.03    0.00   13.21 v _464_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.41 v _464_/X (sky130_fd_sc_hd__o211a_1)
                                         _036_ (net)
                  0.04    0.00   13.41 v _564_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.41   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _564_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.41   data arrival time
-----------------------------------------------------------------------------
                                 11.26   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _569_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[40] (net)
                  0.00    0.00   12.87 v wire152/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.07    0.09    0.17   13.04 v wire152/X (sky130_fd_sc_hd__clkbuf_8)
                                         net152 (net)
                  0.11    0.03   13.07 v wire151/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.13   13.19 v wire151/X (sky130_fd_sc_hd__buf_1)
                                         net151 (net)
                  0.03    0.00   13.19 v _476_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.40 v _476_/X (sky130_fd_sc_hd__o211a_1)
                                         _041_ (net)
                  0.04    0.00   13.40 v _569_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.40   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _569_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.40   data arrival time
-----------------------------------------------------------------------------
                                 11.27   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _574_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.01    0.00    0.38   12.88 v submodule.sram1/dout0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[45] (net)
                  0.00    0.00   12.88 v wire199/A (sky130_fd_sc_hd__buf_6)
     1    0.08    0.08    0.14   13.02 v wire199/X (sky130_fd_sc_hd__buf_6)
                                         net199 (net)
                  0.10    0.03   13.06 v wire198/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.12   13.18 v wire198/X (sky130_fd_sc_hd__buf_1)
                                         net198 (net)
                  0.03    0.00   13.18 v _487_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.20   13.37 v _487_/X (sky130_fd_sc_hd__o211a_1)
                                         _046_ (net)
                  0.03    0.00   13.37 v _574_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.37   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _574_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.37   data arrival time
-----------------------------------------------------------------------------
                                 11.29   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _581_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.01    0.00    0.38   12.88 v submodule.sram1/dout0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[52] (net)
                  0.00    0.00   12.88 v wire188/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.99 v wire188/X (sky130_fd_sc_hd__clkbuf_8)
                                         net188 (net)
                  0.02    0.00   12.99 v wire187/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.10   13.09 v wire187/X (sky130_fd_sc_hd__buf_1)
                                         net187 (net)
                  0.05    0.00   13.09 v _504_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.22   13.31 v _504_/X (sky130_fd_sc_hd__o211a_1)
                                         _053_ (net)
                  0.04    0.00   13.31 v _581_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.31   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _581_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09   24.66   library setup time
                                 24.66   data required time
-----------------------------------------------------------------------------
                                 24.66   data required time
                                -13.31   data arrival time
-----------------------------------------------------------------------------
                                 11.35   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _560_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.01    0.00    0.38   12.88 v submodule.sram0/dout0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[31] (net)
                  0.00    0.00   12.88 v wire209/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.99 v wire209/X (sky130_fd_sc_hd__clkbuf_8)
                                         net209 (net)
                  0.02    0.00   12.99 v wire208/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.11   13.09 v wire208/X (sky130_fd_sc_hd__buf_1)
                                         net208 (net)
                  0.05    0.00   13.09 v _456_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.21   13.31 v _456_/X (sky130_fd_sc_hd__o211a_1)
                                         _032_ (net)
                  0.04    0.00   13.31 v _560_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.31   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _560_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.31   data arrival time
-----------------------------------------------------------------------------
                                 11.36   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _584_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[55] (net)
                  0.00    0.00   12.87 v wire182/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire182/X (sky130_fd_sc_hd__buf_6)
                                         net182 (net)
                  0.02    0.00   12.96 v wire181/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.06    0.11   13.07 v wire181/X (sky130_fd_sc_hd__buf_1)
                                         net181 (net)
                  0.06    0.00   13.07 v _510_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.22   13.29 v _510_/X (sky130_fd_sc_hd__o211a_1)
                                         _056_ (net)
                  0.04    0.00   13.29 v _584_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.29   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _584_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09   24.66   library setup time
                                 24.66   data required time
-----------------------------------------------------------------------------
                                 24.66   data required time
                                -13.29   data arrival time
-----------------------------------------------------------------------------
                                 11.37   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _585_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[56] (net)
                  0.00    0.00   12.87 v wire180/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire180/X (sky130_fd_sc_hd__clkbuf_8)
                                         net180 (net)
                  0.02    0.00   12.98 v wire179/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.06    0.11   13.09 v wire179/X (sky130_fd_sc_hd__buf_1)
                                         net179 (net)
                  0.06    0.00   13.09 v _512_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.20   13.29 v _512_/X (sky130_fd_sc_hd__o211a_1)
                                         _057_ (net)
                  0.03    0.00   13.29 v _585_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.29   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _585_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.29   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _588_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[59] (net)
                  0.00    0.00   12.87 v wire174/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire174/X (sky130_fd_sc_hd__clkbuf_8)
                                         net174 (net)
                  0.02    0.00   12.98 v wire173/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.07 v wire173/X (sky130_fd_sc_hd__clkbuf_2)
                                         net173 (net)
                  0.03    0.00   13.07 v _518_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.21   13.28 v _518_/X (sky130_fd_sc_hd__o211a_1)
                                         _060_ (net)
                  0.04    0.00   13.28 v _588_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.28   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _588_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 11.38   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _580_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.01    0.00    0.38   12.88 v submodule.sram1/dout0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[51] (net)
                  0.00    0.00   12.88 v wire192/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.97 v wire192/X (sky130_fd_sc_hd__buf_6)
                                         net192 (net)
                  0.02    0.00   12.97 v wire191/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.10   13.07 v wire191/X (sky130_fd_sc_hd__buf_1)
                                         net191 (net)
                  0.05    0.00   13.07 v _502_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.21   13.28 v _502_/X (sky130_fd_sc_hd__o211a_1)
                                         _052_ (net)
                  0.04    0.00   13.28 v _580_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.28   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _580_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _571_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[42] (net)
                  0.00    0.00   12.87 v wire205/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire205/X (sky130_fd_sc_hd__buf_6)
                                         net205 (net)
                  0.02    0.00   12.96 v wire204/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.06    0.11   13.07 v wire204/X (sky130_fd_sc_hd__buf_1)
                                         net204 (net)
                  0.06    0.00   13.07 v _481_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.21   13.28 v _481_/X (sky130_fd_sc_hd__o211a_1)
                                         _043_ (net)
                  0.04    0.00   13.28 v _571_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.28   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _571_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _572_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.01    0.00    0.38   12.88 v submodule.sram1/dout0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[43] (net)
                  0.00    0.00   12.88 v wire203/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.97 v wire203/X (sky130_fd_sc_hd__buf_6)
                                         net203 (net)
                  0.02    0.00   12.97 v wire202/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.10   13.08 v wire202/X (sky130_fd_sc_hd__buf_1)
                                         net202 (net)
                  0.05    0.00   13.08 v _483_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.20   13.28 v _483_/X (sky130_fd_sc_hd__o211a_1)
                                         _044_ (net)
                  0.03    0.00   13.28 v _572_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.28   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _572_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _577_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[48] (net)
                  0.00    0.00   12.87 v wire3/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire3/X (sky130_fd_sc_hd__clkbuf_8)
                                         net241 (net)
                  0.02    0.00   12.98 v wire195/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.04    0.10   13.07 v wire195/X (sky130_fd_sc_hd__clkbuf_1)
                                         net195 (net)
                  0.04    0.00   13.07 v _494_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.21   13.28 v _494_/X (sky130_fd_sc_hd__o211a_1)
                                         _049_ (net)
                  0.04    0.00   13.28 v _577_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.28   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _577_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _573_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.01    0.00    0.38   12.88 v submodule.sram1/dout0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[44] (net)
                  0.00    0.00   12.88 v wire201/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.97 v wire201/X (sky130_fd_sc_hd__buf_6)
                                         net201 (net)
                  0.02    0.00   12.97 v wire200/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.10   13.08 v wire200/X (sky130_fd_sc_hd__buf_1)
                                         net200 (net)
                  0.05    0.00   13.08 v _485_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.20   13.28 v _485_/X (sky130_fd_sc_hd__o211a_1)
                                         _045_ (net)
                  0.03    0.00   13.28 v _573_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.28   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _573_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.28   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _590_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[61] (net)
                  0.00    0.00   12.87 v wire170/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire170/X (sky130_fd_sc_hd__clkbuf_8)
                                         net170 (net)
                  0.02    0.00   12.98 v wire169/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.07 v wire169/X (sky130_fd_sc_hd__clkbuf_2)
                                         net169 (net)
                  0.03    0.00   13.07 v _522_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.27 v _522_/X (sky130_fd_sc_hd__o211a_1)
                                         _062_ (net)
                  0.04    0.00   13.27 v _590_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.27   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _590_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.27   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _592_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[63] (net)
                  0.00    0.00   12.87 v wire164/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire164/X (sky130_fd_sc_hd__clkbuf_8)
                                         net164 (net)
                  0.02    0.00   12.98 v wire163/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.07 v wire163/X (sky130_fd_sc_hd__clkbuf_2)
                                         net163 (net)
                  0.03    0.00   13.07 v _526_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.27 v _526_/X (sky130_fd_sc_hd__o211a_1)
                                         _064_ (net)
                  0.04    0.00   13.27 v _592_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.27   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _592_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.27   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _587_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[58] (net)
                  0.00    0.00   12.87 v wire176/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire176/X (sky130_fd_sc_hd__clkbuf_8)
                                         net176 (net)
                  0.02    0.00   12.98 v wire175/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.07 v wire175/X (sky130_fd_sc_hd__clkbuf_2)
                                         net175 (net)
                  0.03    0.00   13.07 v _516_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.27 v _516_/X (sky130_fd_sc_hd__o211a_1)
                                         _059_ (net)
                  0.04    0.00   13.27 v _587_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.27   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _587_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.27   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _576_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[47] (net)
                  0.00    0.00   12.87 v wire4/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire4/X (sky130_fd_sc_hd__clkbuf_8)
                                         net242 (net)
                  0.02    0.00   12.98 v wire196/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.00    0.03    0.09   13.06 v wire196/X (sky130_fd_sc_hd__clkbuf_1)
                                         net196 (net)
                  0.03    0.00   13.06 v _491_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.21   13.27 v _491_/X (sky130_fd_sc_hd__o211a_1)
                                         _048_ (net)
                  0.04    0.00   13.27 v _576_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.27   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _576_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.27   data arrival time
-----------------------------------------------------------------------------
                                 11.39   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _591_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[62] (net)
                  0.00    0.00   12.87 v wire166/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire166/X (sky130_fd_sc_hd__clkbuf_8)
                                         net166 (net)
                  0.02    0.00   12.98 v wire165/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.07 v wire165/X (sky130_fd_sc_hd__clkbuf_2)
                                         net165 (net)
                  0.03    0.00   13.07 v _524_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.27 v _524_/X (sky130_fd_sc_hd__o211a_1)
                                         _063_ (net)
                  0.04    0.00   13.27 v _591_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.27   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _591_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.27   data arrival time
-----------------------------------------------------------------------------
                                 11.40   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _589_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[60] (net)
                  0.00    0.00   12.87 v wire172/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire172/X (sky130_fd_sc_hd__clkbuf_8)
                                         net172 (net)
                  0.02    0.00   12.98 v wire171/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.07 v wire171/X (sky130_fd_sc_hd__clkbuf_2)
                                         net171 (net)
                  0.03    0.00   13.07 v _520_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.27 v _520_/X (sky130_fd_sc_hd__o211a_1)
                                         _061_ (net)
                  0.04    0.00   13.27 v _589_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.27   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _589_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.27   data arrival time
-----------------------------------------------------------------------------
                                 11.40   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _563_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[34] (net)
                  0.00    0.00   12.87 v wire168/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire168/X (sky130_fd_sc_hd__buf_6)
                                         net168 (net)
                  0.02    0.00   12.96 v wire167/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.06 v wire167/X (sky130_fd_sc_hd__clkbuf_2)
                                         net167 (net)
                  0.03    0.00   13.06 v _462_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.21   13.27 v _462_/X (sky130_fd_sc_hd__o211a_1)
                                         _035_ (net)
                  0.04    0.00   13.27 v _563_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.27   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _563_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09   24.66   library setup time
                                 24.66   data required time
-----------------------------------------------------------------------------
                                 24.66   data required time
                                -13.27   data arrival time
-----------------------------------------------------------------------------
                                 11.40   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _583_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[54] (net)
                  0.00    0.00   12.87 v wire184/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire184/X (sky130_fd_sc_hd__clkbuf_8)
                                         net184 (net)
                  0.02    0.00   12.98 v wire183/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09   13.06 v wire183/X (sky130_fd_sc_hd__buf_1)
                                         net183 (net)
                  0.03    0.00   13.06 v _508_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.27 v _508_/X (sky130_fd_sc_hd__o211a_1)
                                         _055_ (net)
                  0.04    0.00   13.27 v _583_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.27   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _583_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.27   data arrival time
-----------------------------------------------------------------------------
                                 11.40   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _570_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[41] (net)
                  0.00    0.00   12.87 v wire150/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire150/X (sky130_fd_sc_hd__buf_6)
                                         net150 (net)
                  0.02    0.00   12.96 v wire149/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.10   13.06 v wire149/X (sky130_fd_sc_hd__buf_1)
                                         net149 (net)
                  0.05    0.00   13.06 v _479_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.20   13.27 v _479_/X (sky130_fd_sc_hd__o211a_1)
                                         _042_ (net)
                  0.03    0.00   13.27 v _570_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.27   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _570_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.27   data arrival time
-----------------------------------------------------------------------------
                                 11.40   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _575_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[46] (net)
                  0.00    0.00   12.87 v wire5/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire5/X (sky130_fd_sc_hd__buf_6)
                                         net243 (net)
                  0.02    0.00   12.96 v wire197/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.10   13.06 v wire197/X (sky130_fd_sc_hd__buf_1)
                                         net197 (net)
                  0.05    0.00   13.06 v _489_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.20   13.26 v _489_/X (sky130_fd_sc_hd__o211a_1)
                                         _047_ (net)
                  0.03    0.00   13.26 v _575_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.26   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _575_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.26   data arrival time
-----------------------------------------------------------------------------
                                 11.41   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _578_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[49] (net)
                  0.00    0.00   12.87 v wire2/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire2/X (sky130_fd_sc_hd__clkbuf_8)
                                         net240 (net)
                  0.02    0.00   12.98 v wire194/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09   13.06 v wire194/X (sky130_fd_sc_hd__buf_1)
                                         net194 (net)
                  0.03    0.00   13.06 v _496_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.20   13.26 v _496_/X (sky130_fd_sc_hd__o211a_1)
                                         _050_ (net)
                  0.03    0.00   13.26 v _578_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.26   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _578_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.26   data arrival time
-----------------------------------------------------------------------------
                                 11.41   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _586_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[57] (net)
                  0.00    0.00   12.87 v wire178/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.00    0.02    0.11   12.98 v wire178/X (sky130_fd_sc_hd__clkbuf_8)
                                         net178 (net)
                  0.02    0.00   12.98 v wire177/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09   13.06 v wire177/X (sky130_fd_sc_hd__buf_1)
                                         net177 (net)
                  0.03    0.00   13.06 v _514_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.20   13.26 v _514_/X (sky130_fd_sc_hd__o211a_1)
                                         _058_ (net)
                  0.03    0.00   13.26 v _586_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.26   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _586_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.26   data arrival time
-----------------------------------------------------------------------------
                                 11.41   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _561_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[32] (net)
                  0.00    0.00   12.87 v wire207/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire207/X (sky130_fd_sc_hd__buf_6)
                                         net207 (net)
                  0.02    0.00   12.96 v wire206/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.06 v wire206/X (sky130_fd_sc_hd__clkbuf_2)
                                         net206 (net)
                  0.03    0.00   13.06 v _458_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.26 v _458_/X (sky130_fd_sc_hd__o211a_1)
                                         _033_ (net)
                  0.04    0.00   13.26 v _561_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.26   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _561_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.26   data arrival time
-----------------------------------------------------------------------------
                                 11.41   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _566_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[37] (net)
                  0.00    0.00   12.87 v wire158/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire158/X (sky130_fd_sc_hd__buf_6)
                                         net158 (net)
                  0.02    0.00   12.96 v wire157/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.06 v wire157/X (sky130_fd_sc_hd__clkbuf_2)
                                         net157 (net)
                  0.03    0.00   13.06 v _468_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.26 v _468_/X (sky130_fd_sc_hd__o211a_1)
                                         _038_ (net)
                  0.04    0.00   13.26 v _566_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.26   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _566_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.26   data arrival time
-----------------------------------------------------------------------------
                                 11.41   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _562_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[33] (net)
                  0.00    0.00   12.87 v wire190/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire190/X (sky130_fd_sc_hd__buf_6)
                                         net190 (net)
                  0.02    0.00   12.96 v wire189/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.00    0.03    0.10   13.06 v wire189/X (sky130_fd_sc_hd__clkbuf_2)
                                         net189 (net)
                  0.03    0.00   13.06 v _460_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.26 v _460_/X (sky130_fd_sc_hd__o211a_1)
                                         _034_ (net)
                  0.04    0.00   13.26 v _562_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.26   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _562_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.26   data arrival time
-----------------------------------------------------------------------------
                                 11.41   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _579_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[50] (net)
                  0.00    0.00   12.87 v wire1/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire1/X (sky130_fd_sc_hd__buf_6)
                                         net239 (net)
                  0.02    0.00   12.96 v wire193/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09   13.05 v wire193/X (sky130_fd_sc_hd__buf_1)
                                         net193 (net)
                  0.03    0.00   13.05 v _499_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.20   13.24 v _499_/X (sky130_fd_sc_hd__o211a_1)
                                         _051_ (net)
                  0.03    0.00   13.24 v _579_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.24   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _579_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.24   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _582_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[53] (net)
                  0.00    0.00   12.87 v wire186/A (sky130_fd_sc_hd__buf_6)
     1    0.00    0.02    0.09   12.96 v wire186/X (sky130_fd_sc_hd__buf_6)
                                         net186 (net)
                  0.02    0.00   12.96 v wire185/A (sky130_fd_sc_hd__buf_1)
     2    0.00    0.03    0.09   13.05 v wire185/X (sky130_fd_sc_hd__buf_1)
                                         net185 (net)
                  0.03    0.00   13.05 v _506_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.20   13.24 v _506_/X (sky130_fd_sc_hd__o211a_1)
                                         _054_ (net)
                  0.03    0.00   13.24 v _582_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.24   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _582_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.24   data arrival time
-----------------------------------------------------------------------------
                                 11.42   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _557_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.01    0.01    0.40   12.90 v submodule.sram0/dout0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[28] (net)
                  0.00    0.00   12.90 v _448_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.10 v _448_/X (sky130_fd_sc_hd__o211a_1)
                                         _029_ (net)
                  0.04    0.00   13.10 v _557_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.10   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _557_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.10   data arrival time
-----------------------------------------------------------------------------
                                 11.57   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _556_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.01    0.01    0.40   12.90 v submodule.sram0/dout0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[27] (net)
                  0.00    0.00   12.90 v _445_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.19   13.09 v _445_/X (sky130_fd_sc_hd__o211a_1)
                                         _028_ (net)
                  0.04    0.00   13.09 v _556_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.09   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _556_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.09   data arrival time
-----------------------------------------------------------------------------
                                 11.58   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _554_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.01    0.01    0.40   12.90 v submodule.sram0/dout0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[25] (net)
                  0.00    0.00   12.90 v _441_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.19   13.09 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                         _026_ (net)
                  0.03    0.00   13.09 v _554_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.09   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _554_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.09   data arrival time
-----------------------------------------------------------------------------
                                 11.58   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _559_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[30] (net)
                  0.00    0.00   12.87 v _453_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.05    0.21   13.08 v _453_/X (sky130_fd_sc_hd__o211a_1)
                                         _031_ (net)
                  0.05    0.00   13.08 v _559_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.08   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _559_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09   24.66   library setup time
                                 24.66   data required time
-----------------------------------------------------------------------------
                                 24.66   data required time
                                -13.08   data arrival time
-----------------------------------------------------------------------------
                                 11.59   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _552_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.01    0.01    0.39   12.89 v submodule.sram0/dout0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[23] (net)
                  0.00    0.00   12.89 v _437_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.19   13.08 v _437_/X (sky130_fd_sc_hd__o211a_1)
                                         _024_ (net)
                  0.03    0.00   13.08 v _552_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.08   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _552_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.08   data arrival time
-----------------------------------------------------------------------------
                                 11.59   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _553_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.01    0.01    0.39   12.89 v submodule.sram0/dout0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[24] (net)
                  0.00    0.00   12.89 v _439_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.19   13.08 v _439_/X (sky130_fd_sc_hd__o211a_1)
                                         _025_ (net)
                  0.03    0.00   13.08 v _553_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.08   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _553_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.08   data arrival time
-----------------------------------------------------------------------------
                                 11.59   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _550_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[21] (net)
                  0.00    0.00   12.87 v _433_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.07 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                         _022_ (net)
                  0.04    0.00   13.07 v _550_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.07   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _550_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09   24.66   library setup time
                                 24.66   data required time
-----------------------------------------------------------------------------
                                 24.66   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 11.59   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[6] (net)
                  0.00    0.00   12.87 v _396_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.07 v _396_/X (sky130_fd_sc_hd__o211a_1)
                                         _007_ (net)
                  0.04    0.00   13.07 v _535_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.07   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _535_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09   24.66   library setup time
                                 24.66   data required time
-----------------------------------------------------------------------------
                                 24.66   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 11.59   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _542_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[13] (net)
                  0.00    0.00   12.87 v _414_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.07 v _414_/X (sky130_fd_sc_hd__o211a_1)
                                         _014_ (net)
                  0.04    0.00   13.07 v _542_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.07   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _542_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09   24.66   library setup time
                                 24.66   data required time
-----------------------------------------------------------------------------
                                 24.66   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 11.59   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[3] (net)
                  0.00    0.00   12.87 v _390_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.07 v _390_/X (sky130_fd_sc_hd__o211a_1)
                                         _004_ (net)
                  0.04    0.00   13.07 v _532_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.07   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _532_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _551_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[22] (net)
                  0.00    0.00   12.87 v _435_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.07 v _435_/X (sky130_fd_sc_hd__o211a_1)
                                         _023_ (net)
                  0.04    0.00   13.07 v _551_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.07   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _551_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _546_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[17] (net)
                  0.00    0.00   12.87 v _422_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.07 v _422_/X (sky130_fd_sc_hd__o211a_1)
                                         _018_ (net)
                  0.04    0.00   13.07 v _546_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.07   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _546_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _540_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[11] (net)
                  0.00    0.00   12.87 v _410_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.07 v _410_/X (sky130_fd_sc_hd__o211a_1)
                                         _012_ (net)
                  0.04    0.00   13.07 v _540_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.07   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _540_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[9] (net)
                  0.00    0.00   12.87 v _404_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.07 v _404_/X (sky130_fd_sc_hd__o211a_1)
                                         _010_ (net)
                  0.04    0.00   13.07 v _538_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.07   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _538_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[8] (net)
                  0.00    0.00   12.87 v _402_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.07 v _402_/X (sky130_fd_sc_hd__o211a_1)
                                         _009_ (net)
                  0.04    0.00   13.07 v _537_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.07   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _537_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[7] (net)
                  0.00    0.00   12.87 v _398_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.20   13.07 v _398_/X (sky130_fd_sc_hd__o211a_1)
                                         _008_ (net)
                  0.04    0.00   13.07 v _536_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.07   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _536_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _594_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[0] (net)
                  0.00    0.00   12.87 v _529_/A1 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.20   13.07 v _529_/X (sky130_fd_sc_hd__o211a_1)
                                         _066_ (net)
                  0.03    0.00   13.07 v _594_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.07   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _594_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.07   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[1] (net)
                  0.00    0.00   12.87 v _386_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.19   13.06 v _386_/X (sky130_fd_sc_hd__o211a_1)
                                         _002_ (net)
                  0.04    0.00   13.06 v _530_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _530_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _543_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[14] (net)
                  0.00    0.00   12.87 v _416_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.19   13.06 v _416_/X (sky130_fd_sc_hd__o211a_1)
                                         _015_ (net)
                  0.04    0.00   13.06 v _543_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _543_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _539_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[10] (net)
                  0.00    0.00   12.87 v _407_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.19   13.06 v _407_/X (sky130_fd_sc_hd__o211a_1)
                                         _011_ (net)
                  0.04    0.00   13.06 v _539_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _539_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _548_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[19] (net)
                  0.00    0.00   12.87 v _427_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.19   13.06 v _427_/X (sky130_fd_sc_hd__o211a_1)
                                         _020_ (net)
                  0.04    0.00   13.06 v _548_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _548_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[2] (net)
                  0.00    0.00   12.87 v _388_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.19   13.06 v _388_/X (sky130_fd_sc_hd__o211a_1)
                                         _003_ (net)
                  0.04    0.00   13.06 v _531_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _531_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.60   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _549_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[20] (net)
                  0.00    0.00   12.87 v _430_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.04    0.19   13.06 v _430_/X (sky130_fd_sc_hd__o211a_1)
                                         _021_ (net)
                  0.04    0.00   13.06 v _549_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _549_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.61   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[4] (net)
                  0.00    0.00   12.87 v _392_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.19   13.06 v _392_/X (sky130_fd_sc_hd__o211a_1)
                                         _005_ (net)
                  0.03    0.00   13.06 v _533_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _533_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.61   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[5] (net)
                  0.00    0.00   12.87 v _394_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.19   13.06 v _394_/X (sky130_fd_sc_hd__o211a_1)
                                         _006_ (net)
                  0.03    0.00   13.06 v _534_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _534_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.61   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _541_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[12] (net)
                  0.00    0.00   12.87 v _412_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.19   13.06 v _412_/X (sky130_fd_sc_hd__o211a_1)
                                         _013_ (net)
                  0.03    0.00   13.06 v _541_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _541_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.61   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _544_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[15] (net)
                  0.00    0.00   12.87 v _418_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.19   13.06 v _418_/X (sky130_fd_sc_hd__o211a_1)
                                         _016_ (net)
                  0.03    0.00   13.06 v _544_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _544_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.61   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _545_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[16] (net)
                  0.00    0.00   12.87 v _420_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.19   13.06 v _420_/X (sky130_fd_sc_hd__o211a_1)
                                         _017_ (net)
                  0.03    0.00   13.06 v _545_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _545_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.61   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _547_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[18] (net)
                  0.00    0.00   12.87 v _425_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.19   13.06 v _425_/X (sky130_fd_sc_hd__o211a_1)
                                         _019_ (net)
                  0.03    0.00   13.06 v _547_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _547_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.61   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _555_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[26] (net)
                  0.00    0.00   12.87 v _443_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.19   13.06 v _443_/X (sky130_fd_sc_hd__o211a_1)
                                         _027_ (net)
                  0.03    0.00   13.06 v _555_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _555_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.61   slack (MET)


Startpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _558_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     2    0.00    0.00    0.37   12.87 v submodule.sram0/dout0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[29] (net)
                  0.00    0.00   12.87 v _450_/A2 (sky130_fd_sc_hd__o211a_1)
     1    0.00    0.03    0.19   13.06 v _450_/X (sky130_fd_sc_hd__o211a_1)
                                         _030_ (net)
                  0.03    0.00   13.06 v _558_/D (sky130_fd_sc_hd__dfxtp_1)
                                 13.06   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _558_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08   24.67   library setup time
                                 24.67   data required time
-----------------------------------------------------------------------------
                                 24.67   data required time
                                -13.06   data arrival time
-----------------------------------------------------------------------------
                                 11.61   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _593_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ rst_n (in)
                                         rst_n (net)
                  0.02    0.00    5.01 ^ input74/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.04    0.14    0.20    5.21 ^ input74/X (sky130_fd_sc_hd__clkbuf_4)
                                         net74 (net)
                  0.14    0.01    5.22 ^ _381_/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.05    0.17    5.40 ^ _381_/X (sky130_fd_sc_hd__clkbuf_16)
                                         _139_ (net)
                  0.05    0.00    5.40 ^ _382_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.21    5.60 ^ _382_/X (sky130_fd_sc_hd__buf_2)
                                         _140_ (net)
                  0.17    0.00    5.60 ^ _527_/B (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.09    5.69 v _527_/Y (sky130_fd_sc_hd__nand2_1)
                                         _065_ (net)
                  0.05    0.00    5.69 v _593_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.69   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ _593_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09   24.66   library setup time
                                 24.66   data required time
-----------------------------------------------------------------------------
                                 24.66   data required time
                                 -5.69   data arrival time
-----------------------------------------------------------------------------
                                 18.97   slack (MET)


Startpoint: cs (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v cs (in)
                                         cs (net)
                  0.02    0.00    5.01 v input9/A (sky130_fd_sc_hd__buf_8)
     2    0.01    0.03    0.11    5.12 v input9/X (sky130_fd_sc_hd__buf_8)
                                         net9 (net)
                  0.03    0.00    5.12 v _244_/A (sky130_fd_sc_hd__inv_2)
     3    0.03    0.13    0.12    5.24 ^ _244_/Y (sky130_fd_sc_hd__inv_2)
                                         _067_ (net)
                  0.13    0.00    5.24 ^ _245_/A (sky130_fd_sc_hd__buf_12)
     2    0.01    0.03    0.12    5.36 ^ _245_/X (sky130_fd_sc_hd__buf_12)
                                         _000_ (net)
                  0.03    0.00    5.36 ^ fanout148/A (sky130_fd_sc_hd__buf_4)
    10    0.03    0.09    0.15    5.51 ^ fanout148/X (sky130_fd_sc_hd__buf_4)
                                         net148 (net)
                  0.12    0.00    5.51 ^ submodule.sram0/csb0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.51   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.51   data arrival time
-----------------------------------------------------------------------------
                                 19.14   slack (MET)


Startpoint: addr[6] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.04    0.02    5.02 ^ addr[6] (in)
                                         addr[6] (net)
                  0.04    0.00    5.02 ^ input7/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.15    0.17    5.20 ^ input7/X (sky130_fd_sc_hd__buf_6)
                                         net7 (net)
                  0.15    0.01    5.21 ^ load_slew7/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.01    0.03    0.16    5.36 ^ load_slew7/X (sky130_fd_sc_hd__clkbuf_8)
                                         net245 (net)
                  0.04    0.00    5.36 ^ submodule.sram1/addr0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.36   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.36   data arrival time
-----------------------------------------------------------------------------
                                 19.28   slack (MET)


Startpoint: cs (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v cs (in)
                                         cs (net)
                  0.02    0.00    5.01 v input9/A (sky130_fd_sc_hd__buf_8)
     2    0.01    0.03    0.11    5.12 v input9/X (sky130_fd_sc_hd__buf_8)
                                         net9 (net)
                  0.03    0.00    5.12 v _244_/A (sky130_fd_sc_hd__inv_2)
     3    0.03    0.13    0.12    5.24 ^ _244_/Y (sky130_fd_sc_hd__inv_2)
                                         _067_ (net)
                  0.13    0.00    5.24 ^ _245_/A (sky130_fd_sc_hd__buf_12)
     2    0.01    0.03    0.12    5.36 ^ _245_/X (sky130_fd_sc_hd__buf_12)
                                         _000_ (net)
                  0.04    0.00    5.36 ^ submodule.sram1/csb0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.36   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.36   data arrival time
-----------------------------------------------------------------------------
                                 19.28   slack (MET)


Startpoint: addr[5] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.03    0.02    5.02 ^ addr[5] (in)
                                         addr[5] (net)
                  0.03    0.00    5.02 ^ input6/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.15    0.17    5.20 ^ input6/X (sky130_fd_sc_hd__buf_6)
                                         net6 (net)
                  0.15    0.01    5.20 ^ load_slew8/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.01    0.03    0.16    5.36 ^ load_slew8/X (sky130_fd_sc_hd__clkbuf_8)
                                         net246 (net)
                  0.04    0.00    5.36 ^ submodule.sram1/addr0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.36   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.36   data arrival time
-----------------------------------------------------------------------------
                                 19.29   slack (MET)


Startpoint: addr[4] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.04    0.02    5.02 ^ addr[4] (in)
                                         addr[4] (net)
                  0.04    0.00    5.02 ^ input5/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.15    0.17    5.20 ^ input5/X (sky130_fd_sc_hd__buf_6)
                                         net5 (net)
                  0.15    0.01    5.20 ^ load_slew9/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.01    0.03    0.16    5.36 ^ load_slew9/X (sky130_fd_sc_hd__clkbuf_8)
                                         net247 (net)
                  0.04    0.00    5.36 ^ submodule.sram1/addr0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.36   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.36   data arrival time
-----------------------------------------------------------------------------
                                 19.29   slack (MET)


Startpoint: addr[2] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.04    0.02    5.02 ^ addr[2] (in)
                                         addr[2] (net)
                  0.04    0.00    5.02 ^ input3/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.15    0.17    5.20 ^ input3/X (sky130_fd_sc_hd__buf_6)
                                         net3 (net)
                  0.15    0.01    5.20 ^ load_slew11/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.01    0.03    0.16    5.36 ^ load_slew11/X (sky130_fd_sc_hd__clkbuf_8)
                                         net249 (net)
                  0.04    0.00    5.36 ^ submodule.sram1/addr0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.36   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.36   data arrival time
-----------------------------------------------------------------------------
                                 19.29   slack (MET)


Startpoint: addr[1] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.03    0.02    5.02 ^ addr[1] (in)
                                         addr[1] (net)
                  0.03    0.00    5.02 ^ input2/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.15    0.17    5.19 ^ input2/X (sky130_fd_sc_hd__buf_6)
                                         net2 (net)
                  0.15    0.01    5.20 ^ load_slew12/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.01    0.03    0.16    5.36 ^ load_slew12/X (sky130_fd_sc_hd__clkbuf_8)
                                         net250 (net)
                  0.04    0.00    5.36 ^ submodule.sram1/addr0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.36   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.36   data arrival time
-----------------------------------------------------------------------------
                                 19.29   slack (MET)


Startpoint: addr[7] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.04    0.02    5.02 ^ addr[7] (in)
                                         addr[7] (net)
                  0.04    0.00    5.02 ^ input8/A (sky130_fd_sc_hd__buf_6)
     2    0.08    0.15    0.18    5.20 ^ input8/X (sky130_fd_sc_hd__buf_6)
                                         net8 (net)
                  0.16    0.01    5.21 ^ load_slew210/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.03    0.12    5.33 ^ load_slew210/X (sky130_fd_sc_hd__buf_6)
                                         net210 (net)
                  0.04    0.00    5.33 ^ submodule.sram0/addr0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.33   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.33   data arrival time
-----------------------------------------------------------------------------
                                 19.32   slack (MET)


Startpoint: addr[7] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.04    0.02    5.02 ^ addr[7] (in)
                                         addr[7] (net)
                  0.04    0.00    5.02 ^ input8/A (sky130_fd_sc_hd__buf_6)
     2    0.08    0.15    0.18    5.20 ^ input8/X (sky130_fd_sc_hd__buf_6)
                                         net8 (net)
                  0.16    0.01    5.21 ^ load_slew6/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.03    0.12    5.33 ^ load_slew6/X (sky130_fd_sc_hd__buf_6)
                                         net244 (net)
                  0.04    0.00    5.33 ^ submodule.sram1/addr0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.33   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.33   data arrival time
-----------------------------------------------------------------------------
                                 19.32   slack (MET)


Startpoint: addr[6] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.04    0.02    5.02 ^ addr[6] (in)
                                         addr[6] (net)
                  0.04    0.00    5.02 ^ input7/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.15    0.17    5.20 ^ input7/X (sky130_fd_sc_hd__buf_6)
                                         net7 (net)
                  0.15    0.01    5.21 ^ load_slew211/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.03    0.12    5.33 ^ load_slew211/X (sky130_fd_sc_hd__buf_6)
                                         net211 (net)
                  0.04    0.00    5.33 ^ submodule.sram0/addr0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.33   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.33   data arrival time
-----------------------------------------------------------------------------
                                 19.32   slack (MET)


Startpoint: addr[5] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.03    0.02    5.02 ^ addr[5] (in)
                                         addr[5] (net)
                  0.03    0.00    5.02 ^ input6/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.15    0.17    5.20 ^ input6/X (sky130_fd_sc_hd__buf_6)
                                         net6 (net)
                  0.15    0.01    5.20 ^ load_slew212/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.03    0.12    5.33 ^ load_slew212/X (sky130_fd_sc_hd__buf_6)
                                         net212 (net)
                  0.04    0.00    5.33 ^ submodule.sram0/addr0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.33   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.33   data arrival time
-----------------------------------------------------------------------------
                                 19.32   slack (MET)


Startpoint: addr[4] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.04    0.02    5.02 ^ addr[4] (in)
                                         addr[4] (net)
                  0.04    0.00    5.02 ^ input5/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.15    0.17    5.20 ^ input5/X (sky130_fd_sc_hd__buf_6)
                                         net5 (net)
                  0.15    0.01    5.20 ^ load_slew213/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.03    0.12    5.33 ^ load_slew213/X (sky130_fd_sc_hd__buf_6)
                                         net213 (net)
                  0.04    0.00    5.33 ^ submodule.sram0/addr0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.33   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.33   data arrival time
-----------------------------------------------------------------------------
                                 19.32   slack (MET)


Startpoint: addr[2] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.04    0.02    5.02 ^ addr[2] (in)
                                         addr[2] (net)
                  0.04    0.00    5.02 ^ input3/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.15    0.17    5.20 ^ input3/X (sky130_fd_sc_hd__buf_6)
                                         net3 (net)
                  0.15    0.01    5.20 ^ load_slew215/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.03    0.12    5.33 ^ load_slew215/X (sky130_fd_sc_hd__buf_6)
                                         net215 (net)
                  0.04    0.00    5.33 ^ submodule.sram0/addr0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.33   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.33   data arrival time
-----------------------------------------------------------------------------
                                 19.32   slack (MET)


Startpoint: addr[1] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.03    0.02    5.02 ^ addr[1] (in)
                                         addr[1] (net)
                  0.03    0.00    5.02 ^ input2/A (sky130_fd_sc_hd__buf_6)
     2    0.07    0.15    0.17    5.19 ^ input2/X (sky130_fd_sc_hd__buf_6)
                                         net2 (net)
                  0.15    0.01    5.20 ^ load_slew216/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.03    0.12    5.32 ^ load_slew216/X (sky130_fd_sc_hd__buf_6)
                                         net216 (net)
                  0.04    0.00    5.32 ^ submodule.sram0/addr0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.32   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.32   data arrival time
-----------------------------------------------------------------------------
                                 19.32   slack (MET)


Startpoint: addr[0] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.05    0.03    5.03 ^ addr[0] (in)
                                         addr[0] (net)
                  0.05    0.00    5.03 ^ input1/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.12    5.15 ^ input1/X (sky130_fd_sc_hd__clkbuf_16)
                                         net1 (net)
                  0.03    0.00    5.15 ^ load_slew218/A (sky130_fd_sc_hd__buf_1)
     1    0.01    0.09    0.11    5.27 ^ load_slew218/X (sky130_fd_sc_hd__buf_1)
                                         net218 (net)
                  0.12    0.00    5.27 ^ submodule.sram0/addr0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.27   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.27   data arrival time
-----------------------------------------------------------------------------
                                 19.38   slack (MET)


Startpoint: addr[0] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[0] (in)
                                         addr[0] (net)
                  0.02    0.00    5.01 v input1/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.01    0.03    0.13    5.14 v input1/X (sky130_fd_sc_hd__clkbuf_16)
                                         net1 (net)
                  0.03    0.00    5.14 v wire217/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.02    0.11    5.25 v wire217/X (sky130_fd_sc_hd__buf_6)
                                         net217 (net)
                  0.03    0.00    5.25 v submodule.sram1/addr0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.25   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.25   data arrival time
-----------------------------------------------------------------------------
                                 19.39   slack (MET)


Startpoint: addr[3] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[3] (in)
                                         addr[3] (net)
                  0.02    0.00    5.01 v input4/A (sky130_fd_sc_hd__buf_6)
     2    0.01    0.02    0.11    5.11 v input4/X (sky130_fd_sc_hd__buf_6)
                                         net4 (net)
                  0.02    0.00    5.11 v load_slew10/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.01    0.03    0.13    5.24 v load_slew10/X (sky130_fd_sc_hd__clkbuf_8)
                                         net248 (net)
                  0.04    0.00    5.24 v submodule.sram1/addr0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.24   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.24   data arrival time
-----------------------------------------------------------------------------
                                 19.41   slack (MET)


Startpoint: we (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ we (in)
                                         we (net)
                  0.02    0.00    5.01 ^ input75/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.14    0.18    5.19 ^ input75/X (sky130_fd_sc_hd__buf_2)
                                         net75 (net)
                  0.14    0.00    5.19 ^ _243_/A (sky130_fd_sc_hd__inv_8)
     2    0.01    0.03    0.04    5.23 v _243_/Y (sky130_fd_sc_hd__inv_8)
                                         _001_ (net)
                  0.04    0.00    5.23 v submodule.sram0/web0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.23   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.23   data arrival time
-----------------------------------------------------------------------------
                                 19.41   slack (MET)


Startpoint: we (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ we (in)
                                         we (net)
                  0.02    0.00    5.01 ^ input75/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.14    0.18    5.19 ^ input75/X (sky130_fd_sc_hd__buf_2)
                                         net75 (net)
                  0.14    0.00    5.19 ^ _243_/A (sky130_fd_sc_hd__inv_8)
     2    0.01    0.03    0.04    5.23 v _243_/Y (sky130_fd_sc_hd__inv_8)
                                         _001_ (net)
                  0.04    0.00    5.23 v submodule.sram1/web0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.23   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.23   data arrival time
-----------------------------------------------------------------------------
                                 19.41   slack (MET)


Startpoint: addr[3] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.01    0.02    0.01    5.01 v addr[3] (in)
                                         addr[3] (net)
                  0.02    0.00    5.01 v input4/A (sky130_fd_sc_hd__buf_6)
     2    0.01    0.02    0.11    5.11 v input4/X (sky130_fd_sc_hd__buf_6)
                                         net4 (net)
                  0.02    0.00    5.11 v load_slew214/A (sky130_fd_sc_hd__buf_6)
     1    0.01    0.02    0.11    5.22 v load_slew214/X (sky130_fd_sc_hd__buf_6)
                                         net214 (net)
                  0.03    0.00    5.22 v submodule.sram0/addr0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.22   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.22   data arrival time
-----------------------------------------------------------------------------
                                 19.42   slack (MET)


Startpoint: write_allow[2] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.03    0.02    5.02 ^ write_allow[2] (in)
                                         write_allow[2] (net)
                  0.03    0.00    5.02 ^ input78/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.21 ^ input78/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net78 (net)
                  0.25    0.00    5.21 ^ submodule.sram0/wmask0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.21   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.21   data arrival time
-----------------------------------------------------------------------------
                                 19.44   slack (MET)


Startpoint: datain[12] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.03    0.02    5.02 ^ datain[12] (in)
                                         datain[12] (net)
                  0.03    0.00    5.02 ^ input13/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.21 ^ input13/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net13 (net)
                  0.24    0.00    5.21 ^ submodule.sram0/din0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.21   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.21   data arrival time
-----------------------------------------------------------------------------
                                 19.44   slack (MET)


Startpoint: datain[5] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.03    0.02    5.02 ^ datain[5] (in)
                                         datain[5] (net)
                  0.03    0.00    5.02 ^ input65/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.21 ^ input65/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net65 (net)
                  0.24    0.00    5.21 ^ submodule.sram0/din0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.21   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.21   data arrival time
-----------------------------------------------------------------------------
                                 19.44   slack (MET)


Startpoint: datain[8] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.03    0.02    5.02 ^ datain[8] (in)
                                         datain[8] (net)
                  0.03    0.00    5.02 ^ input72/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.21 ^ input72/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net72 (net)
                  0.24    0.00    5.21 ^ submodule.sram0/din0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.21   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.21   data arrival time
-----------------------------------------------------------------------------
                                 19.44   slack (MET)


Startpoint: datain[4] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[4] (in)
                                         datain[4] (net)
                  0.02    0.00    5.01 ^ input54/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.20 ^ input54/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net54 (net)
                  0.25    0.00    5.20 ^ submodule.sram0/din0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: write_allow[1] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ write_allow[1] (in)
                                         write_allow[1] (net)
                  0.02    0.00    5.01 ^ input77/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.20 ^ input77/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net77 (net)
                  0.25    0.00    5.20 ^ submodule.sram0/wmask0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[11] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[11] (in)
                                         datain[11] (net)
                  0.02    0.00    5.01 ^ input12/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.20 ^ input12/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net12 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[17] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[17] (in)
                                         datain[17] (net)
                  0.02    0.00    5.01 ^ input18/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.20 ^ input18/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net18 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[2] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[2] (in)
                                         datain[2] (net)
                  0.02    0.00    5.01 ^ input32/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.20 ^ input32/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net32 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[13] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[13] (in)
                                         datain[13] (net)
                  0.02    0.00    5.01 ^ input14/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.20 ^ input14/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net14 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[29] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[29] (in)
                                         datain[29] (net)
                  0.02    0.00    5.01 ^ input31/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.20 ^ input31/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net31 (net)
                  0.25    0.00    5.20 ^ submodule.sram0/din0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[9] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[9] (in)
                                         datain[9] (net)
                  0.02    0.00    5.01 ^ input73/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.20 ^ input73/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net73 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[7] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[7] (in)
                                         datain[7] (net)
                  0.02    0.00    5.01 ^ input71/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.20 ^ input71/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net71 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: write_allow[0] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ write_allow[0] (in)
                                         write_allow[0] (net)
                  0.02    0.00    5.01 ^ input76/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.18    5.20 ^ input76/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net76 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/wmask0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: write_allow[3] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ write_allow[3] (in)
                                         write_allow[3] (net)
                  0.02    0.00    5.01 ^ input79/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.18    5.20 ^ input79/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net79 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/wmask0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[0] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[0] (in)
                                         datain[0] (net)
                  0.02    0.00    5.01 ^ input10/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.20 ^ input10/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net10 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[16] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[16] (in)
                                         datain[16] (net)
                  0.02    0.00    5.01 ^ input17/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.18    5.20 ^ input17/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net17 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[1] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[1] (in)
                                         datain[1] (net)
                  0.02    0.00    5.01 ^ input21/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.20 ^ input21/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net21 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[23] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[23] (in)
                                         datain[23] (net)
                  0.02    0.00    5.01 ^ input25/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.20 ^ input25/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net25 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[30] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[30] (in)
                                         datain[30] (net)
                  0.02    0.00    5.01 ^ input33/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.19    5.20 ^ input33/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net33 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[15] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[15] (in)
                                         datain[15] (net)
                  0.02    0.00    5.01 ^ input16/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.18    5.20 ^ input16/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net16 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[22] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[22] (in)
                                         datain[22] (net)
                  0.02    0.00    5.01 ^ input24/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.18    5.20 ^ input24/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net24 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[28] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[28] (in)
                                         datain[28] (net)
                  0.02    0.00    5.01 ^ input30/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.18    5.20 ^ input30/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net30 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[6] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[6] (in)
                                         datain[6] (net)
                  0.02    0.00    5.01 ^ input70/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.18    5.20 ^ input70/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net70 (net)
                  0.23    0.00    5.20 ^ submodule.sram0/din0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[14] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[14] (in)
                                         datain[14] (net)
                  0.02    0.00    5.01 ^ input15/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.18    5.20 ^ input15/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net15 (net)
                  0.24    0.00    5.20 ^ submodule.sram0/din0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.20   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.20   data arrival time
-----------------------------------------------------------------------------
                                 19.45   slack (MET)


Startpoint: datain[3] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[3] (in)
                                         datain[3] (net)
                  0.02    0.00    5.01 ^ input43/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.02    0.18    0.18    5.19 ^ input43/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net43 (net)
                  0.24    0.00    5.19 ^ submodule.sram0/din0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.19   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.19   data arrival time
-----------------------------------------------------------------------------
                                 19.46   slack (MET)


Startpoint: datain[10] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[10] (in)
                                         datain[10] (net)
                  0.02    0.00    5.01 ^ input11/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.02    0.12    0.16    5.17 ^ input11/X (sky130_fd_sc_hd__clkbuf_2)
                                         net11 (net)
                  0.16    0.00    5.17 ^ submodule.sram0/din0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                 19.47   slack (MET)


Startpoint: datain[43] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[43] (in)
                                         datain[43] (net)
                  0.02    0.00    5.01 ^ input47/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.02    0.11    0.15    5.17 ^ input47/X (sky130_fd_sc_hd__clkbuf_2)
                                         net47 (net)
                  0.15    0.00    5.17 ^ submodule.sram1/din0[11] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                 19.48   slack (MET)


Startpoint: datain[44] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[44] (in)
                                         datain[44] (net)
                  0.02    0.00    5.01 ^ input48/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.02    0.11    0.15    5.17 ^ input48/X (sky130_fd_sc_hd__clkbuf_2)
                                         net48 (net)
                  0.15    0.00    5.17 ^ submodule.sram1/din0[12] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.17   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                 19.48   slack (MET)


Startpoint: datain[46] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[46] (in)
                                         datain[46] (net)
                  0.02    0.00    5.01 ^ input50/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.02    0.11    0.15    5.16 ^ input50/X (sky130_fd_sc_hd__clkbuf_2)
                                         net50 (net)
                  0.15    0.00    5.16 ^ submodule.sram1/din0[14] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.16   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.16   data arrival time
-----------------------------------------------------------------------------
                                 19.48   slack (MET)


Startpoint: datain[26] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[26] (in)
                                         datain[26] (net)
                  0.01    0.00    5.01 v input28/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.06    0.14    5.15 v input28/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net28 (net)
                  0.07    0.00    5.15 v submodule.sram0/din0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.15   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.15   data arrival time
-----------------------------------------------------------------------------
                                 19.50   slack (MET)


Startpoint: datain[20] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.01    5.01 v datain[20] (in)
                                         datain[20] (net)
                  0.01    0.00    5.01 v input22/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.06    0.14    5.15 v input22/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net22 (net)
                  0.07    0.00    5.15 v submodule.sram0/din0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.15   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.15   data arrival time
-----------------------------------------------------------------------------
                                 19.50   slack (MET)


Startpoint: datain[25] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[25] (in)
                                         datain[25] (net)
                  0.01    0.00    5.00 v input27/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.06    0.14    5.15 v input27/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net27 (net)
                  0.07    0.00    5.15 v submodule.sram0/din0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.15   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.15   data arrival time
-----------------------------------------------------------------------------
                                 19.50   slack (MET)


Startpoint: datain[31] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[31] (in)
                                         datain[31] (net)
                  0.01    0.00    5.00 v input34/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.06    0.14    5.15 v input34/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net34 (net)
                  0.07    0.00    5.15 v submodule.sram0/din0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.15   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.15   data arrival time
-----------------------------------------------------------------------------
                                 19.50   slack (MET)


Startpoint: datain[18] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 v input external delay
     1    0.00    0.01    0.00    5.00 v datain[18] (in)
                                         datain[18] (net)
                  0.01    0.00    5.00 v input19/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.01    0.06    0.14    5.15 v input19/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net19 (net)
                  0.07    0.00    5.15 v submodule.sram0/din0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.15   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.15   data arrival time
-----------------------------------------------------------------------------
                                 19.50   slack (MET)


Startpoint: datain[56] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.03    0.02    5.02 ^ datain[56] (in)
                                         datain[56] (net)
                  0.03    0.00    5.02 ^ input61/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.11    5.13 ^ input61/X (sky130_fd_sc_hd__clkbuf_2)
                                         net61 (net)
                  0.07    0.00    5.13 ^ submodule.sram1/din0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.13   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                 19.52   slack (MET)


Startpoint: datain[57] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.03    0.02    5.02 ^ datain[57] (in)
                                         datain[57] (net)
                  0.03    0.00    5.02 ^ input62/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.11    5.13 ^ input62/X (sky130_fd_sc_hd__clkbuf_2)
                                         net62 (net)
                  0.07    0.00    5.13 ^ submodule.sram1/din0[25] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.13   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                 19.52   slack (MET)


Startpoint: datain[58] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.01    0.03    0.02    5.02 ^ datain[58] (in)
                                         datain[58] (net)
                  0.03    0.00    5.02 ^ input63/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.11    5.13 ^ input63/X (sky130_fd_sc_hd__clkbuf_2)
                                         net63 (net)
                  0.07    0.00    5.13 ^ submodule.sram1/din0[26] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.13   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.13   data arrival time
-----------------------------------------------------------------------------
                                 19.52   slack (MET)


Startpoint: write_allow[7] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ write_allow[7] (in)
                                         write_allow[7] (net)
                  0.02    0.00    5.01 ^ input83/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input83/X (sky130_fd_sc_hd__clkbuf_2)
                                         net83 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/wmask0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[51] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[51] (in)
                                         datain[51] (net)
                  0.02    0.00    5.01 ^ input56/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input56/X (sky130_fd_sc_hd__clkbuf_2)
                                         net56 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[47] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[47] (in)
                                         datain[47] (net)
                  0.02    0.00    5.01 ^ input51/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input51/X (sky130_fd_sc_hd__clkbuf_2)
                                         net51 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[15] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[55] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[55] (in)
                                         datain[55] (net)
                  0.02    0.00    5.01 ^ input60/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input60/X (sky130_fd_sc_hd__clkbuf_2)
                                         net60 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[23] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[63] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[63] (in)
                                         datain[63] (net)
                  0.02    0.00    5.01 ^ input69/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input69/X (sky130_fd_sc_hd__clkbuf_2)
                                         net69 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[31] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: write_allow[6] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ write_allow[6] (in)
                                         write_allow[6] (net)
                  0.02    0.00    5.01 ^ input82/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input82/X (sky130_fd_sc_hd__clkbuf_2)
                                         net82 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/wmask0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[24] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[24] (in)
                                         datain[24] (net)
                  0.02    0.00    5.01 ^ input26/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input26/X (sky130_fd_sc_hd__clkbuf_2)
                                         net26 (net)
                  0.07    0.00    5.12 ^ submodule.sram0/din0[24] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[53] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[53] (in)
                                         datain[53] (net)
                  0.02    0.00    5.01 ^ input58/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input58/X (sky130_fd_sc_hd__clkbuf_2)
                                         net58 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[62] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[62] (in)
                                         datain[62] (net)
                  0.02    0.00    5.01 ^ input68/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input68/X (sky130_fd_sc_hd__clkbuf_2)
                                         net68 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[30] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: write_allow[5] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ write_allow[5] (in)
                                         write_allow[5] (net)
                  0.02    0.00    5.01 ^ input81/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input81/X (sky130_fd_sc_hd__clkbuf_2)
                                         net81 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/wmask0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[50] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[50] (in)
                                         datain[50] (net)
                  0.02    0.00    5.01 ^ input55/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input55/X (sky130_fd_sc_hd__clkbuf_2)
                                         net55 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[18] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[37] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[37] (in)
                                         datain[37] (net)
                  0.02    0.00    5.01 ^ input40/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input40/X (sky130_fd_sc_hd__clkbuf_2)
                                         net40 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[5] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[54] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[54] (in)
                                         datain[54] (net)
                  0.02    0.00    5.01 ^ input59/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input59/X (sky130_fd_sc_hd__clkbuf_2)
                                         net59 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[22] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[45] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[45] (in)
                                         datain[45] (net)
                  0.02    0.00    5.01 ^ input49/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input49/X (sky130_fd_sc_hd__clkbuf_2)
                                         net49 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[13] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[61] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[61] (in)
                                         datain[61] (net)
                  0.02    0.00    5.01 ^ input67/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input67/X (sky130_fd_sc_hd__clkbuf_2)
                                         net67 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[29] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[36] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[36] (in)
                                         datain[36] (net)
                  0.02    0.00    5.01 ^ input39/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input39/X (sky130_fd_sc_hd__clkbuf_2)
                                         net39 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[4] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: write_allow[4] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ write_allow[4] (in)
                                         write_allow[4] (net)
                  0.02    0.00    5.01 ^ input80/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input80/X (sky130_fd_sc_hd__clkbuf_2)
                                         net80 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/wmask0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[21] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[21] (in)
                                         datain[21] (net)
                  0.02    0.00    5.01 ^ input23/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input23/X (sky130_fd_sc_hd__clkbuf_2)
                                         net23 (net)
                  0.07    0.00    5.12 ^ submodule.sram0/din0[21] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[19] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[19] (in)
                                         datain[19] (net)
                  0.02    0.00    5.01 ^ input20/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input20/X (sky130_fd_sc_hd__clkbuf_2)
                                         net20 (net)
                  0.07    0.00    5.12 ^ submodule.sram0/din0[19] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[38] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[38] (in)
                                         datain[38] (net)
                  0.02    0.00    5.01 ^ input41/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input41/X (sky130_fd_sc_hd__clkbuf_2)
                                         net41 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[52] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[52] (in)
                                         datain[52] (net)
                  0.02    0.00    5.01 ^ input57/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input57/X (sky130_fd_sc_hd__clkbuf_2)
                                         net57 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[20] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[60] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[60] (in)
                                         datain[60] (net)
                  0.02    0.00    5.01 ^ input66/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input66/X (sky130_fd_sc_hd__clkbuf_2)
                                         net66 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[28] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[35] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[35] (in)
                                         datain[35] (net)
                  0.02    0.00    5.01 ^ input38/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input38/X (sky130_fd_sc_hd__clkbuf_2)
                                         net38 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[3] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[39] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[39] (in)
                                         datain[39] (net)
                  0.02    0.00    5.01 ^ input42/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input42/X (sky130_fd_sc_hd__clkbuf_2)
                                         net42 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[7] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[59] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[59] (in)
                                         datain[59] (net)
                  0.02    0.00    5.01 ^ input64/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input64/X (sky130_fd_sc_hd__clkbuf_2)
                                         net64 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[34] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[34] (in)
                                         datain[34] (net)
                  0.02    0.00    5.01 ^ input37/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input37/X (sky130_fd_sc_hd__clkbuf_2)
                                         net37 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[2] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[32] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[32] (in)
                                         datain[32] (net)
                  0.02    0.00    5.01 ^ input35/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input35/X (sky130_fd_sc_hd__clkbuf_2)
                                         net35 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[0] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[33] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[33] (in)
                                         datain[33] (net)
                  0.02    0.00    5.01 ^ input36/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input36/X (sky130_fd_sc_hd__clkbuf_2)
                                         net36 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[1] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[40] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[40] (in)
                                         datain[40] (net)
                  0.02    0.00    5.01 ^ input44/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input44/X (sky130_fd_sc_hd__clkbuf_2)
                                         net44 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[8] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[42] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[42] (in)
                                         datain[42] (net)
                  0.02    0.00    5.01 ^ input46/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input46/X (sky130_fd_sc_hd__clkbuf_2)
                                         net46 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[10] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[41] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[41] (in)
                                         datain[41] (net)
                  0.02    0.00    5.01 ^ input45/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.12 ^ input45/X (sky130_fd_sc_hd__clkbuf_2)
                                         net45 (net)
                  0.07    0.00    5.12 ^ submodule.sram1/din0[9] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.12   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.12   data arrival time
-----------------------------------------------------------------------------
                                 19.53   slack (MET)


Startpoint: datain[27] (input port clocked by clk)
Endpoint: submodule.sram0 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[27] (in)
                                         datain[27] (net)
                  0.02    0.00    5.01 ^ input29/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.11 ^ input29/X (sky130_fd_sc_hd__clkbuf_2)
                                         net29 (net)
                  0.07    0.00    5.11 ^ submodule.sram0/din0[27] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.11   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram0/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.11   data arrival time
-----------------------------------------------------------------------------
                                 19.54   slack (MET)


Startpoint: datain[48] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[48] (in)
                                         datain[48] (net)
                  0.02    0.00    5.01 ^ input52/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.11 ^ input52/X (sky130_fd_sc_hd__clkbuf_2)
                                         net52 (net)
                  0.07    0.00    5.11 ^ submodule.sram1/din0[16] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.11   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.11   data arrival time
-----------------------------------------------------------------------------
                                 19.54   slack (MET)


Startpoint: datain[49] (input port clocked by clk)
Endpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          5.00    5.00 ^ input external delay
     1    0.00    0.02    0.01    5.01 ^ datain[49] (in)
                                         datain[49] (net)
                  0.02    0.00    5.01 ^ input53/A (sky130_fd_sc_hd__clkbuf_2)
     1    0.01    0.05    0.10    5.11 ^ input53/X (sky130_fd_sc_hd__clkbuf_2)
                                         net53 (net)
                  0.07    0.00    5.11 ^ submodule.sram1/din0[17] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                  5.11   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                                 24.75 ^ submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
                         -0.10   24.65   library setup time
                                 24.65   data required time
-----------------------------------------------------------------------------
                                 24.65   data required time
                                 -5.11   data arrival time
-----------------------------------------------------------------------------
                                 19.54   slack (MET)



worst slack corner Typical: 5.8276
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: submodule.sram1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: dataout[38] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15   12.50   12.50   clock clk (fall edge)
                          0.00   12.50   clock network delay (ideal)
                  0.15    0.00   12.50 v submodule.sram1/clk0 (sky130_sram_1kbyte_1rw1r_32x256_8)
     1    0.00    0.00    0.37   12.87 v submodule.sram1/dout0[6] (sky130_sram_1kbyte_1rw1r_32x256_8)
                                         submodule.dataout_int[38] (net)
                  0.00    0.00   12.87 v wire156/A (sky130_fd_sc_hd__clkbuf_8)
     1    0.08    0.09    0.17   13.04 v wire156/X (sky130_fd_sc_hd__clkbuf_8)
                                         net156 (net)
                  0.11    0.03   13.07 v wire155/A (sky130_fd_sc_hd__clkbuf_2)
     2    0.01    0.05    0.16   13.23 v wire155/X (sky130_fd_sc_hd__clkbuf_2)
                                         net155 (net)
                  0.05    0.00   13.23 v _327_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.30   13.53 v _327_/X (sky130_fd_sc_hd__mux2_1)
                                         _111_ (net)
                  0.05    0.00   13.53 v _328_/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.08    0.18   13.71 v _328_/X (sky130_fd_sc_hd__buf_2)
                                         net115 (net)
                  0.08    0.01   13.71 v output115/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.03    0.08    0.21   13.92 v output115/X (sky130_fd_sc_hd__clkbuf_4)
                                         dataout[38] (net)
                  0.08    0.00   13.92 v dataout[38] (out)
                                 13.92   data arrival time

                  0.15   25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (ideal)
                         -0.25   24.75   clock uncertainty
                          0.00   24.75   clock reconvergence pessimism
                         -5.00   19.75   output external delay
                                 19.75   data required time
-----------------------------------------------------------------------------
                                 19.75   data required time
                                -13.92   data arrival time
-----------------------------------------------------------------------------
                                  5.83   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================

max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
submodule.sram0/wmask0[2]               0.04    0.25   -0.21 (VIOLATED)
submodule.sram0/wmask0[1]               0.04    0.25   -0.21 (VIOLATED)
submodule.sram0/wmask0[0]               0.04    0.24   -0.20 (VIOLATED)
submodule.sram0/wmask0[3]               0.04    0.24   -0.20 (VIOLATED)
submodule.sram0/addr0[0]                0.04    0.12   -0.08 (VIOLATED)
submodule.sram1/wmask0[3]               0.04    0.07   -0.03 (VIOLATED)
submodule.sram1/wmask0[2]               0.04    0.07   -0.03 (VIOLATED)
submodule.sram1/wmask0[1]               0.04    0.07   -0.03 (VIOLATED)
submodule.sram1/wmask0[0]               0.04    0.07   -0.03 (VIOLATED)
submodule.sram1/addr0[6]                0.04    0.04   -0.00 (VIOLATED)
submodule.sram1/addr0[5]                0.04    0.04   -0.00 (VIOLATED)
submodule.sram1/addr0[4]                0.04    0.04   -0.00 (VIOLATED)
submodule.sram1/addr0[2]                0.04    0.04   -0.00 (VIOLATED)
submodule.sram1/addr0[1]                0.04    0.04   -0.00 (VIOLATED)
submodule.sram1/addr0[3]                0.04    0.04   -0.00 (VIOLATED)
submodule.sram0/addr0[7]                0.04    0.04   -0.00 (VIOLATED)
submodule.sram1/addr0[7]                0.04    0.04   -0.00 (VIOLATED)
submodule.sram0/addr0[6]                0.04    0.04   -0.00 (VIOLATED)
submodule.sram0/addr0[5]                0.04    0.04   -0.00 (VIOLATED)
submodule.sram0/addr0[4]                0.04    0.04   -0.00 (VIOLATED)
submodule.sram0/addr0[2]                0.04    0.04   -0.00 (VIOLATED)
submodule.sram0/addr0[1]                0.04    0.04   -0.00 (VIOLATED)


max slew violations count Typical: 22
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 847 unannotated drivers.
 addr[0]
 addr[1]
 addr[2]
 addr[3]
 addr[4]
 addr[5]
 addr[6]
 addr[7]
 clk
 cs
 datain[0]
 datain[10]
 datain[11]
 datain[12]
 datain[13]
 datain[14]
 datain[15]
 datain[16]
 datain[17]
 datain[18]
 datain[19]
 datain[1]
 datain[20]
 datain[21]
 datain[22]
 datain[23]
 datain[24]
 datain[25]
 datain[26]
 datain[27]
 datain[28]
 datain[29]
 datain[2]
 datain[30]
 datain[31]
 datain[32]
 datain[33]
 datain[34]
 datain[35]
 datain[36]
 datain[37]
 datain[38]
 datain[39]
 datain[3]
 datain[40]
 datain[41]
 datain[42]
 datain[43]
 datain[44]
 datain[45]
 datain[46]
 datain[47]
 datain[48]
 datain[49]
 datain[4]
 datain[50]
 datain[51]
 datain[52]
 datain[53]
 datain[54]
 datain[55]
 datain[56]
 datain[57]
 datain[58]
 datain[59]
 datain[5]
 datain[60]
 datain[61]
 datain[62]
 datain[63]
 datain[6]
 datain[7]
 datain[8]
 datain[9]
 rst_n
 we
 write_allow[0]
 write_allow[1]
 write_allow[2]
 write_allow[3]
 write_allow[4]
 write_allow[5]
 write_allow[6]
 write_allow[7]
 _243_/Y
 _244_/Y
 _245_/X
 _246_/X
 _247_/X
 _248_/X
 _249_/X
 _250_/X
 _251_/X
 _252_/X
 _253_/X
 _254_/X
 _255_/X
 _256_/X
 _257_/X
 _258_/X
 _259_/X
 _260_/X
 _261_/X
 _262_/X
 _263_/X
 _264_/X
 _265_/X
 _266_/X
 _267_/X
 _268_/X
 _269_/X
 _270_/X
 _271_/X
 _272_/X
 _273_/X
 _274_/X
 _275_/X
 _276_/X
 _277_/X
 _278_/X
 _279_/X
 _280_/X
 _281_/X
 _282_/X
 _283_/X
 _284_/X
 _285_/X
 _286_/X
 _287_/X
 _288_/X
 _289_/X
 _290_/X
 _291_/X
 _292_/X
 _293_/X
 _294_/X
 _295_/X
 _296_/X
 _297_/X
 _298_/X
 _299_/X
 _300_/X
 _301_/X
 _302_/X
 _303_/X
 _304_/X
 _305_/X
 _306_/X
 _307_/X
 _308_/X
 _309_/X
 _310_/X
 _311_/X
 _312_/X
 _313_/X
 _314_/X
 _315_/X
 _316_/X
 _317_/X
 _318_/X
 _319_/X
 _320_/X
 _321_/X
 _322_/X
 _323_/X
 _324_/X
 _325_/X
 _326_/X
 _327_/X
 _328_/X
 _329_/X
 _330_/X
 _331_/X
 _332_/X
 _333_/X
 _334_/X
 _335_/X
 _336_/X
 _337_/X
 _338_/X
 _339_/X
 _340_/X
 _341_/X
 _342_/X
 _343_/X
 _344_/X
 _345_/X
 _346_/X
 _347_/X
 _348_/X
 _349_/X
 _350_/X
 _351_/X
 _352_/X
 _353_/X
 _354_/X
 _355_/X
 _356_/X
 _357_/X
 _358_/X
 _359_/X
 _360_/X
 _361_/X
 _362_/X
 _363_/X
 _364_/X
 _365_/X
 _366_/X
 _367_/X
 _368_/X
 _369_/X
 _370_/X
 _371_/X
 _372_/X
 _373_/X
 _374_/X
 _375_/X
 _376_/X
 _377_/X
 _378_/X
 _379_/X
 _380_/X
 _381_/X
 _382_/X
 _383_/X
 _384_/X
 _385_/X
 _386_/X
 _387_/X
 _388_/X
 _389_/X
 _390_/X
 _391_/X
 _392_/X
 _393_/X
 _394_/X
 _395_/X
 _396_/X
 _397_/X
 _398_/X
 _399_/X
 _400_/X
 _401_/X
 _402_/X
 _403_/X
 _404_/X
 _405_/X
 _406_/X
 _407_/X
 _408_/X
 _409_/X
 _410_/X
 _411_/X
 _412_/X
 _413_/X
 _414_/X
 _415_/X
 _416_/X
 _417_/X
 _418_/X
 _419_/X
 _420_/X
 _421_/X
 _422_/X
 _423_/X
 _424_/X
 _425_/X
 _426_/X
 _427_/X
 _428_/X
 _429_/X
 _430_/X
 _431_/X
 _432_/X
 _433_/X
 _434_/X
 _435_/X
 _436_/X
 _437_/X
 _438_/X
 _439_/X
 _440_/X
 _441_/X
 _442_/X
 _443_/X
 _444_/X
 _445_/X
 _446_/X
 _447_/X
 _448_/X
 _449_/X
 _450_/X
 _451_/X
 _452_/X
 _453_/X
 _454_/X
 _455_/X
 _456_/X
 _457_/X
 _458_/X
 _459_/X
 _460_/X
 _461_/X
 _462_/X
 _463_/X
 _464_/X
 _465_/X
 _466_/X
 _467_/X
 _468_/X
 _469_/X
 _470_/X
 _471_/X
 _472_/X
 _473_/X
 _474_/X
 _475_/X
 _476_/X
 _477_/X
 _478_/X
 _479_/X
 _480_/X
 _481_/X
 _482_/X
 _483_/X
 _484_/X
 _485_/X
 _486_/X
 _487_/X
 _488_/X
 _489_/X
 _490_/X
 _491_/X
 _492_/X
 _493_/X
 _494_/X
 _495_/X
 _496_/X
 _497_/X
 _498_/X
 _499_/X
 _500_/X
 _501_/X
 _502_/X
 _503_/X
 _504_/X
 _505_/X
 _506_/X
 _507_/X
 _508_/X
 _509_/X
 _510_/X
 _511_/X
 _512_/X
 _513_/X
 _514_/X
 _515_/X
 _516_/X
 _517_/X
 _518_/X
 _519_/X
 _520_/X
 _521_/X
 _522_/X
 _523_/X
 _524_/X
 _525_/X
 _526_/X
 _527_/Y
 _528_/X
 _529_/X
 _530_/Q
 _531_/Q
 _532_/Q
 _533_/Q
 _534_/Q
 _535_/Q
 _536_/Q
 _537_/Q
 _538_/Q
 _539_/Q
 _540_/Q
 _541_/Q
 _542_/Q
 _543_/Q
 _544_/Q
 _545_/Q
 _546_/Q
 _547_/Q
 _548_/Q
 _549_/Q
 _550_/Q
 _551_/Q
 _552_/Q
 _553_/Q
 _554_/Q
 _555_/Q
 _556_/Q
 _557_/Q
 _558_/Q
 _559_/Q
 _560_/Q
 _561_/Q
 _562_/Q
 _563_/Q
 _564_/Q
 _565_/Q
 _566_/Q
 _567_/Q
 _568_/Q
 _569_/Q
 _570_/Q
 _571_/Q
 _572_/Q
 _573_/Q
 _574_/Q
 _575_/Q
 _576_/Q
 _577_/Q
 _578_/Q
 _579_/Q
 _580_/Q
 _581_/Q
 _582_/Q
 _583_/Q
 _584_/Q
 _585_/Q
 _586_/Q
 _587_/Q
 _588_/Q
 _589_/Q
 _590_/Q
 _591_/Q
 _592_/Q
 _593_/Q
 _594_/Q
 clkbuf_0_clk/X
 clkbuf_2_0_0_clk/X
 clkbuf_2_1_0_clk/X
 clkbuf_2_2_0_clk/X
 clkbuf_2_3_0_clk/X
 clkbuf_3_0__f_clk/X
 clkbuf_3_1__f_clk/X
 clkbuf_3_2__f_clk/X
 clkbuf_3_3__f_clk/X
 clkbuf_3_4__f_clk/X
 clkbuf_3_5__f_clk/X
 clkbuf_3_6__f_clk/X
 clkbuf_3_7__f_clk/X
 fanout148/X
 input1/X
 input10/X
 input11/X
 input12/X
 input13/X
 input14/X
 input15/X
 input16/X
 input17/X
 input18/X
 input19/X
 input2/X
 input20/X
 input21/X
 input22/X
 input23/X
 input24/X
 input25/X
 input26/X
 input27/X
 input28/X
 input29/X
 input3/X
 input30/X
 input31/X
 input32/X
 input33/X
 input34/X
 input35/X
 input36/X
 input37/X
 input38/X
 input39/X
 input4/X
 input40/X
 input41/X
 input42/X
 input43/X
 input44/X
 input45/X
 input46/X
 input47/X
 input48/X
 input49/X
 input5/X
 input50/X
 input51/X
 input52/X
 input53/X
 input54/X
 input55/X
 input56/X
 input57/X
 input58/X
 input59/X
 input6/X
 input60/X
 input61/X
 input62/X
 input63/X
 input64/X
 input65/X
 input66/X
 input67/X
 input68/X
 input69/X
 input7/X
 input70/X
 input71/X
 input72/X
 input73/X
 input74/X
 input75/X
 input76/X
 input77/X
 input78/X
 input79/X
 input8/X
 input80/X
 input81/X
 input82/X
 input83/X
 input9/X
 load_slew10/X
 load_slew11/X
 load_slew12/X
 load_slew210/X
 load_slew211/X
 load_slew212/X
 load_slew213/X
 load_slew214/X
 load_slew215/X
 load_slew216/X
 load_slew218/X
 load_slew6/X
 load_slew7/X
 load_slew8/X
 load_slew9/X
 output100/X
 output101/X
 output102/X
 output103/X
 output104/X
 output105/X
 output106/X
 output107/X
 output108/X
 output109/X
 output110/X
 output111/X
 output112/X
 output113/X
 output114/X
 output115/X
 output116/X
 output117/X
 output118/X
 output119/X
 output120/X
 output121/X
 output122/X
 output123/X
 output124/X
 output125/X
 output126/X
 output127/X
 output128/X
 output129/X
 output130/X
 output131/X
 output132/X
 output133/X
 output134/X
 output135/X
 output136/X
 output137/X
 output138/X
 output139/X
 output140/X
 output141/X
 output142/X
 output143/X
 output144/X
 output145/X
 output146/X
 output147/X
 output84/X
 output85/X
 output86/X
 output87/X
 output88/X
 output89/X
 output90/X
 output91/X
 output92/X
 output93/X
 output94/X
 output95/X
 output96/X
 output97/X
 output98/X
 output99/X
 submodule.sram0/dout0[0]
 submodule.sram0/dout0[10]
 submodule.sram0/dout0[11]
 submodule.sram0/dout0[12]
 submodule.sram0/dout0[13]
 submodule.sram0/dout0[14]
 submodule.sram0/dout0[15]
 submodule.sram0/dout0[16]
 submodule.sram0/dout0[17]
 submodule.sram0/dout0[18]
 submodule.sram0/dout0[19]
 submodule.sram0/dout0[1]
 submodule.sram0/dout0[20]
 submodule.sram0/dout0[21]
 submodule.sram0/dout0[22]
 submodule.sram0/dout0[23]
 submodule.sram0/dout0[24]
 submodule.sram0/dout0[25]
 submodule.sram0/dout0[26]
 submodule.sram0/dout0[27]
 submodule.sram0/dout0[28]
 submodule.sram0/dout0[29]
 submodule.sram0/dout0[2]
 submodule.sram0/dout0[30]
 submodule.sram0/dout0[31]
 submodule.sram0/dout0[3]
 submodule.sram0/dout0[4]
 submodule.sram0/dout0[5]
 submodule.sram0/dout0[6]
 submodule.sram0/dout0[7]
 submodule.sram0/dout0[8]
 submodule.sram0/dout0[9]
 submodule.sram0/dout1[0]
 submodule.sram0/dout1[10]
 submodule.sram0/dout1[11]
 submodule.sram0/dout1[12]
 submodule.sram0/dout1[13]
 submodule.sram0/dout1[14]
 submodule.sram0/dout1[15]
 submodule.sram0/dout1[16]
 submodule.sram0/dout1[17]
 submodule.sram0/dout1[18]
 submodule.sram0/dout1[19]
 submodule.sram0/dout1[1]
 submodule.sram0/dout1[20]
 submodule.sram0/dout1[21]
 submodule.sram0/dout1[22]
 submodule.sram0/dout1[23]
 submodule.sram0/dout1[24]
 submodule.sram0/dout1[25]
 submodule.sram0/dout1[26]
 submodule.sram0/dout1[27]
 submodule.sram0/dout1[28]
 submodule.sram0/dout1[29]
 submodule.sram0/dout1[2]
 submodule.sram0/dout1[30]
 submodule.sram0/dout1[31]
 submodule.sram0/dout1[3]
 submodule.sram0/dout1[4]
 submodule.sram0/dout1[5]
 submodule.sram0/dout1[6]
 submodule.sram0/dout1[7]
 submodule.sram0/dout1[8]
 submodule.sram0/dout1[9]
 submodule.sram0_219/HI
 submodule.sram0_219/LO
 submodule.sram0_220/HI
 submodule.sram0_220/LO
 submodule.sram0_221/HI
 submodule.sram0_221/LO
 submodule.sram0_222/HI
 submodule.sram0_222/LO
 submodule.sram0_223/HI
 submodule.sram0_223/LO
 submodule.sram0_224/HI
 submodule.sram0_224/LO
 submodule.sram0_225/HI
 submodule.sram0_225/LO
 submodule.sram0_226/HI
 submodule.sram0_226/LO
 submodule.sram0_227/HI
 submodule.sram0_227/LO
 submodule.sram0_237/HI
 submodule.sram0_237/LO
 submodule.sram1/dout0[0]
 submodule.sram1/dout0[10]
 submodule.sram1/dout0[11]
 submodule.sram1/dout0[12]
 submodule.sram1/dout0[13]
 submodule.sram1/dout0[14]
 submodule.sram1/dout0[15]
 submodule.sram1/dout0[16]
 submodule.sram1/dout0[17]
 submodule.sram1/dout0[18]
 submodule.sram1/dout0[19]
 submodule.sram1/dout0[1]
 submodule.sram1/dout0[20]
 submodule.sram1/dout0[21]
 submodule.sram1/dout0[22]
 submodule.sram1/dout0[23]
 submodule.sram1/dout0[24]
 submodule.sram1/dout0[25]
 submodule.sram1/dout0[26]
 submodule.sram1/dout0[27]
 submodule.sram1/dout0[28]
 submodule.sram1/dout0[29]
 submodule.sram1/dout0[2]
 submodule.sram1/dout0[30]
 submodule.sram1/dout0[31]
 submodule.sram1/dout0[3]
 submodule.sram1/dout0[4]
 submodule.sram1/dout0[5]
 submodule.sram1/dout0[6]
 submodule.sram1/dout0[7]
 submodule.sram1/dout0[8]
 submodule.sram1/dout0[9]
 submodule.sram1/dout1[0]
 submodule.sram1/dout1[10]
 submodule.sram1/dout1[11]
 submodule.sram1/dout1[12]
 submodule.sram1/dout1[13]
 submodule.sram1/dout1[14]
 submodule.sram1/dout1[15]
 submodule.sram1/dout1[16]
 submodule.sram1/dout1[17]
 submodule.sram1/dout1[18]
 submodule.sram1/dout1[19]
 submodule.sram1/dout1[1]
 submodule.sram1/dout1[20]
 submodule.sram1/dout1[21]
 submodule.sram1/dout1[22]
 submodule.sram1/dout1[23]
 submodule.sram1/dout1[24]
 submodule.sram1/dout1[25]
 submodule.sram1/dout1[26]
 submodule.sram1/dout1[27]
 submodule.sram1/dout1[28]
 submodule.sram1/dout1[29]
 submodule.sram1/dout1[2]
 submodule.sram1/dout1[30]
 submodule.sram1/dout1[31]
 submodule.sram1/dout1[3]
 submodule.sram1/dout1[4]
 submodule.sram1/dout1[5]
 submodule.sram1/dout1[6]
 submodule.sram1/dout1[7]
 submodule.sram1/dout1[8]
 submodule.sram1/dout1[9]
 submodule.sram1_228/HI
 submodule.sram1_228/LO
 submodule.sram1_229/HI
 submodule.sram1_229/LO
 submodule.sram1_230/HI
 submodule.sram1_230/LO
 submodule.sram1_231/HI
 submodule.sram1_231/LO
 submodule.sram1_232/HI
 submodule.sram1_232/LO
 submodule.sram1_233/HI
 submodule.sram1_233/LO
 submodule.sram1_234/HI
 submodule.sram1_234/LO
 submodule.sram1_235/HI
 submodule.sram1_235/LO
 submodule.sram1_236/HI
 submodule.sram1_236/LO
 submodule.sram1_238/HI
 submodule.sram1_238/LO
 wire1/X
 wire149/X
 wire150/X
 wire151/X
 wire152/X
 wire153/X
 wire154/X
 wire155/X
 wire156/X
 wire157/X
 wire158/X
 wire159/X
 wire160/X
 wire161/X
 wire162/X
 wire163/X
 wire164/X
 wire165/X
 wire166/X
 wire167/X
 wire168/X
 wire169/X
 wire170/X
 wire171/X
 wire172/X
 wire173/X
 wire174/X
 wire175/X
 wire176/X
 wire177/X
 wire178/X
 wire179/X
 wire180/X
 wire181/X
 wire182/X
 wire183/X
 wire184/X
 wire185/X
 wire186/X
 wire187/X
 wire188/X
 wire189/X
 wire190/X
 wire191/X
 wire192/X
 wire193/X
 wire194/X
 wire195/X
 wire196/X
 wire197/X
 wire198/X
 wire199/X
 wire2/X
 wire200/X
 wire201/X
 wire202/X
 wire203/X
 wire204/X
 wire205/X
 wire206/X
 wire207/X
 wire208/X
 wire209/X
 wire217/X
 wire3/X
 wire4/X
 wire5/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 22
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 2 unclocked register/latch pins.
  submodule.sram0/clk1
  submodule.sram1/clk1
Warning: There are 18 unconstrained endpoints.
  submodule.sram0/addr1[0]
  submodule.sram0/addr1[1]
  submodule.sram0/addr1[2]
  submodule.sram0/addr1[3]
  submodule.sram0/addr1[4]
  submodule.sram0/addr1[5]
  submodule.sram0/addr1[6]
  submodule.sram0/addr1[7]
  submodule.sram0/csb1
  submodule.sram1/addr1[0]
  submodule.sram1/addr1[1]
  submodule.sram1/addr1[2]
  submodule.sram1/addr1[3]
  submodule.sram1/addr1[4]
  submodule.sram1/addr1[5]
  submodule.sram1/addr1[6]
  submodule.sram1/addr1[7]
  submodule.sram1/csb1
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.09e-04   1.99e-06   5.35e-10   1.11e-04   6.0%
Combinational          2.63e-05   2.62e-05   3.23e-09   5.25e-05   2.8%
Clock                  7.54e-05   4.35e-05   5.06e-09   1.19e-04   6.4%
Macro                  1.53e-03   0.00e+00   3.81e-05   1.57e-03  84.8%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.74e-03   7.17e-05   3.81e-05   1.85e-03 100.0%
                          94.1%       3.9%       2.1%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
submodule.sram0/clk0 v
   0.65
_549_/CLK ^
   0.76      0.00      -0.11

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 5.83

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.29
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 396048 u^2 44% utilization.
area_report_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.58.21/results/signoff/test_sram_macro.sdf'…
Writing timing model to '/openlane/designs/designs/ci/test_sram_macro/runs/RUN_2024.02.03_10.58.21/results/signoff/test_sram_macro.lib'…
