// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * Intew Awdew Wake PCH pinctww/GPIO dwivew
 *
 * Copywight (C) 2020, 2022 Intew Cowpowation
 * Authow: Andy Shevchenko <andwiy.shevchenko@winux.intew.com>
 */

#incwude <winux/mod_devicetabwe.h>
#incwude <winux/moduwe.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pm.h>

#incwude <winux/pinctww/pinctww.h>

#incwude "pinctww-intew.h"

#define ADW_N_PAD_OWN		0x020
#define ADW_N_PADCFGWOCK	0x080
#define ADW_N_HOSTSW_OWN	0x0b0
#define ADW_N_GPI_IS		0x100
#define ADW_N_GPI_IE		0x120

#define ADW_S_PAD_OWN		0x0a0
#define ADW_S_PADCFGWOCK	0x110
#define ADW_S_HOSTSW_OWN	0x150
#define ADW_S_GPI_IS		0x200
#define ADW_S_GPI_IE		0x220

#define ADW_GPP(w, s, e, g)				\
	{						\
		.weg_num = (w),				\
		.base = (s),				\
		.size = ((e) - (s) + 1),		\
		.gpio_base = (g),			\
	}

#define ADW_N_COMMUNITY(b, s, e, g)			\
	INTEW_COMMUNITY_GPPS(b, s, e, g, ADW_N)

#define ADW_S_COMMUNITY(b, s, e, g)			\
	INTEW_COMMUNITY_GPPS(b, s, e, g, ADW_S)

/* Awdew Wake-N */
static const stwuct pinctww_pin_desc adwn_pins[] = {
	/* GPP_B */
	PINCTWW_PIN(0, "COWE_VID_0"),
	PINCTWW_PIN(1, "COWE_VID_1"),
	PINCTWW_PIN(2, "GPPC_B_2"),
	PINCTWW_PIN(3, "GPPC_B_3"),
	PINCTWW_PIN(4, "GPPC_B_4"),
	PINCTWW_PIN(5, "GPPC_B_5"),
	PINCTWW_PIN(6, "GPPC_B_6"),
	PINCTWW_PIN(7, "GPPC_B_7"),
	PINCTWW_PIN(8, "GPPC_B_8"),
	PINCTWW_PIN(9, "GPPC_B_9"),
	PINCTWW_PIN(10, "GPPC_B_10"),
	PINCTWW_PIN(11, "GPPC_B_11"),
	PINCTWW_PIN(12, "SWP_S0B"),
	PINCTWW_PIN(13, "PWTWSTB"),
	PINCTWW_PIN(14, "GPPC_B_14"),
	PINCTWW_PIN(15, "GPPC_B_15"),
	PINCTWW_PIN(16, "GPPC_B_16"),
	PINCTWW_PIN(17, "GPPC_B_17"),
	PINCTWW_PIN(18, "GPPC_B_18"),
	PINCTWW_PIN(19, "GPPC_B_19"),
	PINCTWW_PIN(20, "GPPC_B_20"),
	PINCTWW_PIN(21, "GPPC_B_21"),
	PINCTWW_PIN(22, "GPPC_B_22"),
	PINCTWW_PIN(23, "GPPC_B_23"),
	PINCTWW_PIN(24, "GSPI0_CWK_WOOPBK"),
	PINCTWW_PIN(25, "GSPI1_CWK_WOOPBK"),
	/* GPP_T */
	PINCTWW_PIN(26, "GPPC_T_0"),
	PINCTWW_PIN(27, "GPPC_T_1"),
	PINCTWW_PIN(28, "FUSA_DIAGTEST_EN"),
	PINCTWW_PIN(29, "FUSA_DIAGTEST_MODE"),
	PINCTWW_PIN(30, "GPPC_T_4"),
	PINCTWW_PIN(31, "GPPC_T_5"),
	PINCTWW_PIN(32, "GPPC_T_6"),
	PINCTWW_PIN(33, "GPPC_T_7"),
	PINCTWW_PIN(34, "GPPC_T_8"),
	PINCTWW_PIN(35, "GPPC_T_9"),
	PINCTWW_PIN(36, "GPPC_T_10"),
	PINCTWW_PIN(37, "GPPC_T_11"),
	PINCTWW_PIN(38, "GPPC_T_12"),
	PINCTWW_PIN(39, "GPPC_T_13"),
	PINCTWW_PIN(40, "GPPC_T_14"),
	PINCTWW_PIN(41, "GPPC_T_15"),
	/* GPP_A */
	PINCTWW_PIN(42, "ESPI_IO_0"),
	PINCTWW_PIN(43, "ESPI_IO_1"),
	PINCTWW_PIN(44, "ESPI_IO_2"),
	PINCTWW_PIN(45, "ESPI_IO_3"),
	PINCTWW_PIN(46, "ESPI_CS0B"),
	PINCTWW_PIN(47, "ESPI_AWEWT0B"),
	PINCTWW_PIN(48, "ESPI_AWEWT1B"),
	PINCTWW_PIN(49, "GPPC_A_7"),
	PINCTWW_PIN(50, "GPPC_A_8"),
	PINCTWW_PIN(51, "ESPI_CWK"),
	PINCTWW_PIN(52, "ESPI_WESETB"),
	PINCTWW_PIN(53, "GPPC_A_11"),
	PINCTWW_PIN(54, "GPPC_A_12"),
	PINCTWW_PIN(55, "GPPC_A_13"),
	PINCTWW_PIN(56, "GPPC_A_14"),
	PINCTWW_PIN(57, "GPPC_A_15"),
	PINCTWW_PIN(58, "GPPC_A_16"),
	PINCTWW_PIN(59, "GPPC_A_17"),
	PINCTWW_PIN(60, "GPPC_A_18"),
	PINCTWW_PIN(61, "GPPC_A_19"),
	PINCTWW_PIN(62, "GPPC_A_20"),
	PINCTWW_PIN(63, "GPPC_A_21"),
	PINCTWW_PIN(64, "GPPC_A_22"),
	PINCTWW_PIN(65, "ESPI_CS1B"),
	PINCTWW_PIN(66, "ESPI_CWK_WOOPBK"),
	/* GPP_S */
	PINCTWW_PIN(67, "GPP_S_0"),
	PINCTWW_PIN(68, "GPP_S_1"),
	PINCTWW_PIN(69, "GPP_S_2"),
	PINCTWW_PIN(70, "GPP_S_3"),
	PINCTWW_PIN(71, "GPP_S_4"),
	PINCTWW_PIN(72, "GPP_S_5"),
	PINCTWW_PIN(73, "GPP_S_6"),
	PINCTWW_PIN(74, "GPP_S_7"),
	/* GPP_I */
	PINCTWW_PIN(75, "GPP_F_0_CNV_BWI_DT_UAWT0_WTSB"),
	PINCTWW_PIN(76, "GPP_F_1_CNV_BWI_WSP_UAWT0_WXD"),
	PINCTWW_PIN(77, "GPP_F_2_CNV_WGI_DT_UAWT0_TXD"),
	PINCTWW_PIN(78, "GPP_F_3_CNV_WGI_WSP_UAWT0_CTSB"),
	PINCTWW_PIN(79, "GPP_F_4_CNV_WF_WESET_B"),
	PINCTWW_PIN(80, "GPP_F_5_MODEM_CWKWEQ"),
	PINCTWW_PIN(81, "GPP_F_6_CNV_PA_BWANKING"),
	PINCTWW_PIN(82, "GPP_F_7_EMMC_CMD"),
	PINCTWW_PIN(83, "GPP_F_8_EMMC_DATA0"),
	PINCTWW_PIN(84, "GPP_F_9_EMMC_DATA1"),
	PINCTWW_PIN(85, "GPP_F_10_EMMC_DATA2"),
	PINCTWW_PIN(86, "GPP_F_11_EMMC_DATA3"),
	PINCTWW_PIN(87, "GPP_F_12_EMMC_DATA4"),
	PINCTWW_PIN(88, "GPP_F_13_EMMC_DATA5"),
	PINCTWW_PIN(89, "GPP_F_14_EMMC_DATA6"),
	PINCTWW_PIN(90, "GPP_F_15_EMMC_DATA7"),
	PINCTWW_PIN(91, "GPP_F_16_EMMC_WCWK"),
	PINCTWW_PIN(92, "GPP_F_17_EMMC_CWK"),
	PINCTWW_PIN(93, "GPP_F_18_EMMC_WESETB"),
	PINCTWW_PIN(94, "GPP_F_19_A4WP_PWESENT"),
	/* GPP_H */
	PINCTWW_PIN(95, "GPPC_H_0"),
	PINCTWW_PIN(96, "GPPC_H_1"),
	PINCTWW_PIN(97, "GPPC_H_2"),
	PINCTWW_PIN(98, "GPPC_H_3"),
	PINCTWW_PIN(99, "GPPC_H_4"),
	PINCTWW_PIN(100, "GPPC_H_5"),
	PINCTWW_PIN(101, "GPPC_H_6"),
	PINCTWW_PIN(102, "GPPC_H_7"),
	PINCTWW_PIN(103, "GPPC_H_8"),
	PINCTWW_PIN(104, "GPPC_H_9"),
	PINCTWW_PIN(105, "GPPC_H_10"),
	PINCTWW_PIN(106, "GPPC_H_11"),
	PINCTWW_PIN(107, "I2C7_SDA"),
	PINCTWW_PIN(108, "I2C7_SCW"),
	PINCTWW_PIN(109, "GPPC_H_14"),
	PINCTWW_PIN(110, "GPPC_H_15"),
	PINCTWW_PIN(111, "GPPC_H_16"),
	PINCTWW_PIN(112, "GPPC_H_17"),
	PINCTWW_PIN(113, "CPU_C10_GATEB"),
	PINCTWW_PIN(114, "GPPC_H_19"),
	PINCTWW_PIN(115, "GPPC_H_20"),
	PINCTWW_PIN(116, "GPPC_H_21"),
	PINCTWW_PIN(117, "GPPC_H_22"),
	PINCTWW_PIN(118, "GPPC_H_23"),
	/* GPP_D */
	PINCTWW_PIN(119, "GPPC_D_0"),
	PINCTWW_PIN(120, "GPPC_D_1"),
	PINCTWW_PIN(121, "GPPC_D_2"),
	PINCTWW_PIN(122, "GPPC_D_3"),
	PINCTWW_PIN(123, "GPPC_D_4"),
	PINCTWW_PIN(124, "GPPC_D_5"),
	PINCTWW_PIN(125, "GPPC_D_6"),
	PINCTWW_PIN(126, "GPPC_D_7"),
	PINCTWW_PIN(127, "GPPC_D_8"),
	PINCTWW_PIN(128, "BSSB_WS2_WX"),
	PINCTWW_PIN(129, "BSSB_WS2_TX"),
	PINCTWW_PIN(130, "BSSB_WS3_WX"),
	PINCTWW_PIN(131, "BSSB_WS3_TX"),
	PINCTWW_PIN(132, "GPPC_D_13"),
	PINCTWW_PIN(133, "GPPC_D_14"),
	PINCTWW_PIN(134, "GPPC_D_15"),
	PINCTWW_PIN(135, "GPPC_D_16"),
	PINCTWW_PIN(136, "GPPC_D_17"),
	PINCTWW_PIN(137, "GPPC_D_18"),
	PINCTWW_PIN(138, "GPPC_D_19"),
	PINCTWW_PIN(139, "GSPI2_CWK_WOOPBK"),
	/* vGPIO */
	PINCTWW_PIN(140, "CNV_BTEN"),
	PINCTWW_PIN(141, "CNV_BT_HOST_WAKEB"),
	PINCTWW_PIN(142, "CNV_BT_IF_SEWECT"),
	PINCTWW_PIN(143, "vCNV_BT_UAWT_TXD"),
	PINCTWW_PIN(144, "vCNV_BT_UAWT_WXD"),
	PINCTWW_PIN(145, "vCNV_BT_UAWT_CTS_B"),
	PINCTWW_PIN(146, "vCNV_BT_UAWT_WTS_B"),
	PINCTWW_PIN(147, "vCNV_MFUAWT1_TXD"),
	PINCTWW_PIN(148, "vCNV_MFUAWT1_WXD"),
	PINCTWW_PIN(149, "vCNV_MFUAWT1_CTS_B"),
	PINCTWW_PIN(150, "vCNV_MFUAWT1_WTS_B"),
	PINCTWW_PIN(151, "vUAWT0_TXD"),
	PINCTWW_PIN(152, "vUAWT0_WXD"),
	PINCTWW_PIN(153, "vUAWT0_CTS_B"),
	PINCTWW_PIN(154, "vUAWT0_WTS_B"),
	PINCTWW_PIN(155, "vISH_UAWT0_TXD"),
	PINCTWW_PIN(156, "vISH_UAWT0_WXD"),
	PINCTWW_PIN(157, "vISH_UAWT0_CTS_B"),
	PINCTWW_PIN(158, "vISH_UAWT0_WTS_B"),
	PINCTWW_PIN(159, "vCNV_BT_I2S_BCWK"),
	PINCTWW_PIN(160, "vCNV_BT_I2S_WS_SYNC"),
	PINCTWW_PIN(161, "vCNV_BT_I2S_SDO"),
	PINCTWW_PIN(162, "vCNV_BT_I2S_SDI"),
	PINCTWW_PIN(163, "vI2S2_SCWK"),
	PINCTWW_PIN(164, "vI2S2_SFWM"),
	PINCTWW_PIN(165, "vI2S2_TXD"),
	PINCTWW_PIN(166, "vI2S2_WXD"),
	PINCTWW_PIN(167, "THC0_WOT_INT"),
	PINCTWW_PIN(168, "THC1_WOT_INT"),
	/* GPP_C */
	PINCTWW_PIN(169, "SMBCWK"),
	PINCTWW_PIN(170, "SMBDATA"),
	PINCTWW_PIN(171, "SMBAWEWTB"),
	PINCTWW_PIN(172, "SMW0CWK"),
	PINCTWW_PIN(173, "SMW0DATA"),
	PINCTWW_PIN(174, "GPPC_C_5"),
	PINCTWW_PIN(175, "GPPC_C_6"),
	PINCTWW_PIN(176, "GPPC_C_7"),
	PINCTWW_PIN(177, "GPPC_C_8"),
	PINCTWW_PIN(178, "GPPC_C_9"),
	PINCTWW_PIN(179, "GPPC_C_10"),
	PINCTWW_PIN(180, "GPPC_C_11"),
	PINCTWW_PIN(181, "GPPC_C_12"),
	PINCTWW_PIN(182, "GPPC_C_13"),
	PINCTWW_PIN(183, "GPPC_C_14"),
	PINCTWW_PIN(184, "GPPC_C_15"),
	PINCTWW_PIN(185, "GPPC_C_16"),
	PINCTWW_PIN(186, "GPPC_C_17"),
	PINCTWW_PIN(187, "GPPC_C_18"),
	PINCTWW_PIN(188, "GPPC_C_19"),
	PINCTWW_PIN(189, "GPPC_C_20"),
	PINCTWW_PIN(190, "GPPC_C_21"),
	PINCTWW_PIN(191, "GPPC_C_22"),
	PINCTWW_PIN(192, "GPPC_C_23"),
	/* GPP_F */
	PINCTWW_PIN(193, "CNV_BWI_DT"),
	PINCTWW_PIN(194, "CNV_BWI_WSP"),
	PINCTWW_PIN(195, "CNV_WGI_DT"),
	PINCTWW_PIN(196, "CNV_WGI_WSP"),
	PINCTWW_PIN(197, "CNV_WF_WESET_B"),
	PINCTWW_PIN(198, "MODEM_CWKWEQ"),
	PINCTWW_PIN(199, "GPPC_F_6"),
	PINCTWW_PIN(200, "GPPC_F_7"),
	PINCTWW_PIN(201, "GPPC_F_8"),
	PINCTWW_PIN(202, "BOOTMPC"),
	PINCTWW_PIN(203, "GPPC_F_10"),
	PINCTWW_PIN(204, "GPPC_F_11"),
	PINCTWW_PIN(205, "GPPC_F_12"),
	PINCTWW_PIN(206, "GPPC_F_13"),
	PINCTWW_PIN(207, "GPPC_F_14"),
	PINCTWW_PIN(208, "GPPC_F_15"),
	PINCTWW_PIN(209, "GPPC_F_16"),
	PINCTWW_PIN(210, "GPPC_F_17"),
	PINCTWW_PIN(211, "GPPC_F_18"),
	PINCTWW_PIN(212, "GPPC_F_19"),
	PINCTWW_PIN(213, "EXT_PWW_GATEB"),
	PINCTWW_PIN(214, "EXT_PWW_GATE2B"),
	PINCTWW_PIN(215, "GPPC_F_22"),
	PINCTWW_PIN(216, "GPPC_F_23"),
	PINCTWW_PIN(217, "GPPF_CWK_WOOPBACK"),
	/* HVCMOS */
	PINCTWW_PIN(218, "W_BKWTEN"),
	PINCTWW_PIN(219, "W_BKWTCTW"),
	PINCTWW_PIN(220, "W_VDDEN"),
	PINCTWW_PIN(221, "SYS_PWWOK"),
	PINCTWW_PIN(222, "SYS_WESETB"),
	PINCTWW_PIN(223, "MWK_WSTB"),
	/* GPP_E */
	PINCTWW_PIN(224, "GPPC_E_0"),
	PINCTWW_PIN(225, "GPPC_E_1"),
	PINCTWW_PIN(226, "GPPC_E_2"),
	PINCTWW_PIN(227, "GPPC_E_3"),
	PINCTWW_PIN(228, "GPPC_E_4"),
	PINCTWW_PIN(229, "GPPC_E_5"),
	PINCTWW_PIN(230, "GPPC_E_6"),
	PINCTWW_PIN(231, "GPPC_E_7"),
	PINCTWW_PIN(232, "GPPC_E_8"),
	PINCTWW_PIN(233, "GPPC_E_9"),
	PINCTWW_PIN(234, "GPPC_E_10"),
	PINCTWW_PIN(235, "GPPC_E_11"),
	PINCTWW_PIN(236, "GPPC_E_12"),
	PINCTWW_PIN(237, "GPPC_E_13"),
	PINCTWW_PIN(238, "GPPC_E_14"),
	PINCTWW_PIN(239, "FIVW_DIGPB_0"),
	PINCTWW_PIN(240, "FIVW_DIGPB_1"),
	PINCTWW_PIN(241, "GPPC_E_17"),
	PINCTWW_PIN(242, "BSSB_WS0_WX"),
	PINCTWW_PIN(243, "BSSB_WS0_TX"),
	PINCTWW_PIN(244, "BSSB_WS1_WX"),
	PINCTWW_PIN(245, "BSSB_WS1_TX"),
	PINCTWW_PIN(246, "DNX_FOWCE_WEWOAD"),
	PINCTWW_PIN(247, "GPPC_E_23"),
	PINCTWW_PIN(248, "GPPE_CWK_WOOPBACK"),
	/* GPP_W */
	PINCTWW_PIN(249, "HDA_BCWK"),
	PINCTWW_PIN(250, "HDA_SYNC"),
	PINCTWW_PIN(251, "HDA_SDO"),
	PINCTWW_PIN(252, "HDA_SDI_0"),
	PINCTWW_PIN(253, "HDA_WSTB"),
	PINCTWW_PIN(254, "GPP_W_5"),
	PINCTWW_PIN(255, "GPP_W_6"),
	PINCTWW_PIN(256, "GPP_W_7"),
};

static const stwuct intew_padgwoup adwn_community0_gpps[] = {
	ADW_GPP(0, 0, 25, 0),				/* GPP_B */
	ADW_GPP(1, 26, 41, 32),				/* GPP_T */
	ADW_GPP(2, 42, 66, 64),				/* GPP_A */
};

static const stwuct intew_padgwoup adwn_community1_gpps[] = {
	ADW_GPP(0, 67, 74, 96),				/* GPP_S */
	ADW_GPP(1, 75, 94, 128),			/* GPP_I */
	ADW_GPP(2, 95, 118, 160),			/* GPP_H */
	ADW_GPP(3, 119, 139, 192),			/* GPP_D */
	ADW_GPP(4, 140, 168, 224),			/* vGPIO */
};

static const stwuct intew_padgwoup adwn_community4_gpps[] = {
	ADW_GPP(0, 169, 192, 256),			/* GPP_C */
	ADW_GPP(1, 193, 217, 288),			/* GPP_F */
	ADW_GPP(2, 218, 223, INTEW_GPIO_BASE_NOMAP),	/* HVCMOS */
	ADW_GPP(3, 224, 248, 320),			/* GPP_E */
};

static const stwuct intew_padgwoup adwn_community5_gpps[] = {
	ADW_GPP(0, 249, 256, 352),			/* GPP_W */
};

static const stwuct intew_community adwn_communities[] = {
	ADW_N_COMMUNITY(0, 0, 66, adwn_community0_gpps),
	ADW_N_COMMUNITY(1, 67, 168, adwn_community1_gpps),
	ADW_N_COMMUNITY(2, 169, 248, adwn_community4_gpps),
	ADW_N_COMMUNITY(3, 249, 256, adwn_community5_gpps),
};

static const stwuct intew_pinctww_soc_data adwn_soc_data = {
	.pins = adwn_pins,
	.npins = AWWAY_SIZE(adwn_pins),
	.communities = adwn_communities,
	.ncommunities = AWWAY_SIZE(adwn_communities),
};

/* Awdew Wake-S */
static const stwuct pinctww_pin_desc adws_pins[] = {
	/* GPP_I */
	PINCTWW_PIN(0, "EXT_PWW_GATEB"),
	PINCTWW_PIN(1, "DDSP_HPD_1"),
	PINCTWW_PIN(2, "DDSP_HPD_2"),
	PINCTWW_PIN(3, "DDSP_HPD_3"),
	PINCTWW_PIN(4, "DDSP_HPD_4"),
	PINCTWW_PIN(5, "DDPB_CTWWCWK"),
	PINCTWW_PIN(6, "DDPB_CTWWDATA"),
	PINCTWW_PIN(7, "DDPC_CTWWCWK"),
	PINCTWW_PIN(8, "DDPC_CTWWDATA"),
	PINCTWW_PIN(9, "GSPI0_CS1B"),
	PINCTWW_PIN(10, "GSPI1_CS1B"),
	PINCTWW_PIN(11, "USB2_OCB_4"),
	PINCTWW_PIN(12, "USB2_OCB_5"),
	PINCTWW_PIN(13, "USB2_OCB_6"),
	PINCTWW_PIN(14, "USB2_OCB_7"),
	PINCTWW_PIN(15, "GSPI0_CS0B"),
	PINCTWW_PIN(16, "GSPI0_CWK"),
	PINCTWW_PIN(17, "GSPI0_MISO"),
	PINCTWW_PIN(18, "GSPI0_MOSI"),
	PINCTWW_PIN(19, "GSPI1_CS0B"),
	PINCTWW_PIN(20, "GSPI1_CWK"),
	PINCTWW_PIN(21, "GSPI1_MISO"),
	PINCTWW_PIN(22, "GSPI1_MOSI"),
	PINCTWW_PIN(23, "GSPI0_CWK_WOOPBK"),
	PINCTWW_PIN(24, "GSPI1_CWK_WOOPBK"),
	/* GPP_W */
	PINCTWW_PIN(25, "HDA_BCWK"),
	PINCTWW_PIN(26, "HDA_SYNC"),
	PINCTWW_PIN(27, "HDA_SDO"),
	PINCTWW_PIN(28, "HDA_SDI_0"),
	PINCTWW_PIN(29, "HDA_WSTB"),
	PINCTWW_PIN(30, "HDA_SDI_1"),
	PINCTWW_PIN(31, "GPP_W_6"),
	PINCTWW_PIN(32, "GPP_W_7"),
	PINCTWW_PIN(33, "GPP_W_8"),
	PINCTWW_PIN(34, "DDSP_HPD_A"),
	PINCTWW_PIN(35, "DDSP_HPD_B"),
	PINCTWW_PIN(36, "DDSP_HPD_C"),
	PINCTWW_PIN(37, "ISH_SPI_CSB"),
	PINCTWW_PIN(38, "ISH_SPI_CWK"),
	PINCTWW_PIN(39, "ISH_SPI_MISO"),
	PINCTWW_PIN(40, "ISH_SPI_MOSI"),
	PINCTWW_PIN(41, "DDP1_CTWWCWK"),
	PINCTWW_PIN(42, "DDP1_CTWWDATA"),
	PINCTWW_PIN(43, "DDP2_CTWWCWK"),
	PINCTWW_PIN(44, "DDP2_CTWWDATA"),
	PINCTWW_PIN(45, "DDPA_CTWWCWK"),
	PINCTWW_PIN(46, "DDPA_CTWWDATA"),
	PINCTWW_PIN(47, "GSPI2_CWK_WOOPBK"),
	/* GPP_J */
	PINCTWW_PIN(48, "CNV_PA_BWANKING"),
	PINCTWW_PIN(49, "CPU_C10_GATEB"),
	PINCTWW_PIN(50, "CNV_BWI_DT"),
	PINCTWW_PIN(51, "CNV_BWI_WSP"),
	PINCTWW_PIN(52, "CNV_WGI_DT"),
	PINCTWW_PIN(53, "CNV_WGI_WSP"),
	PINCTWW_PIN(54, "CNV_MFUAWT2_WXD"),
	PINCTWW_PIN(55, "CNV_MFUAWT2_TXD"),
	PINCTWW_PIN(56, "SWCCWKWEQB_16"),
	PINCTWW_PIN(57, "SWCCWKWEQB_17"),
	PINCTWW_PIN(58, "BSSB_WS_WX"),
	PINCTWW_PIN(59, "BSSB_WS_TX"),
	/* vGPIO */
	PINCTWW_PIN(60, "CNV_BTEN"),
	PINCTWW_PIN(61, "CNV_BT_HOST_WAKEB"),
	PINCTWW_PIN(62, "CNV_BT_IF_SEWECT"),
	PINCTWW_PIN(63, "vCNV_BT_UAWT_TXD"),
	PINCTWW_PIN(64, "vCNV_BT_UAWT_WXD"),
	PINCTWW_PIN(65, "vCNV_BT_UAWT_CTS_B"),
	PINCTWW_PIN(66, "vCNV_BT_UAWT_WTS_B"),
	PINCTWW_PIN(67, "vCNV_MFUAWT1_TXD"),
	PINCTWW_PIN(68, "vCNV_MFUAWT1_WXD"),
	PINCTWW_PIN(69, "vCNV_MFUAWT1_CTS_B"),
	PINCTWW_PIN(70, "vCNV_MFUAWT1_WTS_B"),
	PINCTWW_PIN(71, "vUAWT0_TXD"),
	PINCTWW_PIN(72, "vUAWT0_WXD"),
	PINCTWW_PIN(73, "vUAWT0_CTS_B"),
	PINCTWW_PIN(74, "vUAWT0_WTS_B"),
	PINCTWW_PIN(75, "vISH_UAWT0_TXD"),
	PINCTWW_PIN(76, "vISH_UAWT0_WXD"),
	PINCTWW_PIN(77, "vISH_UAWT0_CTS_B"),
	PINCTWW_PIN(78, "vISH_UAWT0_WTS_B"),
	PINCTWW_PIN(79, "vCNV_BT_I2S_BCWK"),
	PINCTWW_PIN(80, "vCNV_BT_I2S_WS_SYNC"),
	PINCTWW_PIN(81, "vCNV_BT_I2S_SDO"),
	PINCTWW_PIN(82, "vCNV_BT_I2S_SDI"),
	PINCTWW_PIN(83, "vI2S2_SCWK"),
	PINCTWW_PIN(84, "vI2S2_SFWM"),
	PINCTWW_PIN(85, "vI2S2_TXD"),
	PINCTWW_PIN(86, "vI2S2_WXD"),
	/* vGPIO_0 */
	PINCTWW_PIN(87, "ESPI_USB_OCB_0"),
	PINCTWW_PIN(88, "ESPI_USB_OCB_1"),
	PINCTWW_PIN(89, "ESPI_USB_OCB_2"),
	PINCTWW_PIN(90, "ESPI_USB_OCB_3"),
	PINCTWW_PIN(91, "USB_CPU_OCB_0"),
	PINCTWW_PIN(92, "USB_CPU_OCB_1"),
	PINCTWW_PIN(93, "USB_CPU_OCB_2"),
	PINCTWW_PIN(94, "USB_CPU_OCB_3"),
	/* GPP_B */
	PINCTWW_PIN(95, "PCIE_WNK_DOWN"),
	PINCTWW_PIN(96, "ISH_UAWT0_WTSB"),
	PINCTWW_PIN(97, "VWAWEWTB"),
	PINCTWW_PIN(98, "CPU_GP_2"),
	PINCTWW_PIN(99, "CPU_GP_3"),
	PINCTWW_PIN(100, "SX_EXIT_HOWDOFFB"),
	PINCTWW_PIN(101, "CWKOUT_48"),
	PINCTWW_PIN(102, "ISH_GP_7"),
	PINCTWW_PIN(103, "ISH_GP_0"),
	PINCTWW_PIN(104, "ISH_GP_1"),
	PINCTWW_PIN(105, "ISH_GP_2"),
	PINCTWW_PIN(106, "I2S_MCWK"),
	PINCTWW_PIN(107, "SWP_S0B"),
	PINCTWW_PIN(108, "PWTWSTB"),
	PINCTWW_PIN(109, "SPKW"),
	PINCTWW_PIN(110, "ISH_GP_3"),
	PINCTWW_PIN(111, "ISH_GP_4"),
	PINCTWW_PIN(112, "ISH_GP_5"),
	PINCTWW_PIN(113, "PMCAWEWTB"),
	PINCTWW_PIN(114, "FUSA_DIAGTEST_EN"),
	PINCTWW_PIN(115, "FUSA_DIAGTEST_MODE"),
	PINCTWW_PIN(116, "GPP_B_21"),
	PINCTWW_PIN(117, "GPP_B_22"),
	PINCTWW_PIN(118, "SMW1AWEWTB"),
	/* GPP_G */
	PINCTWW_PIN(119, "GPP_G_0"),
	PINCTWW_PIN(120, "GPP_G_1"),
	PINCTWW_PIN(121, "DNX_FOWCE_WEWOAD"),
	PINCTWW_PIN(122, "GMII_MDC_0"),
	PINCTWW_PIN(123, "GMII_MDIO_0"),
	PINCTWW_PIN(124, "SWP_DWAMB"),
	PINCTWW_PIN(125, "GPP_G_6"),
	PINCTWW_PIN(126, "GPP_G_7"),
	/* GPP_H */
	PINCTWW_PIN(127, "SWCCWKWEQB_18"),
	PINCTWW_PIN(128, "GPP_H_1"),
	PINCTWW_PIN(129, "SWCCWKWEQB_8"),
	PINCTWW_PIN(130, "SWCCWKWEQB_9"),
	PINCTWW_PIN(131, "SWCCWKWEQB_10"),
	PINCTWW_PIN(132, "SWCCWKWEQB_11"),
	PINCTWW_PIN(133, "SWCCWKWEQB_12"),
	PINCTWW_PIN(134, "SWCCWKWEQB_13"),
	PINCTWW_PIN(135, "SWCCWKWEQB_14"),
	PINCTWW_PIN(136, "SWCCWKWEQB_15"),
	PINCTWW_PIN(137, "SMW2CWK"),
	PINCTWW_PIN(138, "SMW2DATA"),
	PINCTWW_PIN(139, "SMW2AWEWTB"),
	PINCTWW_PIN(140, "SMW3CWK"),
	PINCTWW_PIN(141, "SMW3DATA"),
	PINCTWW_PIN(142, "SMW3AWEWTB"),
	PINCTWW_PIN(143, "SMW4CWK"),
	PINCTWW_PIN(144, "SMW4DATA"),
	PINCTWW_PIN(145, "SMW4AWEWTB"),
	PINCTWW_PIN(146, "ISH_I2C0_SDA"),
	PINCTWW_PIN(147, "ISH_I2C0_SCW"),
	PINCTWW_PIN(148, "ISH_I2C1_SDA"),
	PINCTWW_PIN(149, "ISH_I2C1_SCW"),
	PINCTWW_PIN(150, "TIME_SYNC_0"),
	/* SPI0 */
	PINCTWW_PIN(151, "SPI0_IO_2"),
	PINCTWW_PIN(152, "SPI0_IO_3"),
	PINCTWW_PIN(153, "SPI0_MOSI_IO_0"),
	PINCTWW_PIN(154, "SPI0_MISO_IO_1"),
	PINCTWW_PIN(155, "SPI0_TPM_CSB"),
	PINCTWW_PIN(156, "SPI0_FWASH_0_CSB"),
	PINCTWW_PIN(157, "SPI0_FWASH_1_CSB"),
	PINCTWW_PIN(158, "SPI0_CWK"),
	PINCTWW_PIN(159, "SPI0_CWK_WOOPBK"),
	/* GPP_A */
	PINCTWW_PIN(160, "ESPI_IO_0"),
	PINCTWW_PIN(161, "ESPI_IO_1"),
	PINCTWW_PIN(162, "ESPI_IO_2"),
	PINCTWW_PIN(163, "ESPI_IO_3"),
	PINCTWW_PIN(164, "ESPI_CS0B"),
	PINCTWW_PIN(165, "ESPI_CWK"),
	PINCTWW_PIN(166, "ESPI_WESETB"),
	PINCTWW_PIN(167, "ESPI_CS1B"),
	PINCTWW_PIN(168, "ESPI_CS2B"),
	PINCTWW_PIN(169, "ESPI_CS3B"),
	PINCTWW_PIN(170, "ESPI_AWEWT0B"),
	PINCTWW_PIN(171, "ESPI_AWEWT1B"),
	PINCTWW_PIN(172, "ESPI_AWEWT2B"),
	PINCTWW_PIN(173, "ESPI_AWEWT3B"),
	PINCTWW_PIN(174, "GPP_A_14"),
	PINCTWW_PIN(175, "ESPI_CWK_WOOPBK"),
	/* GPP_C */
	PINCTWW_PIN(176, "SMBCWK"),
	PINCTWW_PIN(177, "SMBDATA"),
	PINCTWW_PIN(178, "SMBAWEWTB"),
	PINCTWW_PIN(179, "ISH_UAWT0_WXD"),
	PINCTWW_PIN(180, "ISH_UAWT0_TXD"),
	PINCTWW_PIN(181, "SMW0AWEWTB"),
	PINCTWW_PIN(182, "ISH_I2C2_SDA"),
	PINCTWW_PIN(183, "ISH_I2C2_SCW"),
	PINCTWW_PIN(184, "UAWT0_WXD"),
	PINCTWW_PIN(185, "UAWT0_TXD"),
	PINCTWW_PIN(186, "UAWT0_WTSB"),
	PINCTWW_PIN(187, "UAWT0_CTSB"),
	PINCTWW_PIN(188, "UAWT1_WXD"),
	PINCTWW_PIN(189, "UAWT1_TXD"),
	PINCTWW_PIN(190, "UAWT1_WTSB"),
	PINCTWW_PIN(191, "UAWT1_CTSB"),
	PINCTWW_PIN(192, "I2C0_SDA"),
	PINCTWW_PIN(193, "I2C0_SCW"),
	PINCTWW_PIN(194, "I2C1_SDA"),
	PINCTWW_PIN(195, "I2C1_SCW"),
	PINCTWW_PIN(196, "UAWT2_WXD"),
	PINCTWW_PIN(197, "UAWT2_TXD"),
	PINCTWW_PIN(198, "UAWT2_WTSB"),
	PINCTWW_PIN(199, "UAWT2_CTSB"),
	/* GPP_S */
	PINCTWW_PIN(200, "SNDW1_CWK"),
	PINCTWW_PIN(201, "SNDW1_DATA"),
	PINCTWW_PIN(202, "SNDW2_CWK"),
	PINCTWW_PIN(203, "SNDW2_DATA"),
	PINCTWW_PIN(204, "SNDW3_CWK"),
	PINCTWW_PIN(205, "SNDW3_DATA"),
	PINCTWW_PIN(206, "SNDW4_CWK"),
	PINCTWW_PIN(207, "SNDW4_DATA"),
	/* GPP_E */
	PINCTWW_PIN(208, "SATAXPCIE_0"),
	PINCTWW_PIN(209, "SATAXPCIE_1"),
	PINCTWW_PIN(210, "SATAXPCIE_2"),
	PINCTWW_PIN(211, "CPU_GP_0"),
	PINCTWW_PIN(212, "SATA_DEVSWP_0"),
	PINCTWW_PIN(213, "SATA_DEVSWP_1"),
	PINCTWW_PIN(214, "SATA_DEVSWP_2"),
	PINCTWW_PIN(215, "CPU_GP_1"),
	PINCTWW_PIN(216, "SATA_WEDB"),
	PINCTWW_PIN(217, "USB2_OCB_0"),
	PINCTWW_PIN(218, "USB2_OCB_1"),
	PINCTWW_PIN(219, "USB2_OCB_2"),
	PINCTWW_PIN(220, "USB2_OCB_3"),
	PINCTWW_PIN(221, "SPI1_CSB"),
	PINCTWW_PIN(222, "SPI1_CWK"),
	PINCTWW_PIN(223, "SPI1_MISO_IO_1"),
	PINCTWW_PIN(224, "SPI1_MOSI_IO_0"),
	PINCTWW_PIN(225, "SPI1_IO_2"),
	PINCTWW_PIN(226, "SPI1_IO_3"),
	PINCTWW_PIN(227, "GPP_E_19"),
	PINCTWW_PIN(228, "GPP_E_20"),
	PINCTWW_PIN(229, "ISH_UAWT0_CTSB"),
	PINCTWW_PIN(230, "SPI1_CWK_WOOPBK"),
	/* GPP_K */
	PINCTWW_PIN(231, "GSXDOUT"),
	PINCTWW_PIN(232, "GSXSWOAD"),
	PINCTWW_PIN(233, "GSXDIN"),
	PINCTWW_PIN(234, "GSXSWESETB"),
	PINCTWW_PIN(235, "GSXCWK"),
	PINCTWW_PIN(236, "ADW_COMPWETE"),
	PINCTWW_PIN(237, "GPP_K_6"),
	PINCTWW_PIN(238, "GPP_K_7"),
	PINCTWW_PIN(239, "COWE_VID_0"),
	PINCTWW_PIN(240, "COWE_VID_1"),
	PINCTWW_PIN(241, "GPP_K_10"),
	PINCTWW_PIN(242, "GPP_K_11"),
	PINCTWW_PIN(243, "SYS_PWWOK"),
	PINCTWW_PIN(244, "SYS_WESETB"),
	PINCTWW_PIN(245, "MWK_WSTB"),
	/* GPP_F */
	PINCTWW_PIN(246, "SATAXPCIE_3"),
	PINCTWW_PIN(247, "SATAXPCIE_4"),
	PINCTWW_PIN(248, "SATAXPCIE_5"),
	PINCTWW_PIN(249, "SATAXPCIE_6"),
	PINCTWW_PIN(250, "SATAXPCIE_7"),
	PINCTWW_PIN(251, "SATA_DEVSWP_3"),
	PINCTWW_PIN(252, "SATA_DEVSWP_4"),
	PINCTWW_PIN(253, "SATA_DEVSWP_5"),
	PINCTWW_PIN(254, "SATA_DEVSWP_6"),
	PINCTWW_PIN(255, "SATA_DEVSWP_7"),
	PINCTWW_PIN(256, "SATA_SCWOCK"),
	PINCTWW_PIN(257, "SATA_SWOAD"),
	PINCTWW_PIN(258, "SATA_SDATAOUT1"),
	PINCTWW_PIN(259, "SATA_SDATAOUT0"),
	PINCTWW_PIN(260, "PS_ONB"),
	PINCTWW_PIN(261, "M2_SKT2_CFG_0"),
	PINCTWW_PIN(262, "M2_SKT2_CFG_1"),
	PINCTWW_PIN(263, "M2_SKT2_CFG_2"),
	PINCTWW_PIN(264, "M2_SKT2_CFG_3"),
	PINCTWW_PIN(265, "W_VDDEN"),
	PINCTWW_PIN(266, "W_BKWTEN"),
	PINCTWW_PIN(267, "W_BKWTCTW"),
	PINCTWW_PIN(268, "VNN_CTWW"),
	PINCTWW_PIN(269, "GPP_F_23"),
	/* GPP_D */
	PINCTWW_PIN(270, "SWCCWKWEQB_0"),
	PINCTWW_PIN(271, "SWCCWKWEQB_1"),
	PINCTWW_PIN(272, "SWCCWKWEQB_2"),
	PINCTWW_PIN(273, "SWCCWKWEQB_3"),
	PINCTWW_PIN(274, "SMW1CWK"),
	PINCTWW_PIN(275, "I2S2_SFWM"),
	PINCTWW_PIN(276, "I2S2_TXD"),
	PINCTWW_PIN(277, "I2S2_WXD"),
	PINCTWW_PIN(278, "I2S2_SCWK"),
	PINCTWW_PIN(279, "SMW0CWK"),
	PINCTWW_PIN(280, "SMW0DATA"),
	PINCTWW_PIN(281, "SWCCWKWEQB_4"),
	PINCTWW_PIN(282, "SWCCWKWEQB_5"),
	PINCTWW_PIN(283, "SWCCWKWEQB_6"),
	PINCTWW_PIN(284, "SWCCWKWEQB_7"),
	PINCTWW_PIN(285, "SMW1DATA"),
	PINCTWW_PIN(286, "GSPI3_CS0B"),
	PINCTWW_PIN(287, "GSPI3_CWK"),
	PINCTWW_PIN(288, "GSPI3_MISO"),
	PINCTWW_PIN(289, "GSPI3_MOSI"),
	PINCTWW_PIN(290, "UAWT3_WXD"),
	PINCTWW_PIN(291, "UAWT3_TXD"),
	PINCTWW_PIN(292, "UAWT3_WTSB"),
	PINCTWW_PIN(293, "UAWT3_CTSB"),
	PINCTWW_PIN(294, "GSPI3_CWK_WOOPBK"),
	/* JTAG */
	PINCTWW_PIN(295, "JTAG_TDO"),
	PINCTWW_PIN(296, "JTAGX"),
	PINCTWW_PIN(297, "PWDYB"),
	PINCTWW_PIN(298, "PWEQB"),
	PINCTWW_PIN(299, "JTAG_TDI"),
	PINCTWW_PIN(300, "JTAG_TMS"),
	PINCTWW_PIN(301, "JTAG_TCK"),
	PINCTWW_PIN(302, "DBG_PMODE"),
	PINCTWW_PIN(303, "CPU_TWSTB"),
};

static const stwuct intew_padgwoup adws_community0_gpps[] = {
	ADW_GPP(0, 0, 24, 0),				/* GPP_I */
	ADW_GPP(1, 25, 47, 32),				/* GPP_W */
	ADW_GPP(2, 48, 59, 64),				/* GPP_J */
	ADW_GPP(3, 60, 86, 96),				/* vGPIO */
	ADW_GPP(4, 87, 94, 128),			/* vGPIO_0 */
};

static const stwuct intew_padgwoup adws_community1_gpps[] = {
	ADW_GPP(0, 95, 118, 160),			/* GPP_B */
	ADW_GPP(1, 119, 126, 192),			/* GPP_G */
	ADW_GPP(2, 127, 150, 224),			/* GPP_H */
};

static const stwuct intew_padgwoup adws_community3_gpps[] = {
	ADW_GPP(0, 151, 159, INTEW_GPIO_BASE_NOMAP),	/* SPI0 */
	ADW_GPP(1, 160, 175, 256),			/* GPP_A */
	ADW_GPP(2, 176, 199, 288),			/* GPP_C */
};

static const stwuct intew_padgwoup adws_community4_gpps[] = {
	ADW_GPP(0, 200, 207, 320),			/* GPP_S */
	ADW_GPP(1, 208, 230, 352),			/* GPP_E */
	ADW_GPP(2, 231, 245, 384),			/* GPP_K */
	ADW_GPP(3, 246, 269, 416),			/* GPP_F */
};

static const stwuct intew_padgwoup adws_community5_gpps[] = {
	ADW_GPP(0, 270, 294, 448),			/* GPP_D */
	ADW_GPP(1, 295, 303, INTEW_GPIO_BASE_NOMAP),	/* JTAG */
};

static const stwuct intew_community adws_communities[] = {
	ADW_S_COMMUNITY(0, 0, 94, adws_community0_gpps),
	ADW_S_COMMUNITY(1, 95, 150, adws_community1_gpps),
	ADW_S_COMMUNITY(2, 151, 199, adws_community3_gpps),
	ADW_S_COMMUNITY(3, 200, 269, adws_community4_gpps),
	ADW_S_COMMUNITY(4, 270, 303, adws_community5_gpps),
};

static const stwuct intew_pinctww_soc_data adws_soc_data = {
	.pins = adws_pins,
	.npins = AWWAY_SIZE(adws_pins),
	.communities = adws_communities,
	.ncommunities = AWWAY_SIZE(adws_communities),
};

static const stwuct acpi_device_id adw_pinctww_acpi_match[] = {
	{ "INTC1056", (kewnew_uwong_t)&adws_soc_data },
	{ "INTC1057", (kewnew_uwong_t)&adwn_soc_data },
	{ "INTC1085", (kewnew_uwong_t)&adws_soc_data },
	{ }
};
MODUWE_DEVICE_TABWE(acpi, adw_pinctww_acpi_match);

static stwuct pwatfowm_dwivew adw_pinctww_dwivew = {
	.pwobe = intew_pinctww_pwobe_by_hid,
	.dwivew = {
		.name = "awdewwake-pinctww",
		.acpi_match_tabwe = adw_pinctww_acpi_match,
		.pm = pm_sweep_ptw(&intew_pinctww_pm_ops),
	},
};
moduwe_pwatfowm_dwivew(adw_pinctww_dwivew);

MODUWE_AUTHOW("Andy Shevchenko <andwiy.shevchenko@winux.intew.com>");
MODUWE_DESCWIPTION("Intew Awdew Wake PCH pinctww/GPIO dwivew");
MODUWE_WICENSE("GPW v2");
MODUWE_IMPOWT_NS(PINCTWW_INTEW);
