#*****************************************************************************************
# Vivado (TM) v2020.2.1 (64-bit)
#
# lynx.tcl: Tcl script for re-creating project 'lynx'
#
# Generated by Vivado on Fri Oct 21 16:59:06 CDT 2022
# IP Build 3080454 on Sat Dec 12 02:19:03 MST 2020
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
   "${origin_dir}/hdl/lynx_pkg.sv" \
   "${origin_dir}/hdl/cdma_unaglined/axi_dma.sv" \
   "${origin_dir}/hdl/cdma_unaglined/axi_dma_rd.sv" \
   "${origin_dir}/hdl/cdma_unaglined/axi_dma_wr.sv" \
   "${origin_dir}/hdl/config_0/controller.sv" \
   "${origin_dir}/hdl/config_0/design_user_logic_c0_0.sv" \
   "${origin_dir}/hdl/wrappers/config_0/design_user_wrapper_c0_0.sv" \
   "${origin_dir}/hdl/wrappers/dynamic_wrapper.sv" \
   "${origin_dir}/hdl/config_0/linked_list_traversal_data_path.sv" \
   "${origin_dir}/hdl/config_0/random_read_controller.sv" \
   "${origin_dir}/hdl/config_0/receive_controller.sv" \
   "${origin_dir}/hdl/config_0/simple_histogram.sv" \
   "${origin_dir}/hdl/wrappers/top.sv" \
   "${origin_dir}/hdl/config_0/random_read_data_path.sv" \
   "${origin_dir}/hdl/ip/axil_register_slice_0/axil_register_slice_0.xci" \
   "${origin_dir}/hdl/ip/axis_register_slice_req_96_0/axis_register_slice_req_96_0.xci" \
   "${origin_dir}/hdl/ip/axis_register_slice_meta_32_0/axis_register_slice_meta_32_0.xci" \
   "${origin_dir}/hdl/ip/axis_register_slice_meta_56_0/axis_register_slice_meta_56_0.xci" \
   "${origin_dir}/hdl/ip/axis_register_slice_meta_256_0/axis_register_slice_meta_256_0.xci" \
   "${origin_dir}/hdl/ip/axi_register_slice_0/axi_register_slice_0.xci" \
   "${origin_dir}/hdl/ip/ll_rd_req_switch/ll_rd_req_switch.xci" \
   "${origin_dir}/hdl/ip/axisr_register_slice_2k_0/axisr_register_slice_2k_0.xci" \
   "${origin_dir}/hdl/ip/axisr_register_slice_1k_0/axisr_register_slice_1k_0.xci" \
   "${origin_dir}/hdl/ip/axisr_register_slice_512_0/axisr_register_slice_512_0.xci" \
   "${origin_dir}/hdl/ip/axis_data_fifo_2k/axis_data_fifo_2k.xci" \
   "${origin_dir}/hdl/ip/axis_data_fifo_1k/axis_data_fifo_1k.xci" \
   "${origin_dir}/hdl/ip/axis_data_fifo_512/axis_data_fifo_512.xci" \
   "${origin_dir}/hdl/ip/dyn_crossbar_0/dyn_crossbar_0.xci" \
   "${origin_dir}/hdl/ip/axis_data_fifo_req_96/axis_data_fifo_req_96.xci" \
   "${origin_dir}/hdl/ip/axis_interconnect_cnfg_req_arbiter/axis_interconnect_cnfg_req_arbiter.xci" \
   "${origin_dir}/hdl/ip/axis_data_fifo_req_96_used/axis_data_fifo_req_96_used.xci" \
   "${origin_dir}/hdl/ip/axis_register_slice_2k_0/axis_register_slice_2k_0.xci" \
   "${origin_dir}/hdl/ip/axis_register_slice_1k_0/axis_register_slice_1k_0.xci" \
   "${origin_dir}/hdl/ip/axis_register_slice_512_0/axis_register_slice_512_0.xci" \
   "${origin_dir}/hdl/ip/axis_data_fifo_req_128/axis_data_fifo_req_128.xci" \
   "${origin_dir}/hdl/ip/axis_card_host_mux/axis_card_host_mux.xci" \
   "${origin_dir}/constraints/local.xdc" \
   "${origin_dir}/hdl/qdma_sim/pcie_4_c_rp.v" \
   "${origin_dir}/hdl/qdma_sim/sys_clk_gen.v" \
   "${origin_dir}/hdl/qdma_sim/sys_clk_gen_ds.v" \
   "${origin_dir}/hdl/qdma_sim/board_common.vh" \
   "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_cfg.v" \
   "${origin_dir}/hdl/qdma_sim/pci_exp_expect_tasks.vh" \
   "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_com.v" \
   "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_rx.v" \
   "${origin_dir}/hdl/qdma_sim/sample_tests.vh" \
   "${origin_dir}/hdl/qdma_sim/tests.vh" \
   "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_tx.v" \
   "${origin_dir}/hdl/qdma_sim/xilinx_pcie_uscale_rp.v" \
   "${origin_dir}/hdl/qdma_sim/xp4c_usp_smsw_model_core_top.v" \
   "${origin_dir}/hdl/qdma_sim/board.v" \
   "${origin_dir}/hdl/qdma_sim/qdma_stm_c2h_stub.sv" \
   "${origin_dir}/hdl/qdma_sim/dsc_byp_h2c.sv" \
   "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_tx_sriov.sv" \
   "${origin_dir}/hdl/qdma_sim/xil_sig2pipe.v" \
   "${origin_dir}/hdl/qdma_sim/dsc_byp_c2h.sv" \
   "${origin_dir}/hdl/qdma_sim/qdma_stm_h2c_stub.sv" \
   "${origin_dir}/hdl/qdma_sim/user_control.sv" \
   "${origin_dir}/hdl/qdma_sim/qdma_lpbk.sv" \
   "${origin_dir}/hdl/qdma_sim/qdma_stm_lpbk.sv" \
   "${origin_dir}/hdl/qdma_sim/qdma_app.sv" \
   "${origin_dir}/hdl/qdma_sim/qdma_qsts.sv" \
   "${origin_dir}/hdl/qdma_sim/st_c2h.sv" \
   "${origin_dir}/hdl/qdma_sim/qdma_stm_defines.svh" \
   "${origin_dir}/hdl/qdma_sim/st_h2c.sv" \
   "${origin_dir}/hdl/qdma_sim/qdma_ecc_enc.sv" \
   "${origin_dir}/hdl/qdma_sim/axi_st_module.sv" \
   "${origin_dir}/hdl/qdma_sim/xilinx_qdma_pcie_ep.sv" \
   "${origin_dir}/hdl/qdma_sim/sample_tests_sriov.vh" \
   "${origin_dir}/hdl/qdma_sim/qdma_fifo_lut.sv" \

   "${origin_dir}/hdl/pkg/axi_intf.sv" \
   "${origin_dir}/hdl/regs/axis_reg.sv" \
   "${origin_dir}/hdl/pkg/axi_macros.svh" \
   "${origin_dir}/hdl/regs/axis_reg_array.sv" \
   "${origin_dir}/hdl/regs/axisr_reg.sv" \
   "${origin_dir}/hdl/regs/axisr_reg_array.sv" \
   "${origin_dir}/hdl/slave/cnfg_slave_avx.sv" \
   "${origin_dir}/hdl/regs/data_queue_credits_sink.sv" \
   "${origin_dir}/hdl/regs/data_queue_credits_src.sv" \
   "${origin_dir}/hdl/pkg/lynx_macros.svh" \
   "${origin_dir}/hdl/regs/dma_isr_req_queue.sv" \
   "${origin_dir}/hdl/regs/dma_req_queue.sv" \
   "${origin_dir}/hdl/util/fifo.sv" \
   "${origin_dir}/hdl/pkg/lynx_intf.sv" \
   "${origin_dir}/hdl/util/queue.sv" \
   "${origin_dir}/hdl/util/queue_stream.sv" \
   "${origin_dir}/hdl/regs/req_queue.sv" \
   "${origin_dir}/hdl/slave/static_slave.sv" \
   "${origin_dir}/hdl/util/tdp_ram_nc.sv" \
   "${origin_dir}/hdl/mmu/tlb_assign_isr.sv" \
   "${origin_dir}/hdl/mmu/tlb_credits_rd.sv" \
   "${origin_dir}/hdl/mmu/tlb_credits_wr.sv" \
   "${origin_dir}/hdl/mmu/tlb_fsm_rd.sv" \
   "${origin_dir}/hdl/mmu/tlb_fsm_wr.sv" \
   "${origin_dir}/hdl/mmu/tlb_idma_arb.sv" \
   "${origin_dir}/hdl/mmu/tlb_parser.sv" \
   "${origin_dir}/hdl/mmu/tlb_region_top.sv" \
   "${origin_dir}/hdl/slave/tlb_slave.sv" \
   "${origin_dir}/hdl/mmu/tlb_top.sv" \
   "${origin_dir}/hdl/regs/axi_reg.sv" \
   "${origin_dir}/hdl/regs/axi_reg_array.sv" \
   "${origin_dir}/hdl/regs/axil_decoupler.sv" \
   "${origin_dir}/hdl/regs/axil_reg.sv" \
   "${origin_dir}/hdl/regs/axis_decoupler.sv" \
   "${origin_dir}/hdl/mux/axis_mux_cdma.sv" \
   "${origin_dir}/hdl/mux/axis_mux_ddr_host.sv" \
   "${origin_dir}/hdl/mux/axis_mux_ddr_user.sv" \
   "${origin_dir}/hdl/mux/axis_mux_user_sink.sv" \
   "${origin_dir}/hdl/mux/axis_mux_user_src.sv" \
   "${origin_dir}/hdl/regs/axis_reg_array_rtl.sv" \
   "${origin_dir}/hdl/regs/axis_reg_rtl.sv" \
   "${origin_dir}/hdl/regs/axisr_decoupler.sv" \
   "${origin_dir}/hdl/slave/cnfg_slave.sv" \
   "${origin_dir}/hdl/regs/meta_decoupler.sv" \
   "${origin_dir}/hdl/regs/meta_reg.sv" \
   "${origin_dir}/hdl/regs/meta_reg_array.sv" \
   "${origin_dir}/hdl/util/queue_meta.sv" \
   "${origin_dir}/hdl/regs/req_decoupler.sv" \
   "${origin_dir}/hdl/regs/req_reg.sv" \
   "${origin_dir}/hdl/regs/req_reg_array.sv" \
   "${origin_dir}/hdl/regs/req_reg_array_rtl.sv" \
   "${origin_dir}/hdl/regs/req_reg_rtl.sv" \
   "${origin_dir}/hdl/mmu/tlb_arbiter.sv" \
   "${origin_dir}/hdl/mmu/tlb_arbiter_isr.sv" \
   "${origin_dir}/hdl/constraints/u280_net.xdc" \
   "${origin_dir}/hdl/constraints/u280_pcie.xdc" \
   "${origin_dir}/hdl/constraints/u280_base.xdc" \

  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set paths [list \
   [file normalize "$origin_dir/ip_repo"] \
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "lynx"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "lynx.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xcu280-fsvh2892-2L-e

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "xilinx.com:au280:part0:1.1" -objects $obj
set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/activehdl" -objects $obj
set_property -name "compxlib.funcsim" -value "1" -objects $obj
set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/ies" -objects $obj
set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/modelsim" -objects $obj
set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/questa" -objects $obj
set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/riviera" -objects $obj
set_property -name "compxlib.timesim" -value "1" -objects $obj
set_property -name "compxlib.vcs_compiled_library_dir" -value "/home/edwardr2/Developer/vcs_2020_2_1_sim_lib" -objects $obj
set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
set_property -name "corecontainer.enable" -value "0" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_interface_inference_priority" -value "" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "legacy_ip_repo_paths" -value "" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "au280" -objects $obj
set_property -name "platform.default_output_type" -value "undefined" -objects $obj
set_property -name "platform.design_intent.datacenter" -value "undefined" -objects $obj
set_property -name "platform.design_intent.embedded" -value "undefined" -objects $obj
set_property -name "platform.design_intent.external_host" -value "undefined" -objects $obj
set_property -name "platform.design_intent.server_managed" -value "undefined" -objects $obj
set_property -name "platform.rom.debug_type" -value "0" -objects $obj
set_property -name "platform.rom.prom_type" -value "0" -objects $obj
set_property -name "platform.slrconstraintmode" -value "0" -objects $obj
set_property -name "preferred_sim_model" -value "rtl" -objects $obj
set_property -name "project_type" -value "Default" -objects $obj
set_property -name "pr_flow" -value "0" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
set_property -name "simulator.activehdl_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.activehdl_install_dir" -value "" -objects $obj
set_property -name "simulator.ies_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.ies_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.modelsim_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.questa_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.riviera_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.vcs_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.xcelium_install_dir" -value "" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "source_mgmt_mode" -value "All" -objects $obj
set_property -name "target_language" -value "Verilog" -objects $obj
set_property -name "target_simulator" -value "VCS" -objects $obj
set_property -name "tool_flow" -value "Vivado" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "83" -objects $obj
set_property -name "webtalk.ies_export_sim" -value "83" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "83" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "83" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "83" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "83" -objects $obj
set_property -name "webtalk.vcs_launch_sim" -value "127" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "83" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
set_property -name "xsim.radix" -value "hex" -objects $obj
set_property -name "xsim.time_unit" -value "ns" -objects $obj
set_property -name "xsim.trace_limit" -value "65536" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/ip_repo"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/hdl/pkg/axi_intf.sv"] \
 [file normalize "${origin_dir}/hdl/regs/axis_reg.sv"] \
 [file normalize "${origin_dir}/hdl/pkg/axi_macros.svh"] \
 [file normalize "${origin_dir}/hdl/regs/axis_reg_array.sv"] \
 [file normalize "${origin_dir}/hdl/regs/axisr_reg.sv"] \
 [file normalize "${origin_dir}/hdl/regs/axisr_reg_array.sv"] \
 [file normalize "${origin_dir}/hdl/slave/cnfg_slave_avx.sv"] \
 [file normalize "${origin_dir}/hdl/regs/data_queue_credits_sink.sv"] \
 [file normalize "${origin_dir}/hdl/regs/data_queue_credits_src.sv"] \
 [file normalize "${origin_dir}/hdl/pkg/lynx_macros.svh"] \
 [file normalize "${origin_dir}/hdl/regs/dma_isr_req_queue.sv"] \
 [file normalize "${origin_dir}/hdl/regs/dma_req_queue.sv"] \
 [file normalize "${origin_dir}/hdl/util/fifo.sv"] \
 [file normalize "${origin_dir}/hdl/pkg/lynx_intf.sv"] \
 [file normalize "${origin_dir}/hdl/util/queue.sv"] \
 [file normalize "${origin_dir}/hdl/util/queue_stream.sv"] \
 [file normalize "${origin_dir}/hdl/regs/req_queue.sv"] \
 [file normalize "${origin_dir}/hdl/slave/static_slave.sv"] \
 [file normalize "${origin_dir}/hdl/util/tdp_ram_nc.sv"] \
 [file normalize "${origin_dir}/hdl/mmu/tlb_assign_isr.sv"] \
 [file normalize "${origin_dir}/hdl/mmu/tlb_credits_rd.sv"] \
 [file normalize "${origin_dir}/hdl/mmu/tlb_credits_wr.sv"] \
 [file normalize "${origin_dir}/hdl/mmu/tlb_fsm_rd.sv"] \
 [file normalize "${origin_dir}/hdl/mmu/tlb_fsm_wr.sv"] \
 [file normalize "${origin_dir}/hdl/mmu/tlb_idma_arb.sv"] \
 [file normalize "${origin_dir}/hdl/mmu/tlb_parser.sv"] \
 [file normalize "${origin_dir}/hdl/mmu/tlb_region_top.sv"] \
 [file normalize "${origin_dir}/hdl/slave/tlb_slave.sv"] \
 [file normalize "${origin_dir}/hdl/mmu/tlb_top.sv"] \
 [file normalize "${origin_dir}/hdl/regs/axi_reg.sv"] \
 [file normalize "${origin_dir}/hdl/regs/axi_reg_array.sv"] \
 [file normalize "${origin_dir}/hdl/regs/axil_decoupler.sv"] \
 [file normalize "${origin_dir}/hdl/regs/axil_reg.sv"] \
 [file normalize "${origin_dir}/hdl/regs/axis_decoupler.sv"] \
 [file normalize "${origin_dir}/hdl/mux/axis_mux_cdma.sv"] \
 [file normalize "${origin_dir}/hdl/mux/axis_mux_ddr_host.sv"] \
 [file normalize "${origin_dir}/hdl/mux/axis_mux_ddr_user.sv"] \
 [file normalize "${origin_dir}/hdl/mux/axis_mux_user_sink.sv"] \
 [file normalize "${origin_dir}/hdl/mux/axis_mux_user_src.sv"] \
 [file normalize "${origin_dir}/hdl/regs/axis_reg_array_rtl.sv"] \
 [file normalize "${origin_dir}/hdl/regs/axis_reg_rtl.sv"] \
 [file normalize "${origin_dir}/hdl/regs/axisr_decoupler.sv"] \
 [file normalize "${origin_dir}/hdl/slave/cnfg_slave.sv"] \
 [file normalize "${origin_dir}/hdl/regs/meta_decoupler.sv"] \
 [file normalize "${origin_dir}/hdl/regs/meta_reg.sv"] \
 [file normalize "${origin_dir}/hdl/regs/meta_reg_array.sv"] \
 [file normalize "${origin_dir}/hdl/util/queue_meta.sv"] \
 [file normalize "${origin_dir}/hdl/regs/req_decoupler.sv"] \
 [file normalize "${origin_dir}/hdl/regs/req_reg.sv"] \
 [file normalize "${origin_dir}/hdl/regs/req_reg_array.sv"] \
 [file normalize "${origin_dir}/hdl/regs/req_reg_array_rtl.sv"] \
 [file normalize "${origin_dir}/hdl/regs/req_reg_rtl.sv"] \
 [file normalize "${origin_dir}/hdl/mmu/tlb_arbiter.sv"] \
 [file normalize "${origin_dir}/hdl/mmu/tlb_arbiter_isr.sv"] \
 [file normalize "${origin_dir}/hdl/lynx_pkg.sv"]\
 [file normalize "${origin_dir}/hdl/cdma_unaglined/axi_dma.sv"]\
 [file normalize "${origin_dir}/hdl/cdma_unaglined/axi_dma_rd.sv"]\
 [file normalize "${origin_dir}/hdl/cdma_unaglined/axi_dma_wr.sv"]\
 [file normalize "${origin_dir}/hdl/config_0/controller.sv"]\
 [file normalize "${origin_dir}/hdl/config_0/design_user_logic_c0_0.sv" ]\
 [file normalize "${origin_dir}/hdl/wrappers/config_0/design_user_wrapper_c0_0.sv" ]\
 [file normalize "${origin_dir}/hdl/wrappers/dynamic_wrapper.sv" ]\
 [file normalize "${origin_dir}/hdl/config_0/linked_list_traversal_data_path.sv" ]\
 [file normalize "${origin_dir}/hdl/config_0/random_read_controller.sv" ]\
 [file normalize "${origin_dir}/hdl/config_0/receive_controller.sv" ]\
 [file normalize "${origin_dir}/hdl/config_0/simple_histogram.sv" ]\
 [file normalize "${origin_dir}/hdl/wrappers/top.sv" ]\
 [file normalize "${origin_dir}/hdl/config_0/random_read_data_path.sv" ]\
 [file normalize "${origin_dir}/hdl/ip/axil_register_slice_0/axil_register_slice_0.xci" ]\
 [file normalize "${origin_dir}/hdl/ip/axis_register_slice_req_96_0/axis_register_slice_req_96_0.xci" ]\
 [file normalize "${origin_dir}/hdl/ip/axis_register_slice_meta_32_0/axis_register_slice_meta_32_0.xci" ]\
 [file normalize "${origin_dir}/hdl/ip/axis_register_slice_meta_56_0/axis_register_slice_meta_56_0.xci" ]\
 [file normalize "${origin_dir}/hdl/ip/axis_register_slice_meta_256_0/axis_register_slice_meta_256_0.xci" ]\
 [file normalize "${origin_dir}/hdl/ip/axi_register_slice_0/axi_register_slice_0.xci" ]\
]
add_files -norecurse -fileset $obj $files

# Import local files from the original project
#set files [list \
 [file normalize "${origin_dir}/hdl/lynx_pkg.sv" ]\
 [file normalize "${origin_dir}/lynx.srcs/sources_1/imports/cdma_unaglined/axi_dma.sv"]\
 [file normalize "${origin_dir}/lynx.srcs/sources_1/imports/cdma_unaglined/axi_dma_rd.sv"]\
 [file normalize "${origin_dir}/lynx.srcs/sources_1/imports/cdma_unaglined/axi_dma_wr.sv"]\
 [file normalize "${origin_dir}/hdl/config_0/controller.sv" ]\
 [file normalize "${origin_dir}/hdl/config_0/design_user_logic_c0_0.sv" ]\
 [file normalize "${origin_dir}/hdl/wrappers/config_0/design_user_wrapper_c0_0.sv" ]\
 [file normalize "${origin_dir}/hdl/wrappers/dynamic_wrapper.sv" ]\
 [file normalize "${origin_dir}/hdl/config_0/linked_list_traversal_data_path.sv" ]\
 [file normalize "${origin_dir}/hdl/config_0/random_read_controller.sv" ]\
 [file normalize "${origin_dir}/hdl/config_0/receive_controller.sv" ]\
 [file normalize "${origin_dir}/hdl/config_0/simple_histogram.sv" ]\
 [file normalize "${origin_dir}/hdl/wrappers/top.sv" ]\
 [file normalize "${origin_dir}/hdl/config_0/random_read_data_path.sv" ]\
 [file normalize "${origin_dir}/lynx.srcs/sources_1/ip/axil_register_slice_0/axil_register_slice_0.xci" ]\
 [file normalize "${origin_dir}/lynx.srcs/sources_1/ip/axis_register_slice_req_96_0/axis_register_slice_req_96_0.xci" ]\
 [file normalize "${origin_dir}/lynx.srcs/sources_1/ip/axis_register_slice_meta_32_0/axis_register_slice_meta_32_0.xci" ]\
 [file normalize "${origin_dir}/lynx.srcs/sources_1/ip/axis_register_slice_meta_56_0/axis_register_slice_meta_56_0.xci" ]\
 [file normalize "${origin_dir}/lynx.srcs/sources_1/ip/axis_register_slice_meta_256_0/axis_register_slice_meta_256_0.xci" ]\
 [file normalize "${origin_dir}/lynx.srcs/sources_1/ip/axi_register_slice_0/axi_register_slice_0.xci" ]\
]
#set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/hdl/pkg/axi_intf.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/axis_reg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/pkg/axi_macros.svh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/axis_reg_array.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/axisr_reg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/axisr_reg_array.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/slave/cnfg_slave_avx.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/data_queue_credits_sink.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/data_queue_credits_src.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/pkg/lynx_macros.svh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/dma_isr_req_queue.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/dma_req_queue.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/util/fifo.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/pkg/lynx_intf.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/util/queue.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/util/queue_stream.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/req_queue.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/slave/static_slave.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/util/tdp_ram_nc.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mmu/tlb_assign_isr.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mmu/tlb_credits_rd.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mmu/tlb_credits_wr.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mmu/tlb_fsm_rd.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mmu/tlb_fsm_wr.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mmu/tlb_idma_arb.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mmu/tlb_parser.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mmu/tlb_region_top.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/slave/tlb_slave.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mmu/tlb_top.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/axi_reg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/axi_reg_array.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/axil_decoupler.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/axil_reg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/axis_decoupler.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mux/axis_mux_cdma.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mux/axis_mux_ddr_host.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mux/axis_mux_ddr_user.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mux/axis_mux_user_sink.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mux/axis_mux_user_src.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/axis_reg_array_rtl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/axis_reg_rtl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/axisr_decoupler.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/slave/cnfg_slave.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/meta_decoupler.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/meta_reg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/meta_reg_array.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/util/queue_meta.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/req_decoupler.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/req_reg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/req_reg_array.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/req_reg_array_rtl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/regs/req_reg_rtl.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mmu/tlb_arbiter.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/mmu/tlb_arbiter_isr.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset file properties for local files
set file "$origin_dir/hdl/lynx_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]] 
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/hdl/cdma_unaglined/axi_dma.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/cdma_unaglined/axi_dma_rd.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/cdma_unaglined/axi_dma_wr.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/config_0/controller.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/config_0/design_user_logic_c0_0.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/wrappers/config_0/design_user_wrapper_c0_0.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/wrappers/dynamic_wrapper.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/config_0/linked_list_traversal_data_path.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/config_0/random_read_controller.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/config_0/receive_controller.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/config_0/simple_histogram.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/wrappers/top.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/config_0/random_read_data_path.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/ip/axil_register_slice_0/axil_register_slice_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/ip/axis_register_slice_req_96_0/axis_register_slice_req_96_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/ip/axis_register_slice_meta_32_0/axis_register_slice_meta_32_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/ip/axis_register_slice_meta_56_0/axis_register_slice_meta_56_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/ip/axis_register_slice_meta_256_0/axis_register_slice_meta_256_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/ip/axi_register_slice_0/axi_register_slice_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "design_mode" -value "RTL" -objects $obj
set_property -name "edif_extra_search_paths" -value "" -objects $obj
set_property -name "elab_link_dcps" -value "1" -objects $obj
set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "lib_map_file" -value "" -objects $obj
set_property -name "loop_count" -value "1000" -objects $obj
set_property -name "name" -value "sources_1" -objects $obj
set_property -name "top" -value "top" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "verilog_version" -value "verilog_2001" -objects $obj
set_property -name "vhdl_version" -value "vhdl_2k" -objects $obj

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/ll_rd_req_switch/ll_rd_req_switch.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/ll_rd_req_switch/ll_rd_req_switch.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axisr_register_slice_2k_0/axisr_register_slice_2k_0.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axisr_register_slice_2k_0/axisr_register_slice_2k_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axisr_register_slice_1k_0/axisr_register_slice_1k_0.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axisr_register_slice_1k_0/axisr_register_slice_1k_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axisr_register_slice_512_0/axisr_register_slice_512_0.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axisr_register_slice_512_0/axisr_register_slice_512_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axis_data_fifo_2k/axis_data_fifo_2k.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axis_data_fifo_2k/axis_data_fifo_2k.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axis_data_fifo_1k/axis_data_fifo_1k.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axis_data_fifo_1k/axis_data_fifo_1k.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axis_data_fifo_512/axis_data_fifo_512.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axis_data_fifo_512/axis_data_fifo_512.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/dyn_crossbar_0/dyn_crossbar_0.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/dyn_crossbar_0/dyn_crossbar_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axis_data_fifo_req_96/axis_data_fifo_req_96.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axis_data_fifo_req_96/axis_data_fifo_req_96.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axis_interconnect_cnfg_req_arbiter/axis_interconnect_cnfg_req_arbiter.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axis_interconnect_cnfg_req_arbiter/axis_interconnect_cnfg_req_arbiter.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axis_data_fifo_req_96_used/axis_data_fifo_req_96_used.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axis_data_fifo_req_96_used/axis_data_fifo_req_96_used.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axis_register_slice_2k_0/axis_register_slice_2k_0.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axis_register_slice_2k_0/axis_register_slice_2k_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axis_register_slice_1k_0/axis_register_slice_1k_0.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axis_register_slice_1k_0/axis_register_slice_1k_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axis_register_slice_512_0/axis_register_slice_512_0.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axis_register_slice_512_0/axis_register_slice_512_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axis_data_fifo_req_128/axis_data_fifo_req_128.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axis_data_fifo_req_128/axis_data_fifo_req_128.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/hdl/ip/axis_card_host_mux/axis_card_host_mux.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "${origin_dir}/lynx/lynx.srcs/sources_1/ip/axis_card_host_mux/axis_card_host_mux.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/hdl/constraints/u280_ddr.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/hdl/constraints/u280_ddr.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/hdl/constraints/u280_net.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/hdl/constraints/u280_net.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/hdl/constraints/u280_pcie.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/hdl/constraints/u280_pcie.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/hdl/constraints/u280_base.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/hdl/constraints/u280_base.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/hdl/constraints/local.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir/hdl/constraints/local.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "constrs_type" -value "XDC" -objects $obj
set_property -name "name" -value "constrs_1" -objects $obj
set_property -name "target_constrs_file" -value "[get_files *constrs_1/local.xdc]" -objects $obj
set_property -name "target_ucf" -value "[get_files *constrs_1/local.xdc]" -objects $obj

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Import local files from the original project
set obj [get_filesets sim_1]
set files [list \
 [file normalize "${origin_dir}/hdl/qdma_sim/pcie_4_c_rp.v"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/sys_clk_gen.v"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/sys_clk_gen_ds.v"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/board_common.vh"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_cfg.v"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/pci_exp_expect_tasks.vh"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_com.v"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_rx.v"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/sample_tests.vh"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/tests.vh"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_tx.v"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/xilinx_pcie_uscale_rp.v"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/xp4c_usp_smsw_model_core_top.v"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/board.v"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/qdma_stm_c2h_stub.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/dsc_byp_h2c.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_tx_sriov.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/xil_sig2pipe.v"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/dsc_byp_c2h.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/qdma_stm_h2c_stub.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/user_control.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/qdma_lpbk.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/qdma_stm_lpbk.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/qdma_app.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/qdma_qsts.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/st_c2h.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/qdma_stm_defines.svh"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/st_h2c.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/qdma_ecc_enc.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/axi_st_module.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/xilinx_qdma_pcie_ep.sv"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/sample_tests_sriov.vh"]\
 [file normalize "${origin_dir}/hdl/qdma_sim/qdma_fifo_lut.sv"]\
]
#set imported_files [import_files -fileset sim_1 $files]
add_files -norecurse -fileset $obj $files

# Set 'sim_1' fileset file properties for local files
set file "${origin_dir}/hdl/qdma_sim/pcie_4_c_rp.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Eddie: Added to keep some notes
# Set 'sources_1' fileset file properties for local files
#set file "$origin_dir/hdl/lynx_pkg.sv"
#set file [file normalize $file]
#set file_obj [get_files -of_objects [get_filesets sources_1] [list "$file"]] 
#set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
#set_property -name "is_enabled" -value "1" -objects $file_obj
#set_property -name "is_global_include" -value "0" -objects $file_obj
#set_property -name "library" -value "xil_defaultlib" -objects $file_obj
####set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
###set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
#set_property -name "used_in_implementation" -value "1" -objects $file_obj
#set_property -name "used_in_simulation" -value "1" -objects $file_obj
#set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/sys_clk_gen.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/sys_clk_gen_ds.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/board_common.vh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_cfg.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/pci_exp_expect_tasks.vh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_com.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_rx.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/sample_tests.vh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/tests.vh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_tx.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/xilinx_pcie_uscale_rp.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/xp4c_usp_smsw_model_core_top.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/board.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/qdma_stm_c2h_stub.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/dsc_byp_h2c.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/usp_pci_exp_usrapp_tx_sriov.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/xil_sig2pipe.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/dsc_byp_c2h.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/qdma_stm_h2c_stub.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/user_control.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/qdma_lpbk.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/qdma_stm_lpbk.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/qdma_app.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/qdma_qsts.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/st_c2h.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/qdma_stm_defines.svh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/st_h2c.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/qdma_ecc_enc.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/axi_st_module.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/xilinx_qdma_pcie_ep.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/sample_tests_sriov.vh"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog Header" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "${origin_dir}/hdl/qdma_sim/qdma_fifo_lut.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "32bit" -value "0" -objects $obj
set_property -name "force_compile_glbl" -value "0" -objects $obj
set_property -name "generate_scripts_only" -value "0" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "incremental" -value "1" -objects $obj
set_property -name "name" -value "sim_1" -objects $obj
set_property -name "nl.cell" -value "" -objects $obj
set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
set_property -name "nl.mode" -value "funcsim" -objects $obj
set_property -name "nl.process_corner" -value "slow" -objects $obj
set_property -name "nl.rename_top" -value "" -objects $obj
set_property -name "nl.sdf_anno" -value "1" -objects $obj
set_property -name "nl.write_all_overrides" -value "0" -objects $obj
set_property -name "source_set" -value "sources_1" -objects $obj
set_property -name "systemc_include_dirs" -value "" -objects $obj
set_property -name "top" -value "board" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
set_property -name "transport_int_delay" -value "0" -objects $obj
set_property -name "transport_path_delay" -value "0" -objects $obj
set_property -name "unifast" -value "0" -objects $obj
set_property -name "vcs.compile.g++.more_options" -value "" -objects $obj
set_property -name "vcs.compile.gcc.more_options" -value "" -objects $obj
set_property -name "vcs.compile.load_glbl" -value "1" -objects $obj
set_property -name "vcs.compile.syscan.more_options" -value "" -objects $obj
set_property -name "vcs.compile.tcl.pre" -value "" -objects $obj
set_property -name "vcs.compile.vhdlan.more_options" -value "" -objects $obj
set_property -name "vcs.compile.vlogan.more_options" -value "-kdb" -objects $obj
set_property -name "vcs.elaborate.debug_pp" -value "1" -objects $obj
set_property -name "vcs.elaborate.vcs.more_options" -value "-kdb" -objects $obj
set_property -name "vcs.simulate.log_all_signals" -value "0" -objects $obj
set_property -name "vcs.simulate.runtime" -value "1000ns" -objects $obj
set_property -name "vcs.simulate.saif" -value "" -objects $obj
set_property -name "vcs.simulate.saif_scope" -value "" -objects $obj
set_property -name "vcs.simulate.tcl.post" -value "" -objects $obj
set_property -name "vcs.simulate.vcs.more_options" -value "-verdi" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Empty (no sources present)

# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]
set_property -name "name" -value "utils_1" -objects $obj


# Adding sources referenced in BDs, if not already added


# Proc to create BD design_static
proc cr_bd_design_static { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name design_static

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:util_vector_logic:2.0\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:xlslice:1.0\
  xilinx.com:ip:axi_bram_ctrl:4.1\
  xilinx.com:ip:blk_mem_gen:8.4\
  xilinx.com:ip:axi_gpio:2.0\
  xilinx.com:ip:axi_uartlite:2.0\
  user.org:user:coyote_qdma_tkeep_calc:1.0\
  user.org:user:device_pt_walker:1.0\
  xilinx.com:ip:mdm:3.2\
  xilinx.com:ip:microblaze:11.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:qdma:4.0\
  user.org:user:qdma_descriptor_mux:1.0\
  user.org:user:tlb_writer:1.0\
  user.org:user:translation_generator:1.0\
  xilinx.com:ip:util_ds_buf:2.1\
  user.org:user:vm_agent_qdma_data_demux:1.0\
  xilinx.com:ip:lmb_bram_if_cntlr:4.0\
  xilinx.com:ip:lmb_v10:3.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: microblaze_0_local_memory
proc create_hier_cell_microblaze_0_local_memory { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_0_local_memory() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB

  create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB


  # Create pins
  create_bd_pin -dir I -type clk LMB_Clk
  create_bd_pin -dir I -type rst SYS_Rst

  # Create instance: dlmb_bram_if_cntlr, and set properties
  set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
 ] $dlmb_bram_if_cntlr

  # Create instance: dlmb_v10, and set properties
  set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]

  # Create instance: ilmb_bram_if_cntlr, and set properties
  set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
  set_property -dict [ list \
   CONFIG.C_ECC {0} \
 ] $ilmb_bram_if_cntlr

  # Create instance: ilmb_v10, and set properties
  set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]

  # Create instance: lmb_bram, and set properties
  set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
  set_property -dict [ list \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.use_bram_block {BRAM_Controller} \
 ] $lmb_bram

  # Create interface connections
  connect_bd_intf_net -intf_net microblaze_0_dlmb [get_bd_intf_pins DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
  connect_bd_intf_net -intf_net microblaze_0_ilmb [get_bd_intf_pins ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]
  connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]
  connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]

  # Create port connections
  connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]
  connect_bd_net -net microblaze_0_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set UART_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 UART_0 ]

  set axi_cnfg [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 axi_cnfg ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {64} \
   CONFIG.DATA_WIDTH {64} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $axi_cnfg

  set axi_ctrl_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 axi_ctrl_0 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {64} \
   CONFIG.DATA_WIDTH {64} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $axi_ctrl_0

  set axi_ddr_in_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 axi_ddr_in_0 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {64} \
   CONFIG.ARUSER_WIDTH {55} \
   CONFIG.AWUSER_WIDTH {55} \
   CONFIG.BUSER_WIDTH {0} \
   CONFIG.DATA_WIDTH {512} \
   CONFIG.FREQ_HZ {250000000} \
   CONFIG.HAS_BRESP {1} \
   CONFIG.HAS_BURST {1} \
   CONFIG.HAS_CACHE {1} \
   CONFIG.HAS_LOCK {1} \
   CONFIG.HAS_PROT {1} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {1} \
   CONFIG.HAS_RRESP {1} \
   CONFIG.HAS_WSTRB {1} \
   CONFIG.ID_WIDTH {2} \
   CONFIG.MAX_BURST_LENGTH {256} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_READ_THREADS {8} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_THREADS {8} \
   CONFIG.PROTOCOL {AXI4} \
   CONFIG.READ_WRITE_MODE {READ_WRITE} \
   CONFIG.RUSER_BITS_PER_BYTE {0} \
   CONFIG.RUSER_WIDTH {0} \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.WUSER_BITS_PER_BYTE {0} \
   CONFIG.WUSER_WIDTH {0} \
   ] $axi_ddr_in_0

  set axi_ddr_in_1 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 axi_ddr_in_1 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {64} \
   CONFIG.ARUSER_WIDTH {55} \
   CONFIG.AWUSER_WIDTH {55} \
   CONFIG.BUSER_WIDTH {0} \
   CONFIG.DATA_WIDTH {512} \
   CONFIG.FREQ_HZ {250000000} \
   CONFIG.HAS_BRESP {1} \
   CONFIG.HAS_BURST {1} \
   CONFIG.HAS_CACHE {1} \
   CONFIG.HAS_LOCK {1} \
   CONFIG.HAS_PROT {1} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {1} \
   CONFIG.HAS_RRESP {1} \
   CONFIG.HAS_WSTRB {1} \
   CONFIG.ID_WIDTH {2} \
   CONFIG.MAX_BURST_LENGTH {256} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_READ_THREADS {8} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_THREADS {8} \
   CONFIG.PROTOCOL {AXI4} \
   CONFIG.READ_WRITE_MODE {READ_WRITE} \
   CONFIG.RUSER_BITS_PER_BYTE {0} \
   CONFIG.RUSER_WIDTH {0} \
   CONFIG.SUPPORTS_NARROW_BURST {1} \
   CONFIG.WUSER_BITS_PER_BYTE {0} \
   CONFIG.WUSER_WIDTH {0} \
   ] $axi_ddr_in_1

  set axim_ctrl_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 axim_ctrl_0 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {64} \
   CONFIG.DATA_WIDTH {256} \
   CONFIG.HAS_BRESP {1} \
   CONFIG.HAS_BURST {1} \
   CONFIG.HAS_CACHE {1} \
   CONFIG.HAS_LOCK {1} \
   CONFIG.HAS_PROT {1} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.HAS_RRESP {1} \
   CONFIG.HAS_WSTRB {1} \
   CONFIG.NUM_READ_OUTSTANDING {8} \
   CONFIG.NUM_WRITE_OUTSTANDING {8} \
   CONFIG.PROTOCOL {AXI4} \
   CONFIG.READ_WRITE_MODE {READ_WRITE} \
   ] $axim_ctrl_0

  set c2h_byp_in_st_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_eqdma:c2h_byp_in_st_rtl:1.0 c2h_byp_in_st_0 ]

  set pcie_clk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 pcie_clk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {100000000} \
   ] $pcie_clk

  set pcie_ext_pipe_ep_usp_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:pcie_ext_pipe_rtl:1.0 pcie_ext_pipe_ep_usp_0 ]

  set pcie_x16 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:pcie_7x_mgt_rtl:1.0 pcie_x16 ]

  set s_axis_c2h_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_eqdma:s_axis_c2h_rtl:1.0 s_axis_c2h_0 ]

  set s_axis_c2h_cmpt_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_eqdma:s_axis_c2h_cmpt_rtl:1.0 s_axis_c2h_cmpt_0 ]

  set sysclk0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sysclk0 ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {100000000} \
   ] $sysclk0


  # Create ports
  set aclk [ create_bd_port -dir O -type clk aclk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {axi_cnfg:axi_ctrl_0:axim_ctrl_0} \
   CONFIG.ASSOCIATED_RESET {aresetn} \
 ] $aclk
  set aresetn [ create_bd_port -dir O -from 0 -to 0 -type rst aresetn ]
  set axis_dyn_out_1_tdata [ create_bd_port -dir O -from 511 -to 0 axis_dyn_out_1_tdata ]
  set axis_dyn_out_1_tkeep [ create_bd_port -dir O -from 63 -to 0 axis_dyn_out_1_tkeep ]
  set axis_dyn_out_1_tlast [ create_bd_port -dir O axis_dyn_out_1_tlast ]
  set axis_dyn_out_1_tready [ create_bd_port -dir I axis_dyn_out_1_tready ]
  set axis_dyn_out_1_tvalid [ create_bd_port -dir O axis_dyn_out_1_tvalid ]
  set axis_dyn_out_tdata [ create_bd_port -dir O -from 511 -to 0 axis_dyn_out_tdata ]
  set axis_dyn_out_tkeep [ create_bd_port -dir O -from 63 -to 0 axis_dyn_out_tkeep ]
  set axis_dyn_out_tlast [ create_bd_port -dir O axis_dyn_out_tlast ]
  set axis_dyn_out_tready [ create_bd_port -dir I axis_dyn_out_tready ]
  set axis_dyn_out_tvalid [ create_bd_port -dir O axis_dyn_out_tvalid ]
  set coyote_dsc_bypass_h2c_0_dsc_byp_at_0 [ create_bd_port -dir I -from 1 -to 0 coyote_dsc_bypass_h2c_0_dsc_byp_at_0 ]
  set coyote_dsc_bypass_h2c_0_dsc_byp_ctl_0 [ create_bd_port -dir I -from 15 -to 0 coyote_dsc_bypass_h2c_0_dsc_byp_ctl_0 ]
  set coyote_dsc_bypass_h2c_0_dsc_byp_dst_addr_0 [ create_bd_port -dir I -from 63 -to 0 coyote_dsc_bypass_h2c_0_dsc_byp_dst_addr_0 ]
  set coyote_dsc_bypass_h2c_0_dsc_byp_len_0 [ create_bd_port -dir I -from 27 -to 0 coyote_dsc_bypass_h2c_0_dsc_byp_len_0 ]
  set coyote_dsc_bypass_h2c_0_dsc_byp_load_0 [ create_bd_port -dir I coyote_dsc_bypass_h2c_0_dsc_byp_load_0 ]
  set coyote_dsc_bypass_h2c_0_dsc_byp_ready_0 [ create_bd_port -dir O coyote_dsc_bypass_h2c_0_dsc_byp_ready_0 ]
  set coyote_dsc_bypass_h2c_0_dsc_byp_src_addr_0 [ create_bd_port -dir I -from 63 -to 0 coyote_dsc_bypass_h2c_0_dsc_byp_src_addr_0 ]
  set coyote_dsc_bypass_h2c_1_dsc_byp_at_0 [ create_bd_port -dir I -from 1 -to 0 coyote_dsc_bypass_h2c_1_dsc_byp_at_0 ]
  set coyote_dsc_bypass_h2c_1_dsc_byp_ctl_0 [ create_bd_port -dir I -from 15 -to 0 coyote_dsc_bypass_h2c_1_dsc_byp_ctl_0 ]
  set coyote_dsc_bypass_h2c_1_dsc_byp_dst_addr_0 [ create_bd_port -dir I -from 63 -to 0 coyote_dsc_bypass_h2c_1_dsc_byp_dst_addr_0 ]
  set coyote_dsc_bypass_h2c_1_dsc_byp_len_0 [ create_bd_port -dir I -from 27 -to 0 coyote_dsc_bypass_h2c_1_dsc_byp_len_0 ]
  set coyote_dsc_bypass_h2c_1_dsc_byp_load_0 [ create_bd_port -dir I coyote_dsc_bypass_h2c_1_dsc_byp_load_0 ]
  set coyote_dsc_bypass_h2c_1_dsc_byp_ready_0 [ create_bd_port -dir O coyote_dsc_bypass_h2c_1_dsc_byp_ready_0 ]
  set coyote_dsc_bypass_h2c_1_dsc_byp_src_addr_0 [ create_bd_port -dir I -from 63 -to 0 coyote_dsc_bypass_h2c_1_dsc_byp_src_addr_0 ]
  set perst_n [ create_bd_port -dir I -type rst perst_n ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_LOW} \
 ] $perst_n
  set reset_0 [ create_bd_port -dir I -type rst reset_0 ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $reset_0
  set usr_irq_0_ack [ create_bd_port -dir O -from 0 -to 0 usr_irq_0_ack ]
  set usr_irq_0_fail [ create_bd_port -dir O usr_irq_0_fail ]
  set usr_irq_0_fnc [ create_bd_port -dir I -from 7 -to 0 usr_irq_0_fnc ]
  set usr_irq_0_valid [ create_bd_port -dir I -type intr usr_irq_0_valid ]
  set usr_irq_0_vec [ create_bd_port -dir I -from 10 -to 0 usr_irq_0_vec ]

  # Create instance: IRQ_AND_NOT_ATS_AND_NOT_PT, and set properties
  set IRQ_AND_NOT_ATS_AND_NOT_PT [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 IRQ_AND_NOT_ATS_AND_NOT_PT ]
  set_property -dict [ list \
   CONFIG.C_SIZE {1} \
 ] $IRQ_AND_NOT_ATS_AND_NOT_PT

  # Create instance: IRQ_AND_NOT_PT, and set properties
  set IRQ_AND_NOT_PT [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 IRQ_AND_NOT_PT ]
  set_property -dict [ list \
   CONFIG.C_SIZE {1} \
 ] $IRQ_AND_NOT_PT

  # Create instance: L4_PT_BASE_CONSTANT, and set properties
  set L4_PT_BASE_CONSTANT [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 L4_PT_BASE_CONSTANT ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {64} \
 ] $L4_PT_BASE_CONSTANT

  # Create instance: NOT_ATS, and set properties
  set NOT_ATS [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 NOT_ATS ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {not} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_notgate.png} \
 ] $NOT_ATS

  # Create instance: NOT_PT, and set properties
  set NOT_PT [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 NOT_PT ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {not} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_notgate.png} \
 ] $NOT_PT

  # Create instance: PT_BASE_ADDR_CONSTANT, and set properties
  set PT_BASE_ADDR_CONSTANT [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 PT_BASE_ADDR_CONSTANT ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {536870912} \
   CONFIG.CONST_WIDTH {64} \
 ] $PT_BASE_ADDR_CONSTANT

  # Create instance: USR_IRQ_OR, and set properties
  set USR_IRQ_OR [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 USR_IRQ_OR ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {or} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_orgate.png} \
 ] $USR_IRQ_OR

  # Create instance: ats_slice, and set properties
  set ats_slice [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 ats_slice ]
  set_property -dict [ list \
   CONFIG.DIN_WIDTH {3} \
 ] $ats_slice

  # Create instance: axi_bram_ctrl_0, and set properties
  set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 ]
  set_property -dict [ list \
   CONFIG.DATA_WIDTH {512} \
   CONFIG.ECC_TYPE {0} \
 ] $axi_bram_ctrl_0

  # Create instance: axi_bram_ctrl_0_bram, and set properties
  set axi_bram_ctrl_0_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 axi_bram_ctrl_0_bram ]
  set_property -dict [ list \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
 ] $axi_bram_ctrl_0_bram

  # Create instance: axi_gpio_0, and set properties
  set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
  set_property -dict [ list \
   CONFIG.C_ALL_OUTPUTS {1} \
   CONFIG.C_GPIO_WIDTH {3} \
 ] $axi_gpio_0

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
  set_property -dict [ list \
   CONFIG.M00_HAS_REGSLICE {4} \
   CONFIG.M01_HAS_REGSLICE {4} \
   CONFIG.M02_HAS_REGSLICE {4} \
   CONFIG.NUM_MI {4} \
   CONFIG.NUM_SI {5} \
   CONFIG.S00_HAS_DATA_FIFO {2} \
   CONFIG.S01_HAS_DATA_FIFO {2} \
   CONFIG.S02_HAS_DATA_FIFO {2} \
   CONFIG.S03_HAS_DATA_FIFO {2} \
   CONFIG.S04_HAS_DATA_FIFO {2} \
   CONFIG.S05_HAS_DATA_FIFO {2} \
   CONFIG.STRATEGY {2} \
 ] $axi_interconnect_0

  # Create instance: axi_interconnect_1, and set properties
  set axi_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_1 ]
  set_property -dict [ list \
   CONFIG.NUM_MI {4} \
 ] $axi_interconnect_1

  # Create instance: axi_interconnect_2, and set properties
  set axi_interconnect_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_2 ]
  set_property -dict [ list \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {4} \
 ] $axi_interconnect_2

  # Create instance: axi_uartlite_0, and set properties
  set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]
  set_property -dict [ list \
   CONFIG.C_BAUDRATE {115200} \
   CONFIG.C_S_AXI_ACLK_FREQ_HZ {250000000} \
   CONFIG.UARTLITE_BOARD_INTERFACE {rs232_uart} \
 ] $axi_uartlite_0

  # Create instance: c2h_byp_out_rdy_const, and set properties
  set c2h_byp_out_rdy_const [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 c2h_byp_out_rdy_const ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $c2h_byp_out_rdy_const

  # Create instance: cache_overlap_slice, and set properties
  set cache_overlap_slice [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 cache_overlap_slice ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {1} \
   CONFIG.DIN_TO {1} \
   CONFIG.DIN_WIDTH {3} \
   CONFIG.DOUT_WIDTH {1} \
 ] $cache_overlap_slice

  # Create instance: coyote_qdma_tkeep_ca_0, and set properties
  set coyote_qdma_tkeep_ca_0 [ create_bd_cell -type ip -vlnv user.org:user:coyote_qdma_tkeep_calc:1.0 coyote_qdma_tkeep_ca_0 ]

  # Create instance: coyote_qdma_tkeep_ca_1, and set properties
  set coyote_qdma_tkeep_ca_1 [ create_bd_cell -type ip -vlnv user.org:user:coyote_qdma_tkeep_calc:1.0 coyote_qdma_tkeep_ca_1 ]

  # Create instance: descriptor_mux_waddr_tie_off, and set properties
  set descriptor_mux_waddr_tie_off [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 descriptor_mux_waddr_tie_off ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {64} \
 ] $descriptor_mux_waddr_tie_off

  # Create instance: device_pt_slice, and set properties
  set device_pt_slice [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 device_pt_slice ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {2} \
   CONFIG.DIN_TO {2} \
   CONFIG.DIN_WIDTH {3} \
   CONFIG.DOUT_WIDTH {1} \
 ] $device_pt_slice

  # Create instance: device_pt_walker_0, and set properties
  set device_pt_walker_0 [ create_bd_cell -type ip -vlnv user.org:user:device_pt_walker:1.0 device_pt_walker_0 ]

  # Create instance: h2c_byp_out_rdy_const, and set properties
  set h2c_byp_out_rdy_const [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 h2c_byp_out_rdy_const ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $h2c_byp_out_rdy_const

  # Create instance: mdm_1, and set properties
  set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]

  # Create instance: microblaze_0, and set properties
  set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 ]
  set_property -dict [ list \
   CONFIG.C_ADDR_SIZE {64} \
   CONFIG.C_ADDR_TAG_BITS {0} \
   CONFIG.C_DATA_SIZE {64} \
   CONFIG.C_DCACHE_ADDR_TAG {0} \
   CONFIG.C_DEBUG_ENABLED {1} \
   CONFIG.C_D_AXI {1} \
   CONFIG.C_D_LMB {1} \
   CONFIG.C_I_LMB {1} \
 ] $microblaze_0

  # Create instance: microblaze_0_local_memory
  create_hier_cell_microblaze_0_local_memory [current_bd_instance .] microblaze_0_local_memory

  # Create instance: proc_sys_reset_1, and set properties
  set proc_sys_reset_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1 ]

  # Create instance: qdma_0, and set properties
  set qdma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:qdma:4.0 qdma_0 ]
  set_property -dict [ list \
   CONFIG.axilite_master_en {false} \
   CONFIG.axist_bypass_en {true} \
   CONFIG.axisten_if_enable_msg_route {3FFFF} \
   CONFIG.csr_axilite_slave {true} \
   CONFIG.dma_intf_sel_qdma {AXI_Stream_with_Completion} \
   CONFIG.dsc_byp_mode {Descriptor_bypass_and_internal} \
   CONFIG.en_axi_mm_qdma {false} \
   CONFIG.enable_at_ports {true} \
   CONFIG.mode_selection {Advanced} \
   CONFIG.pf0_ats_enabled {true} \
   CONFIG.pf0_bar2_prefetchable_qdma {true} \
   CONFIG.pf0_bar2_scale_qdma {Gigabytes} \
   CONFIG.pf0_bar2_size_qdma {1} \
   CONFIG.pf0_bar2_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf0_base_class_menu_qdma {Simple_communication_controllers} \
   CONFIG.pf0_class_code_base_qdma {07} \
   CONFIG.pf0_class_code_interface_qdma {01} \
   CONFIG.pf0_class_code_qdma {070001} \
   CONFIG.pf0_class_code_sub_qdma {00} \
   CONFIG.pf0_sub_class_interface_menu_qdma {16450_compatible_serial_controller} \
   CONFIG.pf1_bar2_prefetchable_qdma {true} \
   CONFIG.pf1_bar2_scale_qdma {Gigabytes} \
   CONFIG.pf1_bar2_size_qdma {1} \
   CONFIG.pf1_bar2_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf2_bar2_prefetchable_qdma {true} \
   CONFIG.pf2_bar2_scale_qdma {Gigabytes} \
   CONFIG.pf2_bar2_size_qdma {1} \
   CONFIG.pf2_bar2_type_qdma {AXI_Bridge_Master} \
   CONFIG.pf3_bar2_prefetchable_qdma {true} \
   CONFIG.pf3_bar2_scale_qdma {Gigabytes} \
   CONFIG.pf3_bar2_size_qdma {1} \
   CONFIG.pf3_bar2_type_qdma {AXI_Bridge_Master} \
   CONFIG.pipe_sim {true} \
   CONFIG.testname {st} \
   CONFIG.xlnx_ref_board {AU280} \
 ] $qdma_0

  # Create instance: qdma_descriptor_mux_0, and set properties
  set qdma_descriptor_mux_0 [ create_bd_cell -type ip -vlnv user.org:user:qdma_descriptor_mux:1.0 qdma_descriptor_mux_0 ]

  # Create instance: tlb_writer_0, and set properties
  set tlb_writer_0 [ create_bd_cell -type ip -vlnv user.org:user:tlb_writer:1.0 tlb_writer_0 ]

  # Create instance: tm_dsc_sts_rdy_const, and set properties
  set tm_dsc_sts_rdy_const [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 tm_dsc_sts_rdy_const ]

  # Create instance: translation_generator_0, and set properties
  set translation_generator_0 [ create_bd_cell -type ip -vlnv user.org:user:translation_generator:1.0 translation_generator_0 ]

  # Create instance: usr_irq_tie_off, and set properties
  set usr_irq_tie_off [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 usr_irq_tie_off ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $usr_irq_tie_off

  # Create instance: util_ds_buf, and set properties
  set util_ds_buf [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 util_ds_buf ]
  set_property -dict [ list \
   CONFIG.C_BUF_TYPE {IBUFDSGTE} \
 ] $util_ds_buf

  # Create instance: vaddr_valid_rdy_AND, and set properties
  set vaddr_valid_rdy_AND [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 vaddr_valid_rdy_AND ]
  set_property -dict [ list \
   CONFIG.C_SIZE {1} \
 ] $vaddr_valid_rdy_AND

  # Create instance: vm_agent_qdma_data_d_0, and set properties
  set vm_agent_qdma_data_d_0 [ create_bd_cell -type ip -vlnv user.org:user:vm_agent_qdma_data_demux:1.0 vm_agent_qdma_data_d_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins axi_interconnect_1/S00_AXI] [get_bd_intf_pins microblaze_0/M_AXI_DP]
  connect_bd_intf_net -intf_net S02_AXI_0_1 [get_bd_intf_ports axi_ddr_in_0] [get_bd_intf_pins axi_interconnect_2/S02_AXI]
  connect_bd_intf_net -intf_net S03_AXI_0_1 [get_bd_intf_ports axi_ddr_in_1] [get_bd_intf_pins axi_interconnect_2/S03_AXI]
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTA]
  connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTB [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB] [get_bd_intf_pins axi_bram_ctrl_0_bram/BRAM_PORTB]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_ports axi_cnfg] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_ports axi_ctrl_0] [get_bd_intf_pins axi_interconnect_0/M01_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M02_AXI [get_bd_intf_ports axim_ctrl_0] [get_bd_intf_pins axi_interconnect_0/M02_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_0_M03_AXI [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_pins axi_interconnect_2/S01_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_1_M00_AXI [get_bd_intf_pins axi_interconnect_1/M00_AXI] [get_bd_intf_pins axi_uartlite_0/S_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_1_M01_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins axi_interconnect_1/M01_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_1_M02_AXI [get_bd_intf_pins axi_interconnect_0/S01_AXI] [get_bd_intf_pins axi_interconnect_1/M02_AXI]
  connect_bd_intf_net -intf_net axi_interconnect_1_M03_AXI [get_bd_intf_pins axi_interconnect_1/M03_AXI] [get_bd_intf_pins qdma_0/S_AXI_LITE_CSR]
  connect_bd_intf_net -intf_net axi_interconnect_2_M00_AXI [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] [get_bd_intf_pins axi_interconnect_2/M00_AXI]
  connect_bd_intf_net -intf_net axi_uartlite_0_UART [get_bd_intf_ports UART_0] [get_bd_intf_pins axi_uartlite_0/UART]
  connect_bd_intf_net -intf_net c2h_byp_in_st_0_1 [get_bd_intf_ports c2h_byp_in_st_0] [get_bd_intf_pins qdma_0/c2h_byp_in_st]
  connect_bd_intf_net -intf_net device_pt_walker_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/S04_AXI] [get_bd_intf_pins device_pt_walker_0/M00_AXI]
  connect_bd_intf_net -intf_net device_pt_walker_0_M01_AXI [get_bd_intf_pins axi_interconnect_2/S00_AXI] [get_bd_intf_pins device_pt_walker_0/M01_AXI]
  connect_bd_intf_net -intf_net diff_clock_rtl_0_1 [get_bd_intf_ports pcie_clk] [get_bd_intf_pins util_ds_buf/CLK_IN_D]
  connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]
  connect_bd_intf_net -intf_net microblaze_0_dlmb_1 [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]
  connect_bd_intf_net -intf_net microblaze_0_ilmb_1 [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]
  connect_bd_intf_net -intf_net pcie_ext_pipe_ep_usp_0_1 [get_bd_intf_ports pcie_ext_pipe_ep_usp_0] [get_bd_intf_pins qdma_0/pcie_ext_pipe_ep_usp]
  connect_bd_intf_net -intf_net qdma_0_M_AXI_BRIDGE [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins qdma_0/M_AXI_BRIDGE]
  connect_bd_intf_net -intf_net qdma_0_pcie_mgt [get_bd_intf_ports pcie_x16] [get_bd_intf_pins qdma_0/pcie_mgt]
  connect_bd_intf_net -intf_net s_axis_c2h_0_1 [get_bd_intf_ports s_axis_c2h_0] [get_bd_intf_pins qdma_0/s_axis_c2h]
  connect_bd_intf_net -intf_net s_axis_c2h_cmpt_0_1 [get_bd_intf_ports s_axis_c2h_cmpt_0] [get_bd_intf_pins qdma_0/s_axis_c2h_cmpt]
  connect_bd_intf_net -intf_net tlb_writer_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/S03_AXI] [get_bd_intf_pins tlb_writer_0/M00_AXI]
  connect_bd_intf_net -intf_net translation_generator_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/S02_AXI] [get_bd_intf_pins translation_generator_0/M00_AXI]

  # Create port connections
  connect_bd_net -net ATS_NOT_Res [get_bd_pins IRQ_AND_NOT_ATS_AND_NOT_PT/Op1] [get_bd_pins NOT_ATS/Res]
  connect_bd_net -net IRQ_AND_NOT_ATS_AND_NOT_PT_Res [get_bd_pins IRQ_AND_NOT_ATS_AND_NOT_PT/Res] [get_bd_pins USR_IRQ_OR/Op2]
  connect_bd_net -net IRQ_AND_NOT_PT_Res [get_bd_pins IRQ_AND_NOT_ATS_AND_NOT_PT/Op2] [get_bd_pins IRQ_AND_NOT_PT/Res]
  connect_bd_net -net L4_PT_BASE_CONSTANT_dout [get_bd_pins L4_PT_BASE_CONSTANT/dout] [get_bd_pins device_pt_walker_0/l4_pt_addr]
  connect_bd_net -net NOT_PT_Res [get_bd_pins IRQ_AND_NOT_PT/Op2] [get_bd_pins NOT_PT/Res]
  connect_bd_net -net PT_BASE_ADDR_CONSTANT_dout [get_bd_pins PT_BASE_ADDR_CONSTANT/dout] [get_bd_pins device_pt_walker_0/pt_addr]
  connect_bd_net -net axi_gpio_0_gpio_io_o [get_bd_pins NOT_ATS/Op1] [get_bd_pins ats_slice/Dout] [get_bd_pins translation_generator_0/ats]
  connect_bd_net -net axi_gpio_0_gpio_io_o1 [get_bd_pins ats_slice/Din] [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins cache_overlap_slice/Din] [get_bd_pins device_pt_slice/Din]
  connect_bd_net -net axis_dyn_out_1_tready_1 [get_bd_ports axis_dyn_out_1_tready] [get_bd_pins vm_agent_qdma_data_d_0/coyote_isr_axis_h2c_tready]
  connect_bd_net -net axis_dyn_out_tready_1 [get_bd_ports axis_dyn_out_tready] [get_bd_pins vm_agent_qdma_data_d_0/coyote_axis_h2c_tready]
  connect_bd_net -net coyote_dsc_bypass_h2c_0_dsc_byp_at_0_1 [get_bd_ports coyote_dsc_bypass_h2c_0_dsc_byp_at_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_0_dsc_byp_at]
  connect_bd_net -net coyote_dsc_bypass_h2c_0_dsc_byp_ctl_0_1 [get_bd_ports coyote_dsc_bypass_h2c_0_dsc_byp_ctl_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_0_dsc_byp_ctl]
  connect_bd_net -net coyote_dsc_bypass_h2c_0_dsc_byp_dst_addr_0_1 [get_bd_ports coyote_dsc_bypass_h2c_0_dsc_byp_dst_addr_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_0_dsc_byp_dst_addr]
  connect_bd_net -net coyote_dsc_bypass_h2c_0_dsc_byp_len_0_1 [get_bd_ports coyote_dsc_bypass_h2c_0_dsc_byp_len_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_0_dsc_byp_len]
  connect_bd_net -net coyote_dsc_bypass_h2c_0_dsc_byp_load_0_1 [get_bd_ports coyote_dsc_bypass_h2c_0_dsc_byp_load_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_0_dsc_byp_load]
  connect_bd_net -net coyote_dsc_bypass_h2c_0_dsc_byp_src_addr_0_1 [get_bd_ports coyote_dsc_bypass_h2c_0_dsc_byp_src_addr_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_0_dsc_byp_src_addr]
  connect_bd_net -net coyote_dsc_bypass_h2c_1_dsc_byp_at_0_1 [get_bd_ports coyote_dsc_bypass_h2c_1_dsc_byp_at_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_1_dsc_byp_at]
  connect_bd_net -net coyote_dsc_bypass_h2c_1_dsc_byp_ctl_0_1 [get_bd_ports coyote_dsc_bypass_h2c_1_dsc_byp_ctl_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_1_dsc_byp_ctl]
  connect_bd_net -net coyote_dsc_bypass_h2c_1_dsc_byp_dst_addr_0_1 [get_bd_ports coyote_dsc_bypass_h2c_1_dsc_byp_dst_addr_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_1_dsc_byp_dst_addr]
  connect_bd_net -net coyote_dsc_bypass_h2c_1_dsc_byp_len_0_1 [get_bd_ports coyote_dsc_bypass_h2c_1_dsc_byp_len_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_1_dsc_byp_len]
  connect_bd_net -net coyote_dsc_bypass_h2c_1_dsc_byp_load_0_1 [get_bd_ports coyote_dsc_bypass_h2c_1_dsc_byp_load_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_1_dsc_byp_load]
  connect_bd_net -net coyote_dsc_bypass_h2c_1_dsc_byp_src_addr_0_1 [get_bd_ports coyote_dsc_bypass_h2c_1_dsc_byp_src_addr_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_1_dsc_byp_src_addr]
  connect_bd_net -net coyote_qdma_tkeep_ca_0_coyote_tkeep [get_bd_ports axis_dyn_out_tkeep] [get_bd_pins coyote_qdma_tkeep_ca_0/coyote_tkeep]
  connect_bd_net -net coyote_qdma_tkeep_ca_1_coyote_tkeep [get_bd_ports axis_dyn_out_1_tkeep] [get_bd_pins coyote_qdma_tkeep_ca_1/coyote_tkeep]
  connect_bd_net -net descriptor_mux_waddr_tie_off_dout [get_bd_pins descriptor_mux_waddr_tie_off/dout] [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_waddr]
  connect_bd_net -net device_pt_slice_Dout [get_bd_pins NOT_PT/Op1] [get_bd_pins device_pt_slice/Dout] [get_bd_pins device_pt_walker_0/device_pt]
  connect_bd_net -net device_pt_walker_0_page_fault [get_bd_pins USR_IRQ_OR/Op1] [get_bd_pins device_pt_walker_0/page_fault]
  connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mdm_1/Debug_SYS_Rst] [get_bd_pins proc_sys_reset_1/mb_debug_sys_rst]
  connect_bd_net -net microblaze_0_Clk [get_bd_ports aclk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/M02_ACLK] [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_interconnect_0/S04_ACLK] [get_bd_pins axi_interconnect_1/ACLK] [get_bd_pins axi_interconnect_1/M00_ACLK] [get_bd_pins axi_interconnect_1/M01_ACLK] [get_bd_pins axi_interconnect_1/M02_ACLK] [get_bd_pins axi_interconnect_1/M03_ACLK] [get_bd_pins axi_interconnect_1/S00_ACLK] [get_bd_pins axi_interconnect_2/ACLK] [get_bd_pins axi_interconnect_2/M00_ACLK] [get_bd_pins axi_interconnect_2/S00_ACLK] [get_bd_pins axi_interconnect_2/S01_ACLK] [get_bd_pins axi_interconnect_2/S02_ACLK] [get_bd_pins axi_interconnect_2/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins device_pt_walker_0/clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_local_memory/LMB_Clk] [get_bd_pins proc_sys_reset_1/slowest_sync_clk] [get_bd_pins qdma_0/axi_aclk] [get_bd_pins qdma_descriptor_mux_0/aclk] [get_bd_pins tlb_writer_0/clk] [get_bd_pins translation_generator_0/clk] [get_bd_pins vm_agent_qdma_data_d_0/aclk]
  connect_bd_net -net proc_sys_reset_1_bus_struct_reset [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins proc_sys_reset_1/bus_struct_reset]
  connect_bd_net -net proc_sys_reset_1_mb_reset [get_bd_pins microblaze_0/Reset] [get_bd_pins proc_sys_reset_1/mb_reset]
  connect_bd_net -net proc_sys_reset_1_peripheral_aresetn [get_bd_ports aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
  connect_bd_net -net qdma_0_axi_aresetn [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_interconnect_1/ARESETN] [get_bd_pins axi_interconnect_1/M00_ARESETN] [get_bd_pins axi_interconnect_1/M01_ARESETN] [get_bd_pins axi_interconnect_1/M02_ARESETN] [get_bd_pins axi_interconnect_1/M03_ARESETN] [get_bd_pins axi_interconnect_1/S00_ARESETN] [get_bd_pins axi_interconnect_2/S02_ARESETN] [get_bd_pins axi_interconnect_2/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins qdma_0/axi_aresetn] [get_bd_pins qdma_descriptor_mux_0/aresetn] [get_bd_pins tlb_writer_0/aresetn] [get_bd_pins translation_generator_0/aresetn] [get_bd_pins vm_agent_qdma_data_d_0/aresetn]
  connect_bd_net -net qdma_0_h2c_byp_in_st_rdy [get_bd_pins qdma_0/h2c_byp_in_st_rdy] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_st_rdy]
  connect_bd_net -net qdma_0_m_axis_h2c_tcrc [get_bd_pins qdma_0/m_axis_h2c_tcrc] [get_bd_pins vm_agent_qdma_data_d_0/qdma_axis_h2c_tuser_crc]
  connect_bd_net -net qdma_0_m_axis_h2c_tdata [get_bd_pins qdma_0/m_axis_h2c_tdata] [get_bd_pins vm_agent_qdma_data_d_0/qdma_axis_h2c_tdata]
  connect_bd_net -net qdma_0_m_axis_h2c_tlast [get_bd_pins qdma_0/m_axis_h2c_tlast] [get_bd_pins vm_agent_qdma_data_d_0/qdma_axis_h2c_tlast]
  connect_bd_net -net qdma_0_m_axis_h2c_tuser_err [get_bd_pins qdma_0/m_axis_h2c_tuser_err] [get_bd_pins vm_agent_qdma_data_d_0/qdma_axis_h2c_tuser_err]
  connect_bd_net -net qdma_0_m_axis_h2c_tuser_mdata [get_bd_pins qdma_0/m_axis_h2c_tuser_mdata] [get_bd_pins vm_agent_qdma_data_d_0/qdma_axis_h2c_tuser_mdata]
  connect_bd_net -net qdma_0_m_axis_h2c_tuser_mty [get_bd_pins qdma_0/m_axis_h2c_tuser_mty] [get_bd_pins vm_agent_qdma_data_d_0/qdma_axis_h2c_tuser_mty]
  connect_bd_net -net qdma_0_m_axis_h2c_tuser_port_id [get_bd_pins qdma_0/m_axis_h2c_tuser_port_id] [get_bd_pins vm_agent_qdma_data_d_0/qdma_axis_h2c_tuser_port_id]
  connect_bd_net -net qdma_0_m_axis_h2c_tuser_qid [get_bd_pins qdma_0/m_axis_h2c_tuser_qid] [get_bd_pins vm_agent_qdma_data_d_0/qdma_axis_h2c_tuser_qid]
  connect_bd_net -net qdma_0_m_axis_h2c_tuser_zero_byte [get_bd_pins qdma_0/m_axis_h2c_tuser_zero_byte] [get_bd_pins vm_agent_qdma_data_d_0/qdma_axis_h2c_tuser_zerobyte]
  connect_bd_net -net qdma_0_m_axis_h2c_tvalid [get_bd_pins qdma_0/m_axis_h2c_tvalid] [get_bd_pins vm_agent_qdma_data_d_0/qdma_axis_h2c_tvalid]
  connect_bd_net -net qdma_0_usr_irq_out_ack [get_bd_pins device_pt_walker_0/irq_ack] [get_bd_pins qdma_0/usr_irq_out_ack]
  connect_bd_net -net qdma_0_usr_irq_out_fail [get_bd_ports usr_irq_0_fail] [get_bd_pins qdma_0/usr_irq_out_fail]
  connect_bd_net -net qdma_descriptor_mux_0_coyote_dsc_bypass_h2c_0_dsc_byp_ready [get_bd_ports coyote_dsc_bypass_h2c_0_dsc_byp_ready_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_0_dsc_byp_ready]
  connect_bd_net -net qdma_descriptor_mux_0_coyote_dsc_bypass_h2c_1_dsc_byp_ready [get_bd_ports coyote_dsc_bypass_h2c_1_dsc_byp_ready_0] [get_bd_pins qdma_descriptor_mux_0/coyote_dsc_bypass_h2c_1_dsc_byp_ready]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_at [get_bd_pins qdma_0/h2c_byp_in_st_at] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_at]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_cidx [get_bd_pins qdma_0/h2c_byp_in_st_cidx] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_cidx]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_eop [get_bd_pins qdma_0/h2c_byp_in_st_eop] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_eop]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_error [get_bd_pins qdma_0/h2c_byp_in_st_error] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_error]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_func [get_bd_pins qdma_0/h2c_byp_in_st_func] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_func]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_len [get_bd_pins qdma_0/h2c_byp_in_st_len] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_len]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_mrkr_req [get_bd_pins qdma_0/h2c_byp_in_st_mrkr_req] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_mrkr_req]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_no_dma [get_bd_pins qdma_0/h2c_byp_in_st_no_dma] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_no_dma]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_port_id [get_bd_pins qdma_0/h2c_byp_in_st_port_id] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_port_id]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_qid [get_bd_pins qdma_0/h2c_byp_in_st_qid] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_qid]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_raddr [get_bd_pins qdma_0/h2c_byp_in_st_addr] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_raddr]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_sdi [get_bd_pins qdma_0/h2c_byp_in_st_sdi] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_sdi]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_sop [get_bd_pins qdma_0/h2c_byp_in_st_sop] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_sop]
  connect_bd_net -net qdma_descriptor_mux_0_qdma_h2c_byp_in_st_vld [get_bd_pins qdma_0/h2c_byp_in_st_vld] [get_bd_pins qdma_descriptor_mux_0/qdma_h2c_byp_in_st_vld]
  connect_bd_net -net qdma_descriptor_mux_0_vm_agent_h2c_byp_in_st_rdy [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_st_rdy] [get_bd_pins translation_generator_0/m_h2c_byp_in_st_rdy] [get_bd_pins vaddr_valid_rdy_AND/Op2]
  connect_bd_net -net reset_rtl_0_1 [get_bd_ports perst_n] [get_bd_pins qdma_0/sys_rst_n]
  connect_bd_net -net tlb_writer_0_s_axis_h2c_tready [get_bd_pins tlb_writer_0/s_axis_h2c_tready] [get_bd_pins vm_agent_qdma_data_d_0/vm_agent_axis_h2c_tready]
  connect_bd_net -net tm_dsc_sts_rdy_const_dout [get_bd_pins qdma_0/tm_dsc_sts_rdy] [get_bd_pins tm_dsc_sts_rdy_const/dout]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_at [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_at] [get_bd_pins translation_generator_0/m_h2c_byp_in_at]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_cidx [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_cidx] [get_bd_pins translation_generator_0/m_h2c_byp_in_cidx]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_eop [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_eop] [get_bd_pins translation_generator_0/m_h2c_byp_in_eop]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_error [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_error] [get_bd_pins translation_generator_0/m_h2c_byp_in_error]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_func [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_func] [get_bd_pins translation_generator_0/m_h2c_byp_in_func]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_len [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_len] [get_bd_pins translation_generator_0/m_h2c_byp_in_len]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_mrkr_req [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_mrkr_req] [get_bd_pins translation_generator_0/m_h2c_byp_in_mrkr_req]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_no_dma [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_no_dma] [get_bd_pins translation_generator_0/m_h2c_byp_in_no_dma]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_port_id [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_port_id] [get_bd_pins translation_generator_0/m_h2c_byp_in_port_id]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_qid [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_qid] [get_bd_pins translation_generator_0/m_h2c_byp_in_qid]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_raddr [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_raddr] [get_bd_pins tlb_writer_0/vadddr_in] [get_bd_pins translation_generator_0/m_h2c_byp_in_raddr]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_sdi [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_sdi] [get_bd_pins translation_generator_0/m_h2c_byp_in_sdi]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_sop [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_sop] [get_bd_pins translation_generator_0/m_h2c_byp_in_sop]
  connect_bd_net -net translation_generator_0_m_h2c_byp_in_st_vld [get_bd_pins qdma_descriptor_mux_0/vm_agent_h2c_byp_in_st_vld] [get_bd_pins translation_generator_0/m_h2c_byp_in_st_vld] [get_bd_pins vaddr_valid_rdy_AND/Op1]
  connect_bd_net -net usr_irq_0_fnc_1 [get_bd_ports usr_irq_0_fnc] [get_bd_pins qdma_0/usr_irq_in_fnc]
  connect_bd_net -net usr_irq_0_valid_1 [get_bd_ports usr_irq_0_valid] [get_bd_pins IRQ_AND_NOT_PT/Op1] [get_bd_pins device_pt_walker_0/tlb_miss] [get_bd_pins translation_generator_0/tlb_miss]
  connect_bd_net -net usr_irq_0_vec_1 [get_bd_ports usr_irq_0_vec] [get_bd_pins qdma_0/usr_irq_in_vec]
  connect_bd_net -net usr_irq_tie_off_dout [get_bd_ports usr_irq_0_ack] [get_bd_pins usr_irq_tie_off/dout]
  connect_bd_net -net util_ds_buf_IBUF_DS_ODIV2 [get_bd_pins qdma_0/sys_clk] [get_bd_pins util_ds_buf/IBUF_DS_ODIV2]
  connect_bd_net -net util_ds_buf_IBUF_OUT [get_bd_pins qdma_0/sys_clk_gt] [get_bd_pins util_ds_buf/IBUF_OUT]
  connect_bd_net -net util_vector_logic_0_Res [get_bd_pins USR_IRQ_OR/Res] [get_bd_pins qdma_0/usr_irq_in_vld]
  connect_bd_net -net vaddr_valid_rdy_AND_Res [get_bd_pins tlb_writer_0/vaddr_valid] [get_bd_pins vaddr_valid_rdy_AND/Res]
  connect_bd_net -net vm_agent_qdma_data_d_0_coyote_axis_h2c_tdata [get_bd_ports axis_dyn_out_tdata] [get_bd_pins vm_agent_qdma_data_d_0/coyote_axis_h2c_tdata]
  connect_bd_net -net vm_agent_qdma_data_d_0_coyote_axis_h2c_tlast [get_bd_ports axis_dyn_out_tlast] [get_bd_pins vm_agent_qdma_data_d_0/coyote_axis_h2c_tlast]
  connect_bd_net -net vm_agent_qdma_data_d_0_coyote_axis_h2c_tuser_mty [get_bd_pins coyote_qdma_tkeep_ca_0/qdma_mty] [get_bd_pins vm_agent_qdma_data_d_0/coyote_axis_h2c_tuser_mty]
  connect_bd_net -net vm_agent_qdma_data_d_0_coyote_axis_h2c_tuser_zerobyte [get_bd_pins coyote_qdma_tkeep_ca_0/qdma_zero_byte] [get_bd_pins vm_agent_qdma_data_d_0/coyote_axis_h2c_tuser_zerobyte]
  connect_bd_net -net vm_agent_qdma_data_d_0_coyote_axis_h2c_tvalid [get_bd_ports axis_dyn_out_tvalid] [get_bd_pins vm_agent_qdma_data_d_0/coyote_axis_h2c_tvalid]
  connect_bd_net -net vm_agent_qdma_data_d_0_coyote_isr_axis_h2c_tdata [get_bd_ports axis_dyn_out_1_tdata] [get_bd_pins vm_agent_qdma_data_d_0/coyote_isr_axis_h2c_tdata]
  connect_bd_net -net vm_agent_qdma_data_d_0_coyote_isr_axis_h2c_tlast [get_bd_ports axis_dyn_out_1_tlast] [get_bd_pins vm_agent_qdma_data_d_0/coyote_isr_axis_h2c_tlast]
  connect_bd_net -net vm_agent_qdma_data_d_0_coyote_isr_axis_h2c_tuser_mty [get_bd_pins coyote_qdma_tkeep_ca_1/qdma_mty] [get_bd_pins vm_agent_qdma_data_d_0/coyote_isr_axis_h2c_tuser_mty]
  connect_bd_net -net vm_agent_qdma_data_d_0_coyote_isr_axis_h2c_tuser_zerobyte [get_bd_pins coyote_qdma_tkeep_ca_1/qdma_zero_byte] [get_bd_pins vm_agent_qdma_data_d_0/coyote_isr_axis_h2c_tuser_zerobyte]
  connect_bd_net -net vm_agent_qdma_data_d_0_coyote_isr_axis_h2c_tvalid [get_bd_ports axis_dyn_out_1_tvalid] [get_bd_pins vm_agent_qdma_data_d_0/coyote_isr_axis_h2c_tvalid]
  connect_bd_net -net vm_agent_qdma_data_d_0_qdma_axis_h2c_tready [get_bd_pins qdma_0/m_axis_h2c_tready] [get_bd_pins vm_agent_qdma_data_d_0/qdma_axis_h2c_tready]
  connect_bd_net -net vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tdata [get_bd_pins tlb_writer_0/s_axis_h2c_tdata] [get_bd_pins vm_agent_qdma_data_d_0/vm_agent_axis_h2c_tdata]
  connect_bd_net -net vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tlast [get_bd_pins tlb_writer_0/s_axis_h2c_tlast] [get_bd_pins vm_agent_qdma_data_d_0/vm_agent_axis_h2c_tlast]
  connect_bd_net -net vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_crc [get_bd_pins tlb_writer_0/s_axis_h2c_tuser_crc] [get_bd_pins vm_agent_qdma_data_d_0/vm_agent_axis_h2c_tuser_crc]
  connect_bd_net -net vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_err [get_bd_pins tlb_writer_0/s_axis_h2c_tuser_err] [get_bd_pins vm_agent_qdma_data_d_0/vm_agent_axis_h2c_tuser_err]
  connect_bd_net -net vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_mdata [get_bd_pins tlb_writer_0/s_axis_h2c_tuser_mdata] [get_bd_pins vm_agent_qdma_data_d_0/vm_agent_axis_h2c_tuser_mdata]
  connect_bd_net -net vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_mty [get_bd_pins tlb_writer_0/s_axis_h2c_tuser_mty] [get_bd_pins vm_agent_qdma_data_d_0/vm_agent_axis_h2c_tuser_mty]
  connect_bd_net -net vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_port_id [get_bd_pins tlb_writer_0/s_axis_h2c_tuser_port_id] [get_bd_pins vm_agent_qdma_data_d_0/vm_agent_axis_h2c_tuser_port_id]
  connect_bd_net -net vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_qid [get_bd_pins tlb_writer_0/s_axis_h2c_tuser_qid] [get_bd_pins vm_agent_qdma_data_d_0/vm_agent_axis_h2c_tuser_qid]
  connect_bd_net -net vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_zerobyte [get_bd_pins tlb_writer_0/s_axis_h2c_tuser_zerobyte] [get_bd_pins vm_agent_qdma_data_d_0/vm_agent_axis_h2c_tuser_zerobyte]
  connect_bd_net -net vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tvalid [get_bd_pins tlb_writer_0/s_axis_h2c_tvalid] [get_bd_pins vm_agent_qdma_data_d_0/vm_agent_axis_h2c_tvalid]
  connect_bd_net -net xdma_0_axi_aresetn_s [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/M02_ARESETN] [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_interconnect_0/S04_ARESETN] [get_bd_pins axi_interconnect_2/ARESETN] [get_bd_pins axi_interconnect_2/M00_ARESETN] [get_bd_pins axi_interconnect_2/S00_ARESETN] [get_bd_pins axi_interconnect_2/S01_ARESETN] [get_bd_pins device_pt_walker_0/aresetn] [get_bd_pins proc_sys_reset_1/interconnect_aresetn]
  connect_bd_net -net xlconstant_0_dout2 [get_bd_pins c2h_byp_out_rdy_const/dout] [get_bd_pins qdma_0/c2h_byp_out_rdy]
  connect_bd_net -net xlconstant_0_dout3 [get_bd_pins h2c_byp_out_rdy_const/dout] [get_bd_pins qdma_0/h2c_byp_out_rdy]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins cache_overlap_slice/Dout] [get_bd_pins tlb_writer_0/cache_overlap] [get_bd_pins translation_generator_0/cache_overlap]

  # Create address segments
  assign_bd_address -offset 0x20000000 -range 0x00100000 -target_address_space [get_bd_addr_spaces device_pt_walker_0/M01_AXI] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0x44A00000 -range 0x00008000 -target_address_space [get_bd_addr_spaces device_pt_walker_0/M00_AXI] [get_bd_addr_segs axi_cnfg/Reg] -force
  assign_bd_address -offset 0x00100000 -range 0x00040000 -target_address_space [get_bd_addr_spaces device_pt_walker_0/M00_AXI] [get_bd_addr_segs axi_ctrl_0/Reg] -force
  assign_bd_address -offset 0x01000000 -range 0x00040000 -target_address_space [get_bd_addr_spaces device_pt_walker_0/M00_AXI] [get_bd_addr_segs axim_ctrl_0/Reg] -force
  assign_bd_address -offset 0x44A00000 -range 0x00008000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_cnfg/Reg] -force
  assign_bd_address -offset 0x00100000 -range 0x00040000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_ctrl_0/Reg] -force
  assign_bd_address -offset 0x40000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
  assign_bd_address -offset 0x40600000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
  assign_bd_address -offset 0x01000000 -range 0x00040000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axim_ctrl_0/Reg] -force
  assign_bd_address -offset 0x00000000 -range 0x00008000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x00000000 -range 0x00008000 -target_address_space [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
  assign_bd_address -offset 0x10000000 -range 0x10000000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs qdma_0/S_AXI_LITE_CSR/CTL0] -force
  assign_bd_address -offset 0x20000000 -range 0x00100000 -target_address_space [get_bd_addr_spaces qdma_0/M_AXI_BRIDGE] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0x00000000 -range 0x00008000 -target_address_space [get_bd_addr_spaces qdma_0/M_AXI_BRIDGE] [get_bd_addr_segs axi_cnfg/Reg] -force
  assign_bd_address -offset 0x00100000 -range 0x00040000 -target_address_space [get_bd_addr_spaces qdma_0/M_AXI_BRIDGE] [get_bd_addr_segs axi_ctrl_0/Reg] -force
  assign_bd_address -offset 0x01000000 -range 0x00040000 -target_address_space [get_bd_addr_spaces qdma_0/M_AXI_BRIDGE] [get_bd_addr_segs axim_ctrl_0/Reg] -force
  assign_bd_address -offset 0x44A00000 -range 0x00008000 -target_address_space [get_bd_addr_spaces tlb_writer_0/M00_AXI] [get_bd_addr_segs axi_cnfg/Reg] -force
  assign_bd_address -offset 0x00100000 -range 0x00040000 -target_address_space [get_bd_addr_spaces tlb_writer_0/M00_AXI] [get_bd_addr_segs axi_ctrl_0/Reg] -force
  assign_bd_address -offset 0x01000000 -range 0x00040000 -target_address_space [get_bd_addr_spaces tlb_writer_0/M00_AXI] [get_bd_addr_segs axim_ctrl_0/Reg] -force
  assign_bd_address -offset 0x44A00000 -range 0x00008000 -target_address_space [get_bd_addr_spaces translation_generator_0/M00_AXI] [get_bd_addr_segs axi_cnfg/Reg] -force
  assign_bd_address -offset 0x00100000 -range 0x00040000 -target_address_space [get_bd_addr_spaces translation_generator_0/M00_AXI] [get_bd_addr_segs axi_ctrl_0/Reg] -force
  assign_bd_address -offset 0x01000000 -range 0x00040000 -target_address_space [get_bd_addr_spaces translation_generator_0/M00_AXI] [get_bd_addr_segs axim_ctrl_0/Reg] -force
  assign_bd_address -offset 0x20000000 -range 0x00100000 -target_address_space [get_bd_addr_spaces axi_ddr_in_0] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
  assign_bd_address -offset 0x20000000 -range 0x00100000 -target_address_space [get_bd_addr_spaces axi_ddr_in_1] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.336709",
   "Default View_TopLeft":"-612,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port axi_cnfg -pg 1 -lvl 8 -x 4280 -y 2580 -defaultsOSRD
preplace port pcie_clk -pg 1 -lvl 0 -x 0 -y 1430 -defaultsOSRD
preplace port pcie_x16 -pg 1 -lvl 8 -x 4280 -y 1020 -defaultsOSRD
preplace port axi_ctrl_0 -pg 1 -lvl 8 -x 4280 -y 2600 -defaultsOSRD
preplace port axim_ctrl_0 -pg 1 -lvl 8 -x 4280 -y 2620 -defaultsOSRD
preplace port s_axis_c2h_cmpt_0 -pg 1 -lvl 0 -x 0 -y 1340 -defaultsOSRD
preplace port s_axis_c2h_0 -pg 1 -lvl 0 -x 0 -y 1500 -defaultsOSRD
preplace port c2h_byp_in_st_0 -pg 1 -lvl 0 -x 0 -y 1320 -defaultsOSRD
preplace port UART_0 -pg 1 -lvl 8 -x 4280 -y 1660 -defaultsOSRD
preplace port sysclk0 -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port axi_ddr_in_0 -pg 1 -lvl 0 -x 0 -y 2500 -defaultsOSRD
preplace port axi_ddr_in_1 -pg 1 -lvl 0 -x 0 -y 2520 -defaultsOSRD
preplace port pcie_ext_pipe_ep_usp_0 -pg 1 -lvl 0 -x 0 -y 970 -defaultsOSRD
preplace port aclk -pg 1 -lvl 8 -x 4280 -y 1770 -defaultsOSRD
preplace port perst_n -pg 1 -lvl 0 -x 0 -y 1360 -defaultsOSRD
preplace port reset_0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port usr_irq_0_valid -pg 1 -lvl 0 -x 0 -y 2750 -defaultsOSRD
preplace port usr_irq_0_fail -pg 1 -lvl 8 -x 4280 -y 1750 -defaultsOSRD
preplace port coyote_dsc_bypass_h2c_0_dsc_byp_load_0 -pg 1 -lvl 0 -x 0 -y 2140 -defaultsOSRD
preplace port coyote_dsc_bypass_h2c_0_dsc_byp_ready_0 -pg 1 -lvl 8 -x 4280 -y 2180 -defaultsOSRD
preplace port axis_dyn_out_tready -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port axis_dyn_out_tlast -pg 1 -lvl 8 -x 4280 -y 640 -defaultsOSRD
preplace port axis_dyn_out_tvalid -pg 1 -lvl 8 -x 4280 -y 660 -defaultsOSRD
preplace port coyote_dsc_bypass_h2c_1_dsc_byp_load_0 -pg 1 -lvl 0 -x 0 -y 3060 -defaultsOSRD
preplace port coyote_dsc_bypass_h2c_1_dsc_byp_ready_0 -pg 1 -lvl 8 -x 4280 -y 2200 -defaultsOSRD
preplace port axis_dyn_out_1_tvalid -pg 1 -lvl 8 -x 4280 -y 700 -defaultsOSRD
preplace port axis_dyn_out_1_tlast -pg 1 -lvl 8 -x 4280 -y 720 -defaultsOSRD
preplace port axis_dyn_out_1_tready -pg 1 -lvl 0 -x 0 -y 560 -defaultsOSRD
preplace portBus aresetn -pg 1 -lvl 8 -x 4280 -y 2220 -defaultsOSRD
preplace portBus usr_irq_0_fnc -pg 1 -lvl 0 -x 0 -y 1050 -defaultsOSRD
preplace portBus usr_irq_0_vec -pg 1 -lvl 0 -x 0 -y 1090 -defaultsOSRD
preplace portBus usr_irq_0_ack -pg 1 -lvl 8 -x 4280 -y 2270 -defaultsOSRD
preplace portBus coyote_dsc_bypass_h2c_0_dsc_byp_ctl_0 -pg 1 -lvl 0 -x 0 -y 2080 -defaultsOSRD
preplace portBus coyote_dsc_bypass_h2c_0_dsc_byp_dst_addr_0 -pg 1 -lvl 0 -x 0 -y 2100 -defaultsOSRD
preplace portBus coyote_dsc_bypass_h2c_0_dsc_byp_len_0 -pg 1 -lvl 0 -x 0 -y 2120 -defaultsOSRD
preplace portBus coyote_dsc_bypass_h2c_0_dsc_byp_src_addr_0 -pg 1 -lvl 0 -x 0 -y 2160 -defaultsOSRD
preplace portBus axis_dyn_out_tdata -pg 1 -lvl 8 -x 4280 -y 400 -defaultsOSRD
preplace portBus axis_dyn_out_tkeep -pg 1 -lvl 8 -x 4280 -y 470 -defaultsOSRD
preplace portBus coyote_dsc_bypass_h2c_0_dsc_byp_at_0 -pg 1 -lvl 0 -x 0 -y 2180 -defaultsOSRD
preplace portBus coyote_dsc_bypass_h2c_1_dsc_byp_src_addr_0 -pg 1 -lvl 0 -x 0 -y 3080 -defaultsOSRD
preplace portBus coyote_dsc_bypass_h2c_1_dsc_byp_len_0 -pg 1 -lvl 0 -x 0 -y 2240 -defaultsOSRD
preplace portBus coyote_dsc_bypass_h2c_1_dsc_byp_dst_addr_0 -pg 1 -lvl 0 -x 0 -y 2220 -defaultsOSRD
preplace portBus coyote_dsc_bypass_h2c_1_dsc_byp_ctl_0 -pg 1 -lvl 0 -x 0 -y 2200 -defaultsOSRD
preplace portBus coyote_dsc_bypass_h2c_1_dsc_byp_at_0 -pg 1 -lvl 0 -x 0 -y 2260 -defaultsOSRD
preplace portBus axis_dyn_out_1_tkeep -pg 1 -lvl 8 -x 4280 -y 790 -defaultsOSRD
preplace portBus axis_dyn_out_1_tdata -pg 1 -lvl 8 -x 4280 -y 680 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 7 -x 4100 -y 2610 -defaultsOSRD
preplace inst tm_dsc_sts_rdy_const -pg 1 -lvl 7 -x 4100 -y 1080 -defaultsOSRD -orient R180
preplace inst c2h_byp_out_rdy_const -pg 1 -lvl 7 -x 4100 -y 1280 -defaultsOSRD -orient R180
preplace inst h2c_byp_out_rdy_const -pg 1 -lvl 7 -x 4100 -y 1180 -defaultsOSRD -orient R180
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1750 -y 1750 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -x 2600 -y 2050 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 1030 -y 1750 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 5 -x 2600 -y 1680 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -x 4100 -y 1670 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 1 -x 230 -y 2640 -defaultsOSRD
preplace inst qdma_0 -pg 1 -lvl 6 -x 3550 -y 1260 -defaultsOSRD
preplace inst util_ds_buf -pg 1 -lvl 5 -x 2600 -y 1430 -defaultsOSRD
preplace inst usr_irq_tie_off -pg 1 -lvl 7 -x 4100 -y 2270 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 6 -x 3550 -y 1750 -defaultsOSRD
preplace inst descriptor_mux_waddr_tie_off -pg 1 -lvl 3 -x 1030 -y 2320 -defaultsOSRD
preplace inst coyote_qdma_tkeep_ca_0 -pg 1 -lvl 7 -x 4100 -y 470 -defaultsOSRD
preplace inst vaddr_valid_rdy_AND -pg 1 -lvl 5 -x 2600 -y 2520 -defaultsOSRD
preplace inst NOT_ATS -pg 1 -lvl 3 -x 1030 -y 2940 -defaultsOSRD
preplace inst IRQ_AND_NOT_ATS_AND_NOT_PT -pg 1 -lvl 4 -x 1750 -y 2950 -defaultsOSRD
preplace inst ats_slice -pg 1 -lvl 2 -x 610 -y 2620 -defaultsOSRD
preplace inst cache_overlap_slice -pg 1 -lvl 5 -x 2600 -y 1920 -defaultsOSRD
preplace inst tlb_writer_0 -pg 1 -lvl 6 -x 3550 -y 200 -defaultsOSRD
preplace inst PT_BASE_ADDR_CONSTANT -pg 1 -lvl 1 -x 230 -y 2910 -defaultsOSRD
preplace inst L4_PT_BASE_CONSTANT -pg 1 -lvl 1 -x 230 -y 3010 -defaultsOSRD
preplace inst device_pt_slice -pg 1 -lvl 1 -x 230 -y 2810 -defaultsOSRD
preplace inst NOT_PT -pg 1 -lvl 2 -x 610 -y 3080 -defaultsOSRD
preplace inst IRQ_AND_NOT_PT -pg 1 -lvl 3 -x 1030 -y 3070 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 3 -x 1030 -y 2610 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1750 -y 1920 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -x 2600 -y 2180 -defaultsOSRD
preplace inst translation_generator_0 -pg 1 -lvl 6 -x 3550 -y 2550 -defaultsOSRD
preplace inst qdma_descriptor_mux_0 -pg 1 -lvl 4 -x 1750 -y 2330 -defaultsOSRD
preplace inst vm_agent_qdma_data_d_0 -pg 1 -lvl 5 -x 2600 -y 420 -defaultsOSRD
preplace inst coyote_qdma_tkeep_ca_1 -pg 1 -lvl 7 -x 4100 -y 790 -defaultsOSRD
preplace inst USR_IRQ_OR -pg 1 -lvl 5 -x 2600 -y 2710 -defaultsOSRD
preplace inst device_pt_walker_0 -pg 1 -lvl 2 -x 610 -y 2860 -defaultsOSRD
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 1 7 NJ 2680 800J 2830 NJ 2830 NJ 2830 NJ 2830 3800J 2210 4260J
preplace netloc microblaze_0_Clk 1 0 8 50 2740 430 2730 850 2060 1190 1840 2220 780 3090 1840 3880 1770 NJ
preplace netloc xdma_0_axi_aresetn_s 1 1 6 460 2740 840 3140 NJ 3140 NJ 3140 NJ 3140 3940
preplace netloc reset_rtl_0_1 1 0 6 NJ 1360 NJ 1360 NJ 1360 NJ 1360 2180J 1350 2970J
preplace netloc util_ds_buf_IBUF_DS_ODIV2 1 5 1 2930 1440n
preplace netloc util_ds_buf_IBUF_OUT 1 5 1 2940 1420n
preplace netloc tm_dsc_sts_rdy_const_dout 1 6 1 3930J 1060n
preplace netloc xlconstant_0_dout2 1 6 1 3900J 1140n
preplace netloc xlconstant_0_dout3 1 6 1 3940J 1100n
preplace netloc qdma_0_axi_aresetn 1 0 7 30 2530 NJ 2530 860 2070 1200 1660 2190 790 3100 1660 3900
preplace netloc proc_sys_reset_1_mb_reset 1 1 3 430J 2550 770J 2390 1210
preplace netloc proc_sys_reset_1_bus_struct_reset 1 1 4 440J 2560 780J 2400 1230J 2720 2150
preplace netloc mdm_1_debug_sys_rst 1 0 4 40 2540 NJ 2540 760J 2380 1180
preplace netloc qdma_0_usr_irq_out_fail 1 5 3 3290 1670 3800J 1750 NJ
preplace netloc usr_irq_0_fnc_1 1 0 6 NJ 1050 NJ 1050 NJ 1050 NJ 1050 NJ 1050 NJ
preplace netloc usr_irq_0_vec_1 1 0 6 NJ 1090 NJ 1090 NJ 1090 NJ 1090 NJ 1090 NJ
preplace netloc usr_irq_tie_off_dout 1 7 1 NJ 2270
preplace netloc usr_irq_0_valid_1 1 0 6 NJ 2750 440 3010 870 3000 1190J 3020 NJ 3020 3310
preplace netloc axi_gpio_0_gpio_io_o 1 2 4 810 2820 1260J 2740 2280J 2610 3300J
preplace netloc translation_generator_0_m_h2c_byp_in_st_vld 1 3 4 1290 2730 2270 2450 3310J 2340 3810
preplace netloc translation_generator_0_m_h2c_byp_in_raddr 1 3 4 1280 2810 NJ 2810 3050 2350 3790
preplace netloc translation_generator_0_m_h2c_byp_in_cidx 1 3 4 1390 2680 2230J 2410 3260J 2300 3850
preplace netloc translation_generator_0_m_h2c_byp_in_at 1 3 4 1400 2690 2240J 2420 3270J 2310 3840
preplace netloc translation_generator_0_m_h2c_byp_in_eop 1 3 4 1410 2700 2250J 2430 3290J 2320 3830
preplace netloc translation_generator_0_m_h2c_byp_in_error 1 3 4 1420 2710 2260J 2440 3300J 2330 3820
preplace netloc translation_generator_0_m_h2c_byp_in_func 1 3 4 1330 2750 2290J 2620 2940J 2750 3870
preplace netloc translation_generator_0_m_h2c_byp_in_len 1 3 4 1340 2760 2300J 2630 2910J 2760 3860
preplace netloc translation_generator_0_m_h2c_byp_in_mrkr_req 1 3 4 1350 2770 2310J 2640 2890J 2770 3850
preplace netloc translation_generator_0_m_h2c_byp_in_no_dma 1 3 4 1360 2780 NJ 2780 NJ 2780 3840
preplace netloc translation_generator_0_m_h2c_byp_in_port_id 1 3 4 1370 2790 NJ 2790 NJ 2790 3830
preplace netloc translation_generator_0_m_h2c_byp_in_qid 1 3 4 1380 2800 NJ 2800 NJ 2800 3820
preplace netloc translation_generator_0_m_h2c_byp_in_sdi 1 3 4 1310 2820 NJ 2820 NJ 2820 3810
preplace netloc translation_generator_0_m_h2c_byp_in_sop 1 3 4 1320 2840 NJ 2840 NJ 2840 3790
preplace netloc qdma_0_h2c_byp_in_st_rdy 1 3 3 1300 1320 NJ 1320 3040J
preplace netloc descriptor_mux_waddr_tie_off_dout 1 3 1 NJ 2320
preplace netloc coyote_dsc_bypass_h2c_0_dsc_byp_ctl_0_1 1 0 4 NJ 2080 NJ 2080 NJ 2080 NJ
preplace netloc coyote_dsc_bypass_h2c_0_dsc_byp_dst_addr_0_1 1 0 4 NJ 2100 NJ 2100 NJ 2100 NJ
preplace netloc coyote_dsc_bypass_h2c_0_dsc_byp_len_0_1 1 0 4 NJ 2120 NJ 2120 NJ 2120 NJ
preplace netloc coyote_dsc_bypass_h2c_0_dsc_byp_load_0_1 1 0 4 NJ 2140 NJ 2140 NJ 2140 NJ
preplace netloc coyote_dsc_bypass_h2c_0_dsc_byp_src_addr_0_1 1 0 4 NJ 2160 NJ 2160 NJ 2160 NJ
preplace netloc qdma_descriptor_mux_0_coyote_dsc_bypass_h2c_0_dsc_byp_ready 1 4 4 2170J 2250 NJ 2250 3890J 2190 4260J
preplace netloc qdma_descriptor_mux_0_vm_agent_h2c_byp_in_st_rdy 1 4 2 2120 2600 N
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_st_vld 1 4 2 2140J 2270 3060
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_raddr 1 4 2 2130J 2280 2910
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_cidx 1 4 2 2080J 2290 2960
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_at 1 4 2 NJ 2300 2950
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_eop 1 4 2 NJ 2320 2980
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_error 1 4 2 2080J 2330 3000
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_func 1 4 2 2090J 2340 3030
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_len 1 4 2 2100J 2350 2880
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_mrkr_req 1 4 2 2110J 2360 3070
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_no_dma 1 4 2 2130J 2370 3080
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_port_id 1 4 2 2140J 2380 3190
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_qid 1 4 2 2180J 2390 3240
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_sop 1 4 2 2080J 2590 3280
preplace netloc qdma_descriptor_mux_0_qdma_h2c_byp_in_sdi 1 4 2 2210J 2400 3250
preplace netloc qdma_0_m_axis_h2c_tuser_err 1 4 3 2300 810 NJ 810 3870
preplace netloc qdma_0_m_axis_h2c_tuser_mdata 1 4 3 2310 820 NJ 820 3840
preplace netloc qdma_0_m_axis_h2c_tuser_mty 1 4 3 2320 830 NJ 830 3830
preplace netloc qdma_0_m_axis_h2c_tuser_port_id 1 4 3 2270 840 NJ 840 3820
preplace netloc qdma_0_m_axis_h2c_tuser_qid 1 4 3 2230 890 NJ 890 3790
preplace netloc qdma_0_m_axis_h2c_tcrc 1 4 3 2240 870 NJ 870 3800
preplace netloc qdma_0_m_axis_h2c_tdata 1 4 3 2250 850 NJ 850 3880
preplace netloc qdma_0_m_axis_h2c_tlast 1 4 3 2290 880 NJ 880 3810
preplace netloc qdma_0_m_axis_h2c_tvalid 1 4 3 2260 1360 2920J 1640 3790
preplace netloc qdma_0_m_axis_h2c_tuser_zero_byte 1 4 3 2280 860 NJ 860 3890
preplace netloc axis_dyn_out_tready_1 1 0 5 NJ 540 NJ 540 NJ 540 NJ 540 NJ
preplace netloc vm_agent_qdma_data_d_0_coyote_axis_h2c_tlast 1 5 3 3070J 650 NJ 650 4260J
preplace netloc vm_agent_qdma_data_d_0_coyote_axis_h2c_tvalid 1 5 3 3080J 660 NJ 660 NJ
preplace netloc vm_agent_qdma_data_d_0_coyote_axis_h2c_tdata 1 5 3 3110J 400 NJ 400 NJ
preplace netloc vm_agent_qdma_data_d_0_coyote_axis_h2c_tuser_mty 1 5 2 NJ 460 N
preplace netloc vm_agent_qdma_data_d_0_coyote_axis_h2c_tuser_zerobyte 1 5 2 NJ 480 N
preplace netloc coyote_qdma_tkeep_ca_0_coyote_tkeep 1 7 1 NJ 470
preplace netloc vm_agent_qdma_data_d_0_qdma_axis_h2c_tready 1 5 2 2900 1630 3800
preplace netloc tlb_writer_0_s_axis_h2c_tready 1 4 3 2330 800 2910J 640 3910
preplace netloc vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tdata 1 5 1 3210 140n
preplace netloc vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_crc 1 5 1 3200 160n
preplace netloc vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_qid 1 5 1 3190 180n
preplace netloc vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_port_id 1 5 1 3180 200n
preplace netloc vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_err 1 5 1 3170 220n
preplace netloc vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_mdata 1 5 1 3160 240n
preplace netloc vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_mty 1 5 1 3150 260n
preplace netloc vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tuser_zerobyte 1 5 1 3140 280n
preplace netloc vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tvalid 1 5 1 3130 300n
preplace netloc vm_agent_qdma_data_d_0_vm_agent_axis_h2c_tlast 1 5 1 3120 320n
preplace netloc vaddr_valid_rdy_AND_Res 1 5 1 3010 120n
preplace netloc ATS_NOT_Res 1 3 1 NJ 2940
preplace netloc coyote_dsc_bypass_h2c_0_dsc_byp_at_0_1 1 0 4 NJ 2180 NJ 2180 NJ 2180 NJ
preplace netloc axi_gpio_0_gpio_io_o1 1 0 7 20 2070 460 1650 NJ 1650 NJ 1650 2280 1860 NJ 1860 3790
preplace netloc xlslice_0_Dout 1 5 1 3220 140n
preplace netloc PT_BASE_ADDR_CONSTANT_dout 1 1 1 460J 2880n
preplace netloc L4_PT_BASE_CONSTANT_dout 1 1 1 410J 2900n
preplace netloc device_pt_slice_Dout 1 1 1 430 2810n
preplace netloc NOT_PT_Res 1 2 1 NJ 3080
preplace netloc IRQ_AND_NOT_PT_Res 1 3 1 1340 2960n
preplace netloc coyote_dsc_bypass_h2c_1_dsc_byp_src_addr_0_1 1 0 4 NJ 3080 420J 2990 850J 2870 1270J
preplace netloc coyote_dsc_bypass_h2c_1_dsc_byp_load_0_1 1 0 4 30J 3070 450J 2980 830J 2860 1240J
preplace netloc coyote_dsc_bypass_h2c_1_dsc_byp_len_0_1 1 0 4 NJ 2240 NJ 2240 NJ 2240 NJ
preplace netloc coyote_dsc_bypass_h2c_1_dsc_byp_dst_addr_0_1 1 0 4 NJ 2220 NJ 2220 NJ 2220 NJ
preplace netloc coyote_dsc_bypass_h2c_1_dsc_byp_ctl_0_1 1 0 4 NJ 2200 NJ 2200 NJ 2200 NJ
preplace netloc coyote_dsc_bypass_h2c_1_dsc_byp_at_0_1 1 0 4 NJ 2260 NJ 2260 NJ 2260 1200J
preplace netloc qdma_descriptor_mux_0_coyote_dsc_bypass_h2c_1_dsc_byp_ready 1 4 4 2160J 2260 NJ 2260 3900J 2200 NJ
preplace netloc vm_agent_qdma_data_d_0_coyote_isr_axis_h2c_tuser_zerobyte 1 5 2 2890J 630 3930
preplace netloc coyote_qdma_tkeep_ca_1_coyote_tkeep 1 7 1 NJ 790
preplace netloc vm_agent_qdma_data_d_0_coyote_isr_axis_h2c_tuser_mty 1 5 2 2880J 620 3940
preplace netloc vm_agent_qdma_data_d_0_coyote_isr_axis_h2c_tvalid 1 5 3 NJ 700 NJ 700 NJ
preplace netloc vm_agent_qdma_data_d_0_coyote_isr_axis_h2c_tlast 1 5 3 NJ 720 NJ 720 NJ
preplace netloc vm_agent_qdma_data_d_0_coyote_isr_axis_h2c_tdata 1 5 3 3060J 680 NJ 680 NJ
preplace netloc axis_dyn_out_1_tready_1 1 0 5 NJ 560 NJ 560 NJ 560 NJ 560 NJ
preplace netloc IRQ_AND_NOT_ATS_AND_NOT_PT_Res 1 4 1 2330 2720n
preplace netloc device_pt_walker_0_page_fault 1 2 3 820J 2850 1250J 2860 2320
preplace netloc util_vector_logic_0_Res 1 5 1 3210 1070n
preplace netloc qdma_0_usr_irq_out_ack 1 1 5 460 3000 860J 2880 NJ 2880 NJ 2880 3230
preplace netloc S00_AXI_1 1 4 1 2180 1560n
preplace netloc s_axis_c2h_cmpt_0_1 1 0 6 NJ 1340 NJ 1340 NJ 1340 NJ 1340 NJ 1340 2990J
preplace netloc axi_uartlite_0_UART 1 7 1 NJ 1660
preplace netloc S03_AXI_0_1 1 0 3 NJ 2520 NJ 2520 NJ
preplace netloc qdma_0_pcie_mgt 1 6 2 NJ 1020 NJ
preplace netloc axi_interconnect_1_M02_AXI 1 5 2 2870J 1830 3870
preplace netloc axi_interconnect_0_M01_AXI 1 7 1 NJ 2600
preplace netloc translation_generator_0_M00_AXI 1 6 1 N 2410
preplace netloc s_axis_c2h_0_1 1 0 6 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 3040J
preplace netloc axi_interconnect_0_M00_AXI 1 7 1 NJ 2580
preplace netloc axi_interconnect_0_M03_AXI 1 2 6 880 3150 NJ 3150 NJ 3150 NJ 3150 NJ 3150 4260
preplace netloc device_pt_walker_0_M01_AXI 1 2 1 790 2460n
preplace netloc tlb_writer_0_M00_AXI 1 6 1 3920 190n
preplace netloc microblaze_0_debug 1 3 1 N 1740
preplace netloc axi_interconnect_0_M02_AXI 1 7 1 NJ 2620
preplace netloc axi_interconnect_1_M01_AXI 1 5 1 2900 1670n
preplace netloc diff_clock_rtl_0_1 1 0 5 NJ 1430 NJ 1430 NJ 1430 NJ 1430 NJ
preplace netloc qdma_0_M_AXI_BRIDGE 1 6 1 3910 1000n
preplace netloc microblaze_0_ilmb_1 1 4 1 2200 1750n
preplace netloc axi_interconnect_1_M03_AXI 1 5 1 2890 950n
preplace netloc c2h_byp_in_st_0_1 1 0 6 NJ 1320 NJ 1320 NJ 1320 1180J 1330 NJ 1330 3020J
preplace netloc axi_interconnect_1_M00_AXI 1 5 2 N 1650 NJ
preplace netloc axi_interconnect_2_M00_AXI 1 3 1 1220 1900n
preplace netloc microblaze_0_dlmb_1 1 4 1 2210 1730n
preplace netloc device_pt_walker_0_M00_AXI 1 2 5 NJ 2840 1260J 2850 NJ 2850 NJ 2850 3920
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 4 1 2180 1930n
preplace netloc S02_AXI_0_1 1 0 3 NJ 2500 NJ 2500 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 2190 1910n
preplace netloc pcie_ext_pipe_ep_usp_0_1 1 0 6 NJ 970 NJ 970 NJ 970 NJ 970 NJ 970 NJ
levelinfo -pg 1 0 230 610 1030 1750 2600 3550 4100 4280
pagesize -pg 1 -db -bbox -sgen -440 0 4650 3160
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_design_static()
cr_bd_design_static ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files design_static.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "1" [get_files design_static.bd ] 
set_property IS_ENABLED "1" [get_files design_static.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files design_static.bd ] 
set_property IS_LOCKED "0" [get_files design_static.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files design_static.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files design_static.bd ] 
set_property PFM_NAME "" [get_files design_static.bd ] 
set_property REGISTERED_WITH_MANAGER "1" [get_files design_static.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files design_static.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files design_static.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files design_static.bd ] 
set_property USED_IN_SIMULATION "1" [get_files design_static.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files design_static.bd ] 

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xcu280-fsvh2892-2L-e -flow {Vivado Synthesis 2020} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2020" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Synth Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs synth_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "flow" -value "Vivado Synthesis 2020" -objects $obj
set_property -name "name" -value "synth_1" -objects $obj
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
set_property -name "incremental_checkpoint.directive" -value "" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "write_incremental_synth_checkpoint" -value "0" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "/mnt/nvme0/coyote_linked_list_v2_2020_2/Coyote/hw/build/lynx/lynx.srcs/utils_1/imports/synth_1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xcu280-fsvh2892-2L-e -flow {Vivado Implementation 2020} -strategy "Performance_ExplorePostRoutePhysOpt" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Performance_ExplorePostRoutePhysOpt" [get_runs impl_1]
  set_property flow "Vivado Implementation 2020" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Design Initialization" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Opt Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "IO - Place Design" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Place Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Control Sets - Place Design" -objects $obj
set_property -name "options.verbose" -value "1" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Place Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Route Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Methodology - Route Design" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Power - Route Design" -objects $obj
set_property -name "options.advisory" -value "0" -objects $obj
set_property -name "options.xpe" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Route Status - Route Design" -objects $obj
set_property -name "options.of_objects" -value "" -objects $obj
set_property -name "options.route_type" -value "" -objects $obj
set_property -name "options.list_all_nets" -value "0" -objects $obj
set_property -name "options.show_all" -value "0" -objects $obj
set_property -name "options.has_routing" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Route Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Route Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Clock Utilization - Route Design" -objects $obj
set_property -name "options.write_xdc" -value "0" -objects $obj
set_property -name "options.clock_roots_only" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Route Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Similar to Peformance_Explore, but enables the physical optimization step (phys_opt_design) with the Explore directive after routing." -objects $obj
set_property -name "flow" -value "Vivado Implementation 2020" -objects $obj
set_property -name "name" -value "impl_1" -objects $obj
set_property -name "needs_refresh" -value "1" -objects $obj
set_property -name "pr_configuration" -value "" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
set_property -name "incremental_checkpoint.directive" -value "" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "/mnt/nvme0/coyote_linked_list_v2_2020_2/Coyote/hw/build/lynx/lynx.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "strategy" -value "Performance_ExplorePostRoutePhysOpt" -objects $obj
set_property -name "steps.init_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.init_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
set_property -name "steps.opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
set_property -name "steps.place_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.place_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.phys_opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
set_property -name "steps.route_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.route_design.args.more options" -value "-tns_cleanup" -objects $obj
set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.clocks" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.gth" -value "1" -objects $obj
set_property -name "statistics.gtp" -value "1" -objects $obj
set_property -name "statistics.gtx" -value "1" -objects $obj
set_property -name "statistics.gtz" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.logic" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.phaser" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.pl_static" -value "1" -objects $obj
set_property -name "statistics.ps7" -value "1" -objects $obj
set_property -name "statistics.ps" -value "1" -objects $obj
set_property -name "statistics.ps_static" -value "1" -objects $obj
set_property -name "statistics.signals" -value "1" -objects $obj
set_property -name "statistics.total_power" -value "1" -objects $obj
set_property -name "statistics.transceiver" -value "1" -objects $obj
set_property -name "statistics.xadc" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.ths" -value "1" -objects $obj
set_property -name "statistics.tns" -value "1" -objects $obj
set_property -name "statistics.tpws" -value "1" -objects $obj
set_property -name "statistics.whs" -value "1" -objects $obj
set_property -name "statistics.wns" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Table" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
set_property -name "run.step" -value "place_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
