<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › include › mach › dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/mach-s3c2410/include/mach/dma.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2003-2006 Simtec Electronics</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Samsung S3C24XX DMA support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __ASM_ARCH_DMA_H</span>
<span class="cp">#define __ASM_ARCH_DMA_H __FILE__</span>

<span class="cp">#include &lt;linux/device.h&gt;</span>

<span class="cp">#define MAX_DMA_TRANSFER_SIZE   0x100000 </span><span class="cm">/* Data Unit is half word  */</span><span class="cp"></span>

<span class="cm">/* We use `virtual` dma channels to hide the fact we have only a limited</span>
<span class="cm"> * number of DMA channels, and not of all of them (dependent on the device)</span>
<span class="cm"> * can be attached to any DMA source. We therefore let the DMA core handle</span>
<span class="cm"> * the allocation of hardware channels to clients.</span>
<span class="cm">*/</span>

<span class="k">enum</span> <span class="n">dma_ch</span> <span class="p">{</span>
	<span class="n">DMACH_XD0</span><span class="p">,</span>
	<span class="n">DMACH_XD1</span><span class="p">,</span>
	<span class="n">DMACH_SDI</span><span class="p">,</span>
	<span class="n">DMACH_SPI0</span><span class="p">,</span>
	<span class="n">DMACH_SPI1</span><span class="p">,</span>
	<span class="n">DMACH_UART0</span><span class="p">,</span>
	<span class="n">DMACH_UART1</span><span class="p">,</span>
	<span class="n">DMACH_UART2</span><span class="p">,</span>
	<span class="n">DMACH_TIMER</span><span class="p">,</span>
	<span class="n">DMACH_I2S_IN</span><span class="p">,</span>
	<span class="n">DMACH_I2S_OUT</span><span class="p">,</span>
	<span class="n">DMACH_PCM_IN</span><span class="p">,</span>
	<span class="n">DMACH_PCM_OUT</span><span class="p">,</span>
	<span class="n">DMACH_MIC_IN</span><span class="p">,</span>
	<span class="n">DMACH_USB_EP1</span><span class="p">,</span>
	<span class="n">DMACH_USB_EP2</span><span class="p">,</span>
	<span class="n">DMACH_USB_EP3</span><span class="p">,</span>
	<span class="n">DMACH_USB_EP4</span><span class="p">,</span>
	<span class="n">DMACH_UART0_SRC2</span><span class="p">,</span>	<span class="cm">/* s3c2412 second uart sources */</span>
	<span class="n">DMACH_UART1_SRC2</span><span class="p">,</span>
	<span class="n">DMACH_UART2_SRC2</span><span class="p">,</span>
	<span class="n">DMACH_UART3</span><span class="p">,</span>		<span class="cm">/* s3c2443 has extra uart */</span>
	<span class="n">DMACH_UART3_SRC2</span><span class="p">,</span>
	<span class="n">DMACH_SPI0_TX</span><span class="p">,</span>		<span class="cm">/* s3c2443/2416/2450 hsspi0 */</span>
	<span class="n">DMACH_SPI0_RX</span><span class="p">,</span>		<span class="cm">/* s3c2443/2416/2450 hsspi0 */</span>
	<span class="n">DMACH_SPI1_TX</span><span class="p">,</span>		<span class="cm">/* s3c2443/2450 hsspi1 */</span>
	<span class="n">DMACH_SPI1_RX</span><span class="p">,</span>		<span class="cm">/* s3c2443/2450 hsspi1 */</span>
	<span class="n">DMACH_MAX</span><span class="p">,</span>		<span class="cm">/* the end entry */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">samsung_dma_has_circular</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">samsung_dma_is_dmadev</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#include &lt;plat/dma.h&gt;</span>

<span class="cp">#define DMACH_LOW_LEVEL	(1&lt;&lt;28)	</span><span class="cm">/* use this to specifiy hardware ch no */</span><span class="cp"></span>

<span class="cm">/* we have 4 dma channels */</span>
<span class="cp">#if !defined(CONFIG_CPU_S3C2443) &amp;&amp; !defined(CONFIG_CPU_S3C2416)</span>
<span class="cp">#define S3C_DMA_CHANNELS		(4)</span>
<span class="cp">#else</span>
<span class="cp">#define S3C_DMA_CHANNELS		(6)</span>
<span class="cp">#endif</span>

<span class="cm">/* types */</span>

<span class="k">enum</span> <span class="n">s3c2410_dma_state</span> <span class="p">{</span>
	<span class="n">S3C2410_DMA_IDLE</span><span class="p">,</span>
	<span class="n">S3C2410_DMA_RUNNING</span><span class="p">,</span>
	<span class="n">S3C2410_DMA_PAUSED</span>
<span class="p">};</span>

<span class="cm">/* enum s3c2410_dma_loadst</span>
<span class="cm"> *</span>
<span class="cm"> * This represents the state of the DMA engine, wrt to the loaded / running</span>
<span class="cm"> * transfers. Since we don&#39;t have any way of knowing exactly the state of</span>
<span class="cm"> * the DMA transfers, we need to know the state to make decisions on wether</span>
<span class="cm"> * we can</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2410_DMA_NONE</span>
<span class="cm"> *</span>
<span class="cm"> * There are no buffers loaded (the channel should be inactive)</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2410_DMA_1LOADED</span>
<span class="cm"> *</span>
<span class="cm"> * There is one buffer loaded, however it has not been confirmed to be</span>
<span class="cm"> * loaded by the DMA engine. This may be because the channel is not</span>
<span class="cm"> * yet running, or the DMA driver decided that it was too costly to</span>
<span class="cm"> * sit and wait for it to happen.</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2410_DMA_1RUNNING</span>
<span class="cm"> *</span>
<span class="cm"> * The buffer has been confirmed running, and not finisged</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2410_DMA_1LOADED_1RUNNING</span>
<span class="cm"> *</span>
<span class="cm"> * There is a buffer waiting to be loaded by the DMA engine, and one</span>
<span class="cm"> * currently running.</span>
<span class="cm">*/</span>

<span class="k">enum</span> <span class="n">s3c2410_dma_loadst</span> <span class="p">{</span>
	<span class="n">S3C2410_DMALOAD_NONE</span><span class="p">,</span>
	<span class="n">S3C2410_DMALOAD_1LOADED</span><span class="p">,</span>
	<span class="n">S3C2410_DMALOAD_1RUNNING</span><span class="p">,</span>
	<span class="n">S3C2410_DMALOAD_1LOADED_1RUNNING</span><span class="p">,</span>
<span class="p">};</span>


<span class="cm">/* flags */</span>

<span class="cp">#define S3C2410_DMAF_SLOW         (1&lt;&lt;0)   </span><span class="cm">/* slow, so don&#39;t worry about</span>
<span class="cm">					    * waiting for reloads */</span><span class="cp"></span>
<span class="cp">#define S3C2410_DMAF_AUTOSTART    (1&lt;&lt;1)   </span><span class="cm">/* auto-start if buffer queued */</span><span class="cp"></span>

<span class="cp">#define S3C2410_DMAF_CIRCULAR	(1 &lt;&lt; 2)	</span><span class="cm">/* no circular dma support */</span><span class="cp"></span>

<span class="cm">/* dma buffer */</span>

<span class="k">struct</span> <span class="n">s3c2410_dma_buf</span><span class="p">;</span>

<span class="cm">/* s3c2410_dma_buf</span>
<span class="cm"> *</span>
<span class="cm"> * internally used buffer structure to describe a queued or running</span>
<span class="cm"> * buffer.</span>
<span class="cm">*/</span>

<span class="k">struct</span> <span class="n">s3c2410_dma_buf</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c2410_dma_buf</span>	<span class="o">*</span><span class="n">next</span><span class="p">;</span>
	<span class="kt">int</span>			 <span class="n">magic</span><span class="p">;</span>		<span class="cm">/* magic */</span>
	<span class="kt">int</span>			 <span class="n">size</span><span class="p">;</span>		<span class="cm">/* buffer size in bytes */</span>
	<span class="n">dma_addr_t</span>		 <span class="n">data</span><span class="p">;</span>		<span class="cm">/* start of DMA data */</span>
	<span class="n">dma_addr_t</span>		 <span class="n">ptr</span><span class="p">;</span>		<span class="cm">/* where the DMA got to [1] */</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">id</span><span class="p">;</span>		<span class="cm">/* client&#39;s id */</span>
<span class="p">};</span>

<span class="cm">/* [1] is this updated for both recv/send modes? */</span>

<span class="k">struct</span> <span class="n">s3c2410_dma_stats</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">loads</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">timeout_longest</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">timeout_shortest</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">timeout_avg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">timeout_failed</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">s3c2410_dma_map</span><span class="p">;</span>

<span class="cm">/* struct s3c2410_dma_chan</span>
<span class="cm"> *</span>
<span class="cm"> * full state information for each DMA channel</span>
<span class="cm">*/</span>

<span class="k">struct</span> <span class="n">s3c2410_dma_chan</span> <span class="p">{</span>
	<span class="cm">/* channel state flags and information */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>		 <span class="n">number</span><span class="p">;</span>      <span class="cm">/* number of this dma channel */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>		 <span class="n">in_use</span><span class="p">;</span>      <span class="cm">/* channel allocated */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>		 <span class="n">irq_claimed</span><span class="p">;</span> <span class="cm">/* irq claimed for channel */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>		 <span class="n">irq_enabled</span><span class="p">;</span> <span class="cm">/* irq enabled for channel */</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>		 <span class="n">xfer_unit</span><span class="p">;</span>   <span class="cm">/* size of an transfer */</span>

	<span class="cm">/* channel state */</span>

	<span class="k">enum</span> <span class="n">s3c2410_dma_state</span>	 <span class="n">state</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">s3c2410_dma_loadst</span>	 <span class="n">load_state</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s3c2410_dma_client</span> <span class="o">*</span><span class="n">client</span><span class="p">;</span>

	<span class="cm">/* channel configuration */</span>
	<span class="k">enum</span> <span class="n">dma_data_direction</span>	 <span class="n">source</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_ch</span>		 <span class="n">req_ch</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		 <span class="n">dev_addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		 <span class="n">load_timeout</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		 <span class="n">flags</span><span class="p">;</span>		<span class="cm">/* channel flags */</span>

	<span class="k">struct</span> <span class="n">s3c24xx_dma_map</span>	<span class="o">*</span><span class="n">map</span><span class="p">;</span>		<span class="cm">/* channel hw maps */</span>

	<span class="cm">/* channel&#39;s hardware position and configuration */</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">regs</span><span class="p">;</span>		<span class="cm">/* channels registers */</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">addr_reg</span><span class="p">;</span>	<span class="cm">/* data address register */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		 <span class="n">irq</span><span class="p">;</span>		<span class="cm">/* channel irq */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		 <span class="n">dcon</span><span class="p">;</span>		<span class="cm">/* default value of DCON */</span>

	<span class="cm">/* driver handles */</span>
	<span class="n">s3c2410_dma_cbfn_t</span>	 <span class="n">callback_fn</span><span class="p">;</span>	<span class="cm">/* buffer done callback */</span>
	<span class="n">s3c2410_dma_opfn_t</span>	 <span class="n">op_fn</span><span class="p">;</span>		<span class="cm">/* channel op callback */</span>

	<span class="cm">/* stats gathering */</span>
	<span class="k">struct</span> <span class="n">s3c2410_dma_stats</span> <span class="o">*</span><span class="n">stats</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s3c2410_dma_stats</span>  <span class="n">stats_store</span><span class="p">;</span>

	<span class="cm">/* buffer list and information */</span>
	<span class="k">struct</span> <span class="n">s3c2410_dma_buf</span>	<span class="o">*</span><span class="n">curr</span><span class="p">;</span>		<span class="cm">/* current dma buffer */</span>
	<span class="k">struct</span> <span class="n">s3c2410_dma_buf</span>	<span class="o">*</span><span class="n">next</span><span class="p">;</span>		<span class="cm">/* next buffer to load */</span>
	<span class="k">struct</span> <span class="n">s3c2410_dma_buf</span>	<span class="o">*</span><span class="n">end</span><span class="p">;</span>		<span class="cm">/* end of queue */</span>

	<span class="cm">/* system device */</span>
	<span class="k">struct</span> <span class="n">device</span>	<span class="n">dev</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dma_device_t</span><span class="p">;</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_ARCH_DMA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
