[12/07 21:18:07      0s] 
[12/07 21:18:07      0s] Cadence Innovus(TM) Implementation System.
[12/07 21:18:07      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/07 21:18:07      0s] 
[12/07 21:18:07      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[12/07 21:18:07      0s] Options:	-no_gui -execute set asictop torus; set datawidth 32 -files asic-par.tcl 
[12/07 21:18:07      0s] Date:		Sat Dec  7 21:18:07 2024
[12/07 21:18:07      0s] Host:		ECEUBUNTU2 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz 25344KB)
[12/07 21:18:07      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[12/07 21:18:07      0s] 
[12/07 21:18:07      0s] License:
[12/07 21:18:07      0s] 		[21:18:07.232348] Configured Lic search path (21.01-s002): 6055@cadpass2.eng.uwaterloo.ca:6055@cadpass1.eng.uwaterloo.ca:7055@cadpass1.eng.uwaterloo.ca:7055@cadpass2.eng.uwaterloo.ca

[12/07 21:18:07      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/07 21:18:07      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/07 21:18:19     12s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/07 21:18:22     14s] @(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[12/07 21:18:22     14s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[12/07 21:18:22     14s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[12/07 21:18:22     14s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[12/07 21:18:22     14s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[12/07 21:18:22     14s] @(#)CDS: CPE v21.17-s068
[12/07 21:18:22     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[12/07 21:18:22     14s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[12/07 21:18:22     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/07 21:18:22     14s] @(#)CDS: RCDB 11.15.0
[12/07 21:18:22     14s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[12/07 21:18:22     14s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[12/07 21:18:22     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3511916_ECEUBUNTU2_t3rampal_YN69PB.

[12/07 21:18:22     14s] Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.
[12/07 21:18:23     15s] 
[12/07 21:18:23     15s] **INFO:  MMMC transition support version v31-84 
[12/07 21:18:23     15s] 
[12/07 21:18:23     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/07 21:18:23     15s] <CMD> suppressMessage ENCEXT-2799
[12/07 21:18:23     15s] <CMD> getVersion
[12/07 21:18:24     15s] [INFO] Loading PVS  fill procedures
[12/07 21:18:24     15s] **WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
[12/07 21:18:24     15s] Executing cmd 'set asictop torus; set datawidth 32' ...
[12/07 21:18:24     15s] Sourcing file "asic-par.tcl" ...
[12/07 21:18:24     15s] <CMD> set init_mmmc_file setup-timing.tcl
[12/07 21:18:24     15s] <CMD> set init_verilog asic-post-synth.torus.32.v
[12/07 21:18:24     15s] <CMD> set init_top_cell torus_D_W32
[12/07 21:18:24     15s] <CMD> set init_lef_file {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef low_swing_rx.lef  low_swing_tx.lef  torus_xbar_1b.lef}
[12/07 21:18:24     15s] <CMD> set init_gnd_net VSS
[12/07 21:18:24     15s] <CMD> set init_pwr_net VDD
[12/07 21:18:24     15s] <CMD> init_design
[12/07 21:18:24     15s] #% Begin Load MMMC data ... (date=12/07 21:18:24, mem=919.1M)
[12/07 21:18:25     15s] #% End Load MMMC data ... (date=12/07 21:18:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=920.2M, current mem=920.2M)
[12/07 21:18:25     15s] 
[12/07 21:18:25     15s] Loading LEF file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
[12/07 21:18:25     15s] Set DBUPerIGU to M2 pitch 400.
[12/07 21:18:25     16s] 
[12/07 21:18:25     16s] Loading LEF file low_swing_rx.lef ...
[12/07 21:18:25     16s] 
[12/07 21:18:25     16s] Loading LEF file low_swing_tx.lef ...
[12/07 21:18:25     16s] 
[12/07 21:18:25     16s] Loading LEF file torus_xbar_1b.lef ...
[12/07 21:18:25     16s] **WARN: (IMPLF-200):	Pin 'wi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-200' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-200):	Pin 'w2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-200' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-201):	Pin 'eo' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-201' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-200):	Pin 'pi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-200' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-200):	Pin 'p2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-200' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-200):	Pin 'p2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-200' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-201):	Pin 'so' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-201' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-200):	Pin 'w2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-200' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-200):	Pin 'ni' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-200' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-200):	Pin 'n2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-200' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_tx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-200' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-201):	Pin 'c' in macro 'low_swing_tx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-201' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-201):	Pin 'o' in macro 'low_swing_rx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-201' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_rx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-200' for more detail.
[12/07 21:18:25     16s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:18:25     16s] Type 'man IMPLF-200' for more detail.
[12/07 21:18:25     16s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/07 21:18:25     16s] Loading view definition file from setup-timing.tcl
[12/07 21:18:25     16s] Reading wcl_slow timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
[12/07 21:18:27     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:18:27     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:18:27     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:18:27     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:18:27     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:18:27     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:18:27     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:18:27     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:18:27     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:18:27     18s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:18:27     18s] Read 816 cells in library 'tcbn65gpluswc' 
[12/07 21:18:27     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib' ...
[12/07 21:18:27     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_wc' 
[12/07 21:18:27     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_wc.lib' ...
[12/07 21:18:27     18s] Read 1 cells in library 'low_swing_rx_wc' 
[12/07 21:18:27     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_wc.lib' ...
[12/07 21:18:27     18s] Read 1 cells in library 'low_swing_tx_wc' 
[12/07 21:18:27     18s] Ending "PreSetAnalysisView" (total cpu=0:00:02.8, real=0:00:02.0, peak res=1115.3M, current mem=957.8M)
[12/07 21:18:27     18s] *** End library_loading (cpu=0.05min, real=0.03min, mem=96.5M, fe_cpu=0.31min, fe_real=0.33min, fe_mem=1055.6M) ***
[12/07 21:18:27     18s] #% Begin Load netlist data ... (date=12/07 21:18:27, mem=957.8M)
[12/07 21:18:27     18s] *** Begin netlist parsing (mem=1055.6M) ***
[12/07 21:18:27     18s] Created 819 new cells from 4 timing libraries.
[12/07 21:18:27     18s] Reading netlist ...
[12/07 21:18:27     18s] Backslashed names will retain backslash and a trailing blank character.
[12/07 21:18:27     18s] Reading verilog netlist 'asic-post-synth.torus.32.v'
[12/07 21:18:28     18s] 
[12/07 21:18:28     18s] *** Memory Usage v#1 (Current mem = 1055.625M, initial mem = 486.906M) ***
[12/07 21:18:28     18s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=1055.6M) ***
[12/07 21:18:28     18s] #% End Load netlist data ... (date=12/07 21:18:28, total cpu=0:00:00.1, real=0:00:01.0, peak res=998.8M, current mem=998.8M)
[12/07 21:18:28     18s] Set top cell to torus_D_W32.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL3' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL10' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:18:28     19s] Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/07 21:18:28     19s] Hooked 819 DB cells to tlib cells.
[12/07 21:18:28     19s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1026.5M, current mem=1026.5M)
[12/07 21:18:28     19s] Starting recursive module instantiation check.
[12/07 21:18:28     19s] No recursion found.
[12/07 21:18:28     19s] Building hierarchical netlist for Cell torus_D_W32 ...
[12/07 21:18:28     19s] *** Netlist is unique.
[12/07 21:18:28     19s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[12/07 21:18:28     19s] ** info: there are 923 modules.
[12/07 21:18:28     19s] ** info: there are 8829 stdCell insts.
[12/07 21:18:28     19s] ** info: there are 3039 multi-height stdCell insts (3 stdCells)
[12/07 21:18:28     19s] 
[12/07 21:18:28     19s] *** Memory Usage v#1 (Current mem = 1121.008M, initial mem = 486.906M) ***
[12/07 21:18:28     19s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 21:18:28     19s] Type 'man IMPFP-3961' for more detail.
[12/07 21:18:28     19s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 21:18:28     19s] Type 'man IMPFP-3961' for more detail.
[12/07 21:18:28     19s] Start create_tracks
[12/07 21:18:28     19s] Extraction setup Started 
[12/07 21:18:28     19s] 
[12/07 21:18:28     19s] Trim Metal Layers:
[12/07 21:18:28     19s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/07 21:18:28     19s] Reading Capacitance Table File /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable ...
[12/07 21:18:28     19s] Importing multi-corner RC tables ... 
[12/07 21:18:28     19s] Summary of Active RC-Corners : 
[12/07 21:18:28     19s]  
[12/07 21:18:28     19s]  Analysis View: view_functional_wcl_slow
[12/07 21:18:28     19s]     RC-Corner Name        : rc_corner
[12/07 21:18:28     19s]     RC-Corner Index       : 0
[12/07 21:18:28     19s]     RC-Corner Temperature : 25 Celsius
[12/07 21:18:28     19s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/07 21:18:28     19s]     RC-Corner PreRoute Res Factor         : 1
[12/07 21:18:28     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/07 21:18:28     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/07 21:18:28     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/07 21:18:28     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/07 21:18:28     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/07 21:18:28     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/07 21:18:28     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/07 21:18:28     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/07 21:18:28     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/07 21:18:28     19s]  
[12/07 21:18:28     19s]  Analysis View: view_functional_wcl_fast
[12/07 21:18:28     19s]     RC-Corner Name        : rc_corner
[12/07 21:18:28     19s]     RC-Corner Index       : 0
[12/07 21:18:28     19s]     RC-Corner Temperature : 25 Celsius
[12/07 21:18:28     19s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/07 21:18:28     19s]     RC-Corner PreRoute Res Factor         : 1
[12/07 21:18:28     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/07 21:18:28     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/07 21:18:28     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/07 21:18:28     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/07 21:18:28     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/07 21:18:28     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/07 21:18:28     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/07 21:18:28     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/07 21:18:28     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/07 21:18:28     19s]  
[12/07 21:18:28     19s]  Analysis View: view_functional_wcl_typical
[12/07 21:18:28     19s]     RC-Corner Name        : rc_corner
[12/07 21:18:28     19s]     RC-Corner Index       : 0
[12/07 21:18:28     19s]     RC-Corner Temperature : 25 Celsius
[12/07 21:18:28     19s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/07 21:18:28     19s]     RC-Corner PreRoute Res Factor         : 1
[12/07 21:18:28     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/07 21:18:28     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/07 21:18:28     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/07 21:18:28     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/07 21:18:28     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/07 21:18:28     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/07 21:18:28     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/07 21:18:28     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/07 21:18:28     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/07 21:18:28     19s] 
[12/07 21:18:28     19s] Trim Metal Layers:
[12/07 21:18:28     19s] LayerId::1 widthSet size::4
[12/07 21:18:28     19s] LayerId::2 widthSet size::4
[12/07 21:18:28     19s] LayerId::3 widthSet size::4
[12/07 21:18:28     19s] LayerId::4 widthSet size::4
[12/07 21:18:28     19s] LayerId::5 widthSet size::4
[12/07 21:18:28     19s] LayerId::6 widthSet size::4
[12/07 21:18:28     19s] LayerId::7 widthSet size::4
[12/07 21:18:28     19s] LayerId::8 widthSet size::4
[12/07 21:18:28     19s] LayerId::9 widthSet size::4
[12/07 21:18:28     19s] LayerId::10 widthSet size::2
[12/07 21:18:28     19s] Updating RC grid for preRoute extraction ...
[12/07 21:18:28     19s] eee: pegSigSF::1.070000
[12/07 21:18:28     19s] Initializing multi-corner capacitance tables ... 
[12/07 21:18:28     19s] Initializing multi-corner resistance tables ...
[12/07 21:18:28     19s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:18:28     19s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:18:28     19s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:18:28     19s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:18:28     19s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:18:28     19s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:18:28     19s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:18:28     19s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:18:28     19s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:18:28     19s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:18:28     19s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:18:28     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 21:18:28     19s] *Info: initialize multi-corner CTS.
[12/07 21:18:28     19s] Reading wcl_fast timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
[12/07 21:18:31     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:18:31     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:18:31     22s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:18:31     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:18:31     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:18:31     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:18:31     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:18:31     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:18:31     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:18:31     22s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:18:31     22s] Read 816 cells in library 'tcbn65gplusbc' 
[12/07 21:18:31     22s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_bc.lib' ...
[12/07 21:18:31     22s] Read 1 cells in library 'low_swing_rx_bc' 
[12/07 21:18:31     22s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_bc.lib' ...
[12/07 21:18:31     22s] Read 1 cells in library 'low_swing_tx_bc' 
[12/07 21:18:31     22s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib' ...
[12/07 21:18:31     22s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_bc' 
[12/07 21:18:31     22s] Reading wcl_typical timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib' ...
[12/07 21:18:34     25s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/07 21:18:34     25s] Read 816 cells in library 'tcbn65gplustc' 
[12/07 21:18:34     25s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_tc.lib' ...
[12/07 21:18:34     25s] Message <TECHLIB-1171> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/07 21:18:34     25s] Read 1 cells in library 'torus_xbar_1b_tc' 
[12/07 21:18:34     25s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_tc.lib' ...
[12/07 21:18:34     25s] Read 1 cells in library 'low_swing_rx_tc' 
[12/07 21:18:34     25s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_tc.lib' ...
[12/07 21:18:34     25s] Read 1 cells in library 'low_swing_tx_tc' 
[12/07 21:18:34     25s] Ending "SetAnalysisView" (total cpu=0:00:06.2, real=0:00:06.0, peak res=1334.4M, current mem=1103.5M)
[12/07 21:18:34     26s] Reading timing constraints file 'constraints.sdc' ...
[12/07 21:18:34     26s] Current (total cpu=0:00:26.0, real=0:00:27.0, peak res=1477.2M, current mem=1477.2M)
[12/07 21:18:34     26s] INFO (CTE): Constraints read successfully.
[12/07 21:18:34     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1484.7M, current mem=1484.7M)
[12/07 21:18:34     26s] Current (total cpu=0:00:26.1, real=0:00:27.0, peak res=1484.7M, current mem=1484.7M)
[12/07 21:18:34     26s] Reading timing constraints file 'constraints.sdc' ...
[12/07 21:18:35     26s] Current (total cpu=0:00:26.1, real=0:00:28.0, peak res=1484.7M, current mem=1484.7M)
[12/07 21:18:35     26s] INFO (CTE): Constraints read successfully.
[12/07 21:18:35     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.0M, current mem=1485.0M)
[12/07 21:18:35     26s] Current (total cpu=0:00:26.2, real=0:00:28.0, peak res=1485.0M, current mem=1485.0M)
[12/07 21:18:35     26s] Reading timing constraints file 'constraints.sdc' ...
[12/07 21:18:35     26s] Current (total cpu=0:00:26.2, real=0:00:28.0, peak res=1485.0M, current mem=1485.0M)
[12/07 21:18:35     26s] INFO (CTE): Constraints read successfully.
[12/07 21:18:35     26s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1485.3M, current mem=1485.3M)
[12/07 21:18:35     26s] Current (total cpu=0:00:26.2, real=0:00:28.0, peak res=1485.3M, current mem=1485.3M)
[12/07 21:18:35     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/07 21:18:35     26s] Summary for sequential cells identification: 
[12/07 21:18:35     26s]   Identified SBFF number: 199
[12/07 21:18:35     26s]   Identified MBFF number: 0
[12/07 21:18:35     26s]   Identified SB Latch number: 0
[12/07 21:18:35     26s]   Identified MB Latch number: 0
[12/07 21:18:35     26s]   Not identified SBFF number: 0
[12/07 21:18:35     26s]   Not identified MBFF number: 0
[12/07 21:18:35     26s]   Not identified SB Latch number: 0
[12/07 21:18:35     26s]   Not identified MB Latch number: 0
[12/07 21:18:35     26s]   Number of sequential cells which are not FFs: 104
[12/07 21:18:35     26s] Total number of combinational cells: 485
[12/07 21:18:35     26s] Total number of sequential cells: 303
[12/07 21:18:35     26s] Total number of tristate cells: 12
[12/07 21:18:35     26s] Total number of level shifter cells: 0
[12/07 21:18:35     26s] Total number of power gating cells: 0
[12/07 21:18:35     26s] Total number of isolation cells: 0
[12/07 21:18:35     26s] Total number of power switch cells: 0
[12/07 21:18:35     26s] Total number of pulse generator cells: 0
[12/07 21:18:35     26s] Total number of always on buffers: 0
[12/07 21:18:35     26s] Total number of retention cells: 0
[12/07 21:18:35     26s] Total number of physical cells: 19
[12/07 21:18:35     26s] List of usable buffers: BUFFD2 BUFFD12 BUFFD16 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD2 CKBD4 low_swing_rx
[12/07 21:18:35     26s] Total number of usable buffers: 10
[12/07 21:18:35     26s] List of unusable buffers: GBUFFD1 GBUFFD2 GBUFFD4 GBUFFD8
[12/07 21:18:35     26s] Total number of unusable buffers: 4
[12/07 21:18:35     26s] List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
[12/07 21:18:35     26s] Total number of usable inverters: 18
[12/07 21:18:35     26s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[12/07 21:18:35     26s] Total number of unusable inverters: 9
[12/07 21:18:35     26s] List of identified usable delay cells: BUFFD1 BUFFD0 BUFFD3 CKBD0 CKBD12 CKBD16 CKBD3 CKBD6 CKBD8 DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[12/07 21:18:35     26s] Total number of identified usable delay cells: 18
[12/07 21:18:35     26s] List of identified unusable delay cells: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD3
[12/07 21:18:35     26s] Total number of identified unusable delay cells: 5
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] TimeStamp Deleting Cell Server Begin ...
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] TimeStamp Deleting Cell Server End ...
[12/07 21:18:35     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1515.6M, current mem=1515.5M)
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 21:18:35     26s] Summary for sequential cells identification: 
[12/07 21:18:35     26s]   Identified SBFF number: 199
[12/07 21:18:35     26s]   Identified MBFF number: 0
[12/07 21:18:35     26s]   Identified SB Latch number: 0
[12/07 21:18:35     26s]   Identified MB Latch number: 0
[12/07 21:18:35     26s]   Not identified SBFF number: 0
[12/07 21:18:35     26s]   Not identified MBFF number: 0
[12/07 21:18:35     26s]   Not identified SB Latch number: 0
[12/07 21:18:35     26s]   Not identified MB Latch number: 0
[12/07 21:18:35     26s]   Number of sequential cells which are not FFs: 104
[12/07 21:18:35     26s]  Visiting view : view_functional_wcl_slow
[12/07 21:18:35     26s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:18:35     26s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:18:35     26s]  Visiting view : view_functional_wcl_fast
[12/07 21:18:35     26s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 21:18:35     26s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 21:18:35     26s]  Visiting view : view_functional_wcl_typical
[12/07 21:18:35     26s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 21:18:35     26s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 21:18:35     26s]  Visiting view : view_functional_wcl_slow
[12/07 21:18:35     26s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:18:35     26s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:18:35     26s]  Visiting view : view_functional_wcl_fast
[12/07 21:18:35     26s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 21:18:35     26s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 21:18:35     26s]  Visiting view : view_functional_wcl_typical
[12/07 21:18:35     26s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 21:18:35     26s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 21:18:35     26s] TLC MultiMap info (StdDelay):
[12/07 21:18:35     26s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/07 21:18:35     26s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/07 21:18:35     26s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/07 21:18:35     26s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/07 21:18:35     26s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 21:18:35     26s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 21:18:35     26s]  Setting StdDelay to: 13.6ps
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] TimeStamp Deleting Cell Server Begin ...
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] TimeStamp Deleting Cell Server End ...
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] *** Summary of all messages that are not suppressed in this session:
[12/07 21:18:35     26s] Severity  ID               Count  Summary                                  
[12/07 21:18:35     26s] WARNING   IMPLF-200           11  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/07 21:18:35     26s] WARNING   IMPLF-201            4  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/07 21:18:35     26s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/07 21:18:35     26s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/07 21:18:35     26s] WARNING   TECHLIB-606       3276  An inconsistency was found during interp...
[12/07 21:18:35     26s] ERROR     TECHLIB-1171        30  The attribute '%s' of group '%s' has one...
[12/07 21:18:35     26s] *** Message Summary: 3323 warning(s), 30 error(s)
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] <CMD> floorPlan -d 1500 1500 2 2 2 2
[12/07 21:18:35     26s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 21:18:35     26s] Type 'man IMPFP-3961' for more detail.
[12/07 21:18:35     26s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 21:18:35     26s] Type 'man IMPFP-3961' for more detail.
[12/07 21:18:35     26s] Start create_tracks
[12/07 21:18:35     26s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/07 21:18:35     26s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[12/07 21:18:35     26s] 6366 new pwr-pin connections were made to global net 'VDD'.
[12/07 21:18:35     26s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[12/07 21:18:35     26s] 5790 new gnd-pin connections were made to global net 'VSS'.
[12/07 21:18:35     26s] <CMD> globalNetConnect VDD -type pgpin -pin vdd -inst * -verbose
[12/07 21:18:35     26s] 2463 new pwr-pin connections were made to global net 'VDD'.
[12/07 21:18:35     26s] <CMD> globalNetConnect VSS -type pgpin -pin vss -inst * -verbose
[12/07 21:18:35     26s] 3039 new gnd-pin connections were made to global net 'VSS'.
[12/07 21:18:35     26s] <CMD> sroute -nets {VDD VSS}
[12/07 21:18:35     26s] #% Begin sroute (date=12/07 21:18:35, mem=1520.2M)
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] viaInitial starts at Sat Dec  7 21:18:35 2024
viaInitial ends at Sat Dec  7 21:18:35 2024
*** Begin SPECIAL ROUTE on Sat Dec  7 21:18:35 2024 ***
[12/07 21:18:35     26s] SPECIAL ROUTE ran on directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell
[12/07 21:18:35     26s] SPECIAL ROUTE ran on machine: ECEUBUNTU2 (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 3.00Ghz)
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] Begin option processing ...
[12/07 21:18:35     26s] srouteConnectPowerBump set to false
[12/07 21:18:35     26s] routeSelectNet set to "VDD VSS"
[12/07 21:18:35     26s] routeSpecial set to true
[12/07 21:18:35     26s] srouteConnectConverterPin set to false
[12/07 21:18:35     26s] srouteFollowCorePinEnd set to 3
[12/07 21:18:35     26s] srouteJogControl set to "preferWithChanges differentLayer"
[12/07 21:18:35     26s] sroutePadPinAllPorts set to true
[12/07 21:18:35     26s] sroutePreserveExistingRoutes set to true
[12/07 21:18:35     26s] srouteRoutePowerBarPortOnBothDir set to true
[12/07 21:18:35     26s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2940.00 megs.
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] Reading DB technology information...
[12/07 21:18:35     26s] Finished reading DB technology information.
[12/07 21:18:35     26s] Reading floorplan and netlist information...
[12/07 21:18:35     26s] Finished reading floorplan and netlist information.
[12/07 21:18:35     26s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/07 21:18:35     26s] Read in 21 layers, 10 routing layers, 1 overlap layer
[12/07 21:18:35     26s] Read in 858 macros, 47 used
[12/07 21:18:35     26s] Read in 47 components
[12/07 21:18:35     26s]   47 core components: 47 unplaced, 0 placed, 0 fixed
[12/07 21:18:35     26s] Read in 36 logical pins
[12/07 21:18:35     26s] Read in 36 nets
[12/07 21:18:35     26s] Read in 2 special nets
[12/07 21:18:35     26s] Read in 94 terminals
[12/07 21:18:35     26s] 2 nets selected.
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] Begin power routing ...
[12/07 21:18:35     26s] #create default rule from bind_ndr_rule rule=0x7f7c10386740 0x7f7c0b088018
[12/07 21:18:35     26s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 21:18:35     26s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/07 21:18:35     26s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/07 21:18:35     26s] Type 'man IMPSR-1256' for more detail.
[12/07 21:18:35     26s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/07 21:18:35     26s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/07 21:18:35     26s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/07 21:18:35     26s] Type 'man IMPSR-1256' for more detail.
[12/07 21:18:35     26s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/07 21:18:35     26s] CPU time for VDD FollowPin 0 seconds
[12/07 21:18:35     26s] CPU time for VSS FollowPin 0 seconds
[12/07 21:18:35     26s]   Number of IO ports routed: 0
[12/07 21:18:35     26s]   Number of Block ports routed: 0
[12/07 21:18:35     26s]   Number of Stripe ports routed: 0
[12/07 21:18:35     26s]   Number of Core ports routed: 0  open: 1664
[12/07 21:18:35     26s]   Number of Pad ports routed: 0
[12/07 21:18:35     26s]   Number of Power Bump ports routed: 0
[12/07 21:18:35     26s]   Number of Followpin connections: 832
[12/07 21:18:35     26s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2959.00 megs.
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s]  Begin updating DB with routing results ...
[12/07 21:18:35     26s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/07 21:18:35     26s] Pin and blockage extraction finished
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] sroute created 832 wires.
[12/07 21:18:35     26s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/07 21:18:35     26s] +--------+----------------+----------------+
[12/07 21:18:35     26s] |  Layer |     Created    |     Deleted    |
[12/07 21:18:35     26s] +--------+----------------+----------------+
[12/07 21:18:35     26s] |   M1   |       832      |       NA       |
[12/07 21:18:35     26s] +--------+----------------+----------------+
[12/07 21:18:35     26s] #% End sroute (date=12/07 21:18:35, total cpu=0:00:00.4, real=0:00:00.0, peak res=1558.5M, current mem=1541.1M)
[12/07 21:18:35     26s] <CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 6 bottom 6 left 5 right 5}
[12/07 21:18:35     26s] #% Begin addRing (date=12/07 21:18:35, mem=1541.1M)
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[12/07 21:18:35     26s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[12/07 21:18:35     26s] Type 'man IMPPP-4051' for more detail.
[12/07 21:18:35     26s] #% End addRing (date=12/07 21:18:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1541.4M, current mem=1541.4M)
[12/07 21:18:35     26s] <CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/07 21:18:35     26s] #% Begin addStripe (date=12/07 21:18:35, mem=1541.4M)
[12/07 21:18:35     26s] 
[12/07 21:18:35     26s] Initialize fgc environment(mem: 1601.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Starting stripe generation ...
[12/07 21:18:35     26s] Non-Default Mode Option Settings :
[12/07 21:18:35     26s]   NONE
[12/07 21:18:35     26s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/07 21:18:35     26s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/07 21:18:35     26s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1601.3M)
[12/07 21:18:35     26s] Stripe generation is complete.
[12/07 21:18:35     26s] vias are now being generated.
[12/07 21:19:07     58s] addStripe created 600 wires.
[12/07 21:19:07     58s] ViaGen created 995072 vias, deleted 0 via to avoid violation.
[12/07 21:19:07     58s] +--------+----------------+----------------+
[12/07 21:19:07     58s] |  Layer |     Created    |     Deleted    |
[12/07 21:19:07     58s] +--------+----------------+----------------+
[12/07 21:19:07     58s] |  VIA1  |     248768     |        0       |
[12/07 21:19:07     58s] |  VIA2  |     248768     |        0       |
[12/07 21:19:07     58s] |  VIA3  |     248768     |        0       |
[12/07 21:19:07     58s] |  VIA4  |     248768     |        0       |
[12/07 21:19:07     58s] |   M5   |       600      |       NA       |
[12/07 21:19:07     58s] +--------+----------------+----------------+
[12/07 21:19:07     58s] #% End addStripe (date=12/07 21:19:07, total cpu=0:00:31.6, real=0:00:32.0, peak res=1733.6M, current mem=1720.8M)
[12/07 21:19:07     58s] <CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/07 21:19:07     58s] #% Begin addStripe (date=12/07 21:19:07, mem=1720.8M)
[12/07 21:19:07     58s] 
[12/07 21:19:07     58s] Initialize fgc environment(mem: 1781.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1781.2M)
[12/07 21:19:07     58s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1781.2M)
[12/07 21:19:07     58s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1781.2M)
[12/07 21:19:08     59s] Loading via instances (cpu: 0:00:01.4, real: 0:00:01.0, peak mem: 2093.2M)
[12/07 21:19:08     59s] Starting stripe generation ...
[12/07 21:19:08     59s] Non-Default Mode Option Settings :
[12/07 21:19:08     59s]   NONE
[12/07 21:19:08     59s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/07 21:19:08     59s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/07 21:19:09     60s] Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 2094.2M)
[12/07 21:19:09     60s] Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.2M)
[12/07 21:19:09     60s] Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.2M)
[12/07 21:19:09     60s] Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.2M)
[12/07 21:19:09     60s] Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.2M)
[12/07 21:19:09     60s] Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.2M)
[12/07 21:19:09     60s] Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.2M)
[12/07 21:19:09     60s] Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.2M)
[12/07 21:19:09     60s] Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.2M)
[12/07 21:19:09     60s] Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.2M)
[12/07 21:19:09     60s] Stripe generation is complete.
[12/07 21:19:09     60s] vias are now being generated.
[12/07 21:19:09     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 10.84) (1498.00, 10.90).
[12/07 21:19:09     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 25.50) (1498.00, 25.57).
[12/07 21:19:09     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 50.50) (1498.00, 50.76).
[12/07 21:19:09     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 75.64) (1498.00, 75.90).
[12/07 21:19:10     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 100.83) (1498.00, 100.90).
[12/07 21:19:10     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 115.50) (1498.00, 115.57).
[12/07 21:19:10     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 140.50) (1498.00, 140.76).
[12/07 21:19:10     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 165.63) (1498.00, 165.90).
[12/07 21:19:10     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 190.84) (1498.00, 190.90).
[12/07 21:19:10     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 205.50) (1498.00, 205.57).
[12/07 21:19:10     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 230.50) (1498.00, 230.76).
[12/07 21:19:10     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 255.63) (1498.00, 255.90).
[12/07 21:19:10     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 280.83) (1498.00, 280.90).
[12/07 21:19:11     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 295.50) (1498.00, 295.57).
[12/07 21:19:11     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 320.50) (1498.00, 320.77).
[12/07 21:19:11     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 345.64) (1498.00, 345.90).
[12/07 21:19:11     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 370.83) (1498.00, 370.90).
[12/07 21:19:11     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 385.50) (1498.00, 385.57).
[12/07 21:19:11     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 410.50) (1498.00, 410.77).
[12/07 21:19:11     62s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 435.64) (1498.00, 435.90).
[12/07 21:19:11     62s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/07 21:19:11     62s] To increase the message display limit, refer to the product command reference manual.
[12/07 21:19:25     76s] addStripe created 600 wires.
[12/07 21:19:25     76s] ViaGen created 178802 vias, deleted 0 via to avoid violation.
[12/07 21:19:25     76s] +--------+----------------+----------------+
[12/07 21:19:25     76s] |  Layer |     Created    |     Deleted    |
[12/07 21:19:25     76s] +--------+----------------+----------------+
[12/07 21:19:25     76s] |  VIA5  |     178802     |        0       |
[12/07 21:19:25     76s] |   M6   |       600      |       NA       |
[12/07 21:19:25     76s] +--------+----------------+----------------+
[12/07 21:19:25     76s] #% End addStripe (date=12/07 21:19:25, total cpu=0:00:18.5, real=0:00:18.0, peak res=2065.9M, current mem=1898.2M)
[12/07 21:19:25     77s] <CMD> createInstGroup poly0_0_sw
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_sw {ys[0].xs[0].torus_switch_xy}
[12/07 21:19:25     77s] <CMD> createInstGroup poly0_0_cli
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_cli {ys[0].xs[0].client_xy}
[12/07 21:19:25     77s] <CMD> createInstGroup poly0_0_rx_ew
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[0].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[1].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[2].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[3].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[4].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[5].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[6].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[7].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[8].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[9].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[10].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[11].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[12].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[13].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[14].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[15].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[16].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[17].west_rx}
[12/07 21:19:25     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_0_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_0_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_0_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_1_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_sw {ys[1].xs[0].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_1_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_cli {ys[1].xs[0].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_1_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_1_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_1_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_1_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_2_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_sw {ys[2].xs[0].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_2_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_cli {ys[2].xs[0].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_2_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_2_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_2_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_2_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_3_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_sw {ys[3].xs[0].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_3_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_cli {ys[3].xs[0].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_3_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_3_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_3_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly0_3_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_0_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_sw {ys[0].xs[1].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_0_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_cli {ys[0].xs[1].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_0_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_0_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_0_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_0_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_1_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_sw {ys[1].xs[1].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_1_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_cli {ys[1].xs[1].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_1_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_1_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_1_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_1_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_2_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_sw {ys[2].xs[1].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_2_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_cli {ys[2].xs[1].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_2_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_2_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_2_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_2_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_3_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_sw {ys[3].xs[1].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_3_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_cli {ys[3].xs[1].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_3_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_3_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_3_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly1_3_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_0_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_sw {ys[0].xs[2].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_0_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_cli {ys[0].xs[2].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_0_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_0_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_0_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_0_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_1_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_sw {ys[1].xs[2].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_1_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_cli {ys[1].xs[2].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_1_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_1_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_1_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_1_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_2_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_sw {ys[2].xs[2].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_2_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_cli {ys[2].xs[2].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_2_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_2_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_2_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_2_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_3_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_sw {ys[3].xs[2].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_3_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_cli {ys[3].xs[2].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_3_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_3_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_3_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly2_3_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_0_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_sw {ys[0].xs[3].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_0_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_cli {ys[0].xs[3].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_0_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_0_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_0_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_0_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_1_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_sw {ys[1].xs[3].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_1_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_cli {ys[1].xs[3].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_1_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_1_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_1_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_1_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_2_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_sw {ys[2].xs[3].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_2_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_cli {ys[2].xs[3].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_2_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_2_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_2_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_2_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_3_sw
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_sw {ys[3].xs[3].torus_switch_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_3_cli
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_cli {ys[3].xs[3].client_xy}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_3_rx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[0].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[1].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[2].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[3].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[4].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[5].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[6].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[7].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[8].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[9].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[10].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[11].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[12].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[13].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[14].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[15].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[16].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[17].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[18].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[19].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[20].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[21].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[22].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[23].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[24].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[25].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[26].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[27].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[28].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[29].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[30].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[31].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[32].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[33].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[34].west_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[35].west_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_3_tx_ew
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[0].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[1].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[2].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[3].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[4].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[5].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[6].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[7].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[8].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[9].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[10].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[11].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[12].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[13].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[14].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[15].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[16].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[17].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[18].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[19].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[20].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[21].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[22].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[23].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[24].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[25].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[26].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[27].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[28].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[29].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[30].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[31].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[32].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[33].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[34].east_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[35].east_tx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_3_rx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[0].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[1].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[2].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[3].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[4].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[5].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[6].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[7].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[8].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[9].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[10].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[11].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[12].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[13].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[14].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[15].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[16].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[17].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[18].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[19].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[20].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[21].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[22].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[23].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[24].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[25].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[26].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[27].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[28].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[29].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[30].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[31].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[32].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[33].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[34].north_rx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[35].north_rx}
[12/07 21:19:26     77s] <CMD> createInstGroup poly3_3_tx_ns
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[0].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[1].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[2].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[3].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[4].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[5].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[6].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[7].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[8].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[9].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[10].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[11].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[12].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[13].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[14].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[15].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[16].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[17].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[18].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[19].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[20].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[21].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[22].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[23].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[24].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[25].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[26].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[27].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[28].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[29].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[30].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[31].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[32].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[33].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[34].south_tx}
[12/07 21:19:26     77s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[35].south_tx}
[12/07 21:19:26     77s] <CMD> setAttribute -net s_tx* -top_preferred_routing_layer M8 -bottom_preferred_routing_layer M8
[12/07 21:19:26     77s] <CMD> setAttribute -net e_tx* -top_preferred_routing_layer M7 -bottom_preferred_routing_layer M7
[12/07 21:19:26     77s] <CMD> place_design
[12/07 21:19:26     77s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:17.3/0:01:18.3 (1.0), mem = 2045.1M
[12/07 21:19:26     77s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3136, percentage of missing scan cell = 0.00% (0 / 3136)
[12/07 21:19:26     77s] #Start colorize_geometry on Sat Dec  7 21:19:26 2024
[12/07 21:19:26     77s] #
[12/07 21:19:26     77s] ### Time Record (colorize_geometry) is installed.
[12/07 21:19:26     77s] ### Time Record (Pre Callback) is installed.
[12/07 21:19:26     77s] ### Time Record (Pre Callback) is uninstalled.
[12/07 21:19:26     77s] ### Time Record (DB Import) is installed.
[12/07 21:19:26     77s] ### info: trigger incremental cell import ( 858 new cells ).
[12/07 21:19:26     77s] ### info: trigger incremental reloading library data ( #cell = 858 ).
[12/07 21:19:26     77s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW torus_xbar_1b does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/07 21:19:26     77s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=917980271 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 21:19:26     77s] ### Time Record (DB Import) is uninstalled.
[12/07 21:19:26     77s] ### Time Record (DB Export) is installed.
[12/07 21:19:26     77s] Extracting standard cell pins and blockage ...... 
[12/07 21:19:26     77s] Pin and blockage extraction finished
[12/07 21:19:26     77s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=917980271 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 21:19:26     77s] ### Time Record (DB Export) is uninstalled.
[12/07 21:19:26     77s] ### Time Record (Post Callback) is installed.
[12/07 21:19:26     77s] ### Time Record (Post Callback) is uninstalled.
[12/07 21:19:26     77s] #
[12/07 21:19:26     77s] #colorize_geometry statistics:
[12/07 21:19:26     77s] #Cpu time = 00:00:00
[12/07 21:19:26     77s] #Elapsed time = 00:00:00
[12/07 21:19:26     77s] #Increased memory = 1.11 (MB)
[12/07 21:19:26     77s] #Total memory = 1901.93 (MB)
[12/07 21:19:26     77s] #Peak memory = 2065.93 (MB)
[12/07 21:19:26     77s] #Number of warnings = 1
[12/07 21:19:26     77s] #Total number of warnings = 1
[12/07 21:19:26     77s] #Number of fails = 0
[12/07 21:19:26     77s] #Total number of fails = 0
[12/07 21:19:26     77s] #Complete colorize_geometry on Sat Dec  7 21:19:26 2024
[12/07 21:19:26     77s] #
[12/07 21:19:26     77s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 21:19:26     77s] ### Time Record (colorize_geometry) is uninstalled.
[12/07 21:19:26     77s] ### 
[12/07 21:19:26     77s] ###   Scalability Statistics
[12/07 21:19:26     77s] ### 
[12/07 21:19:26     77s] ### ------------------------+----------------+----------------+----------------+
[12/07 21:19:26     77s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/07 21:19:26     77s] ### ------------------------+----------------+----------------+----------------+
[12/07 21:19:26     77s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/07 21:19:26     77s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/07 21:19:26     77s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/07 21:19:26     77s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/07 21:19:26     77s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/07 21:19:26     77s] ### ------------------------+----------------+----------------+----------------+
[12/07 21:19:26     77s] ### 
[12/07 21:19:26     77s] *** Starting placeDesign default flow ***
[12/07 21:19:27     77s] ### Creating LA Mngr. totSessionCpu=0:01:18 mem=2045.1M
[12/07 21:19:27     77s] ### Creating LA Mngr, finished. totSessionCpu=0:01:18 mem=2045.1M
[12/07 21:19:27     77s] *** Start deleteBufferTree ***
[12/07 21:19:27     78s] Info: Detect buffers to remove automatically.
[12/07 21:19:27     78s] Analyzing netlist ...
[12/07 21:19:27     78s] Updating netlist
[12/07 21:19:27     78s] 
[12/07 21:19:27     78s] *summary: 2267 instances (buffers/inverters) removed
[12/07 21:19:27     78s] *** Finish deleteBufferTree (0:00:00.8) ***
[12/07 21:19:27     78s] **INFO: Enable pre-place timing setting for timing analysis
[12/07 21:19:27     78s] Set Using Default Delay Limit as 101.
[12/07 21:19:27     78s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/07 21:19:27     78s] Set Default Net Delay as 0 ps.
[12/07 21:19:27     78s] Set Default Net Load as 0 pF. 
[12/07 21:19:27     78s] Set Default Input Pin Transition as 1 ps.
[12/07 21:19:27     78s] **INFO: Analyzing IO path groups for slack adjustment
[12/07 21:19:28     79s] Effort level <high> specified for reg2reg_tmp.3511916 path_group
[12/07 21:19:28     79s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:19:28     79s] AAE DB initialization (MEM=2073.73 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/07 21:19:28     79s] #################################################################################
[12/07 21:19:28     79s] # Design Stage: PreRoute
[12/07 21:19:28     79s] # Design Name: torus_D_W32
[12/07 21:19:28     79s] # Design Mode: 90nm
[12/07 21:19:28     79s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:19:28     79s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:19:28     79s] # Signoff Settings: SI Off 
[12/07 21:19:28     79s] #################################################################################
[12/07 21:19:28     79s] Calculate delays in Single mode...
[12/07 21:19:28     79s] Calculate delays in Single mode...
[12/07 21:19:28     79s] Calculate delays in Single mode...
[12/07 21:19:28     79s] Topological Sorting (REAL = 0:00:00.0, MEM = 2073.7M, InitMEM = 2073.7M)
[12/07 21:19:28     79s] Start delay calculation (fullDC) (1 T). (MEM=2073.73)
[12/07 21:19:29     79s] siFlow : Timing analysis mode is single, using late cdB files
[12/07 21:19:29     79s] Start AAE Lib Loading. (MEM=2083.53)
[12/07 21:19:29     79s] End AAE Lib Loading. (MEM=2131.23 CPU=0:00:00.0 Real=0:00:00.0)
[12/07 21:19:29     79s] End AAE Lib Interpolated Model. (MEM=2131.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:19:30     80s] Total number of fetched objects 7235
[12/07 21:19:30     81s] Total number of fetched objects 7235
[12/07 21:19:31     81s] Total number of fetched objects 7235
[12/07 21:19:31     82s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:19:31     82s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:19:31     82s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:19:31     82s] End delay calculation. (MEM=2230.16 CPU=0:00:02.0 REAL=0:00:02.0)
[12/07 21:19:31     82s] End delay calculation (fullDC). (MEM=2230.16 CPU=0:00:02.5 REAL=0:00:03.0)
[12/07 21:19:31     82s] *** CDM Built up (cpu=0:00:02.6  real=0:00:03.0  mem= 2230.2M) ***
[12/07 21:19:32     82s] **INFO: Disable pre-place timing setting for timing analysis
[12/07 21:19:32     82s] Set Using Default Delay Limit as 1000.
[12/07 21:19:32     82s] Set Default Net Delay as 1000 ps.
[12/07 21:19:32     82s] Set Default Input Pin Transition as 0.1 ps.
[12/07 21:19:32     82s] Set Default Net Load as 0.5 pF. 
[12/07 21:19:32     82s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/07 21:19:32     82s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2214.4M, EPOCH TIME: 1733624372.075568
[12/07 21:19:32     82s] Deleted 0 physical inst  (cell - / prefix -).
[12/07 21:19:32     82s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2214.4M, EPOCH TIME: 1733624372.075787
[12/07 21:19:32     82s] Inst-group poly0_0_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly0_0_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly0_1_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly0_1_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly0_2_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly0_2_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly0_3_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly0_3_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly1_0_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly1_0_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly1_1_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly1_1_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly1_2_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly1_2_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly1_3_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly1_3_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly2_0_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly2_0_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly2_1_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly2_1_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly2_2_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly2_2_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly2_3_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly2_3_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly3_0_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly3_0_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly3_1_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly3_1_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly3_2_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly3_2_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly3_3_rx_ew has no instances; so deleting it.
[12/07 21:19:32     82s] Inst-group poly3_3_rx_ns has no instances; so deleting it.
[12/07 21:19:32     82s] INFO: #ExclusiveGroups=0
[12/07 21:19:32     82s] INFO: There are no Exclusive Groups.
[12/07 21:19:32     82s] *** Starting "NanoPlace(TM) placement v#7 (mem=2214.4M)" ...
[12/07 21:19:32     82s] Wait...
[12/07 21:19:39     90s] *** Build Buffered Sizing Timing Model
[12/07 21:19:39     90s] (cpu=0:00:07.7 mem=2230.4M) ***
[12/07 21:19:40     91s] *** Build Virtual Sizing Timing Model
[12/07 21:19:40     91s] (cpu=0:00:08.3 mem=2230.4M) ***
[12/07 21:19:40     91s] No user-set net weight.
[12/07 21:19:40     91s] Net fanout histogram:
[12/07 21:19:40     91s] 2		: 5012 (69.9%) nets
[12/07 21:19:40     91s] 3		: 1690 (23.6%) nets
[12/07 21:19:40     91s] 4     -	14	: 355 (5.0%) nets
[12/07 21:19:40     91s] 15    -	39	: 64 (0.9%) nets
[12/07 21:19:40     91s] 40    -	79	: 32 (0.4%) nets
[12/07 21:19:40     91s] 80    -	159	: 17 (0.2%) nets
[12/07 21:19:40     91s] 160   -	319	: 0 (0.0%) nets
[12/07 21:19:40     91s] 320   -	639	: 0 (0.0%) nets
[12/07 21:19:40     91s] 640   -	1279	: 0 (0.0%) nets
[12/07 21:19:40     91s] 1280  -	2559	: 0 (0.0%) nets
[12/07 21:19:40     91s] 2560  -	5119	: 1 (0.0%) nets
[12/07 21:19:40     91s] 5120+		: 0 (0.0%) nets
[12/07 21:19:40     91s] no activity file in design. spp won't run.
[12/07 21:19:40     91s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/07 21:19:40     91s] Scan chains were not defined.
[12/07 21:19:40     91s] Processing tracks to init pin-track alignment.
[12/07 21:19:40     91s] z: 2, totalTracks: 1
[12/07 21:19:40     91s] z: 4, totalTracks: 1
[12/07 21:19:40     91s] z: 6, totalTracks: 1
[12/07 21:19:40     91s] z: 8, totalTracks: 1
[12/07 21:19:40     91s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:19:40     91s] All LLGs are deleted
[12/07 21:19:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:19:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:19:40     91s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2230.4M, EPOCH TIME: 1733624380.534889
[12/07 21:19:40     91s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2230.4M, EPOCH TIME: 1733624380.535167
[12/07 21:19:40     91s] # Building torus_D_W32 llgBox search-tree.
[12/07 21:19:40     91s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:19:40     91s] #std cell=6562 (0 fixed + 6562 movable) #buf cell=0 #inv cell=273 #block=0 (0 floating + 0 preplaced)
[12/07 21:19:40     91s] #ioInst=0 #net=7171 #term=26534 #term/net=3.70, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
[12/07 21:19:40     91s] stdCell: 4802 single + 1760 double + 0 multi
[12/07 21:19:40     91s] Total standard cell length = 57.3682 (mm), area = 0.1204 (mm^2)
[12/07 21:19:40     91s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2230.4M, EPOCH TIME: 1733624380.537223
[12/07 21:19:40     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:19:40     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:19:40     91s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2230.4M, EPOCH TIME: 1733624380.537494
[12/07 21:19:40     91s] Max number of tech site patterns supported in site array is 256.
[12/07 21:19:40     91s] Core basic site is core
[12/07 21:19:40     91s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:19:40     91s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2230.4M, EPOCH TIME: 1733624380.551223
[12/07 21:19:40     91s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f7be60fff48.
[12/07 21:19:40     91s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:19:40     91s] After signature check, allow fast init is false, keep pre-filter is false.
[12/07 21:19:40     91s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:19:40     91s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.167, REAL:0.167, MEM:2358.4M, EPOCH TIME: 1733624380.718056
[12/07 21:19:40     91s] Use non-trimmed site array because memory saving is not enough.
[12/07 21:19:40     91s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:19:40     91s] SiteArray: use 31,911,936 bytes
[12/07 21:19:40     91s] SiteArray: current memory after site array memory allocation 2388.8M
[12/07 21:19:40     91s] SiteArray: FP blocked sites are writable
[12/07 21:19:40     91s] Estimated cell power/ground rail width = 0.365 um
[12/07 21:19:40     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:19:40     91s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2388.8M, EPOCH TIME: 1733624380.786702
[12/07 21:19:42     93s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.587, REAL:1.591, MEM:2388.8M, EPOCH TIME: 1733624382.377736
[12/07 21:19:42     93s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:19:42     93s] Atter site array init, number of instance map data is 0.
[12/07 21:19:42     93s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:2.021, REAL:2.026, MEM:2388.8M, EPOCH TIME: 1733624382.563233
[12/07 21:19:42     93s] 
[12/07 21:19:42     93s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:19:42     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:2.063, REAL:2.067, MEM:2388.8M, EPOCH TIME: 1733624382.604715
[12/07 21:19:42     93s] 
[12/07 21:19:42     93s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:19:42     93s] 
[12/07 21:19:42     93s] Average module density = 0.606.
[12/07 21:19:42     93s] Density for module 'poly3_3_tx_ns' = 0.965.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_3_tx_ew' = 0.766.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9520 sites (3427 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_3_cli' = 0.005.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 272110 sites (97960 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_3_sw' = 0.057.
[12/07 21:19:42     93s]        = stdcell_area 4415 sites (1590 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_2_tx_ns' = 0.965.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_2_tx_ew' = 0.759.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_2_cli' = 0.005.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 271265 sites (97655 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_2_sw' = 0.056.
[12/07 21:19:42     93s]        = stdcell_area 4420 sites (1591 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_1_tx_ns' = 0.965.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_1_tx_ew' = 0.759.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_1_cli' = 0.006.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_1_sw' = 0.057.
[12/07 21:19:42     93s]        = stdcell_area 4420 sites (1591 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_0_tx_ns' = 0.868.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8400 sites (3024 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_0_tx_ew' = 0.759.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_0_cli' = 0.006.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
[12/07 21:19:42     93s] Density for module 'poly3_0_sw' = 0.056.
[12/07 21:19:42     93s]        = stdcell_area 4416 sites (1590 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_3_tx_ns' = 0.965.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_3_tx_ew' = 0.766.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9520 sites (3427 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_3_cli' = 0.005.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 271640 sites (97790 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_3_sw' = 0.057.
[12/07 21:19:42     93s]        = stdcell_area 4417 sites (1590 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_2_tx_ns' = 0.965.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_2_tx_ew' = 0.759.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_2_cli' = 0.006.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270795 sites (97486 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_2_sw' = 0.056.
[12/07 21:19:42     93s]        = stdcell_area 4422 sites (1592 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_1_tx_ns' = 0.965.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_1_tx_ew' = 0.759.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_1_cli' = 0.006.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 269775 sites (97119 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_1_sw' = 0.057.
[12/07 21:19:42     93s]        = stdcell_area 4422 sites (1592 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_0_tx_ns' = 0.868.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8400 sites (3024 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_0_tx_ew' = 0.759.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_0_cli' = 0.006.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 269775 sites (97119 um^2).
[12/07 21:19:42     93s] Density for module 'poly2_0_sw' = 0.056.
[12/07 21:19:42     93s]        = stdcell_area 4418 sites (1591 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_3_tx_ns' = 0.965.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_3_tx_ew' = 0.766.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9520 sites (3427 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_3_cli' = 0.005.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 272110 sites (97960 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_3_sw' = 0.057.
[12/07 21:19:42     93s]        = stdcell_area 4417 sites (1590 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_2_tx_ns' = 0.965.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_2_tx_ew' = 0.759.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_2_cli' = 0.005.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 271265 sites (97655 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_2_sw' = 0.056.
[12/07 21:19:42     93s]        = stdcell_area 4422 sites (1592 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_1_tx_ns' = 0.965.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_1_tx_ew' = 0.759.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_1_cli' = 0.006.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_1_sw' = 0.057.
[12/07 21:19:42     93s]        = stdcell_area 4422 sites (1592 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_0_tx_ns' = 0.868.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8400 sites (3024 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_0_tx_ew' = 0.759.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_0_cli' = 0.006.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
[12/07 21:19:42     93s] Density for module 'poly1_0_sw' = 0.056.
[12/07 21:19:42     93s]        = stdcell_area 4418 sites (1591 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_3_tx_ns' = 0.965.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_3_tx_ew' = 0.766.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9520 sites (3427 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_3_cli' = 0.006.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270030 sites (97211 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_3_sw' = 0.056.
[12/07 21:19:42     93s]        = stdcell_area 4413 sites (1589 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_2_tx_ns' = 0.965.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_2_tx_ew' = 0.759.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_2_cli' = 0.006.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 269195 sites (96910 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_2_sw' = 0.056.
[12/07 21:19:42     93s]        = stdcell_area 4418 sites (1591 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_1_tx_ns' = 0.965.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_1_tx_ew' = 0.759.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_1_cli' = 0.006.
[12/07 21:19:42     93s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 268170 sites (96541 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_1_sw' = 0.057.
[12/07 21:19:42     93s]        = stdcell_area 4418 sites (1591 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_0_tx_ns' = 0.868.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8400 sites (3024 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_0_tx_ew' = 0.759.
[12/07 21:19:42     93s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_0_cli' = 0.006.
[12/07 21:19:42     93s]        = stdcell_area 1493 sites (537 um^2) / alloc_area 268170 sites (96541 um^2).
[12/07 21:19:42     93s] Density for module 'poly0_0_sw' = 0.056.
[12/07 21:19:42     93s]        = stdcell_area 4414 sites (1589 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:19:42     93s] Density for the rest of the design = 0.018.
[12/07 21:19:42     93s]        = stdcell_area 6487 sites (2335 um^2) / alloc_area 356320 sites (128275 um^2).
[12/07 21:19:42     93s] Density for the design = 0.054.
[12/07 21:19:42     93s]        = stdcell_area 334455 sites (120404 um^2) / alloc_area 6215880 sites (2237717 um^2).
[12/07 21:19:42     93s] Pin Density = 0.004269.
[12/07 21:19:42     93s]             = total # of pins 26534 / total area 6215880.
[12/07 21:19:42     93s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2388.8M, EPOCH TIME: 1733624382.699212
[12/07 21:19:42     93s] Identified 16 spare or floating instances, with no clusters.
[12/07 21:19:42     93s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.076, REAL:0.076, MEM:2388.8M, EPOCH TIME: 1733624382.775089
[12/07 21:19:42     93s] OPERPROF: Starting pre-place ADS at level 1, MEM:2388.8M, EPOCH TIME: 1733624382.787815
[12/07 21:19:42     93s] 
[12/07 21:19:42     93s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2388.8M, EPOCH TIME: 1733624382.901368
[12/07 21:19:42     93s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2388.8M, EPOCH TIME: 1733624382.901480
[12/07 21:19:42     93s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2388.8M, EPOCH TIME: 1733624382.901734
[12/07 21:19:42     93s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2388.8M, EPOCH TIME: 1733624382.902035
[12/07 21:19:42     93s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2388.8M, EPOCH TIME: 1733624382.902064
[12/07 21:19:43     93s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.235, REAL:0.236, MEM:2389.8M, EPOCH TIME: 1733624383.137895
[12/07 21:19:43     93s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2389.8M, EPOCH TIME: 1733624383.138013
[12/07 21:19:43     93s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.039, REAL:0.039, MEM:2389.8M, EPOCH TIME: 1733624383.176907
[12/07 21:19:43     93s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.275, REAL:0.275, MEM:2389.8M, EPOCH TIME: 1733624383.177318
[12/07 21:19:43     93s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.277, REAL:0.279, MEM:2389.8M, EPOCH TIME: 1733624383.179883
[12/07 21:19:43     94s] ADSU 0.054 -> 0.054. site 6215880.000 -> 6215880.000. GS 14.400
[12/07 21:19:43     94s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.491, REAL:0.493, MEM:2389.8M, EPOCH TIME: 1733624383.280960
[12/07 21:19:43     94s] OPERPROF: Starting spMPad at level 1, MEM:2385.8M, EPOCH TIME: 1733624383.282364
[12/07 21:19:43     94s] OPERPROF:   Starting spContextMPad at level 2, MEM:2385.8M, EPOCH TIME: 1733624383.282843
[12/07 21:19:43     94s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2385.8M, EPOCH TIME: 1733624383.282901
[12/07 21:19:43     94s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:2385.8M, EPOCH TIME: 1733624383.282943
[12/07 21:19:43     94s] 
[12/07 21:19:43     94s] 
[12/07 21:19:43     94s] 
[12/07 21:19:43     94s] InitPadU 0.766 -> 0.766 for poly3_3_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly3_3_cli
[12/07 21:19:43     94s] InitPadU 0.005 -> 0.016 for poly3_3_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly3_3_sw
[12/07 21:19:43     94s] InitPadU 0.057 -> 0.150 for poly3_3_sw
[12/07 21:19:43     94s] InitPadU 0.759 -> 0.759 for poly3_2_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly3_2_cli
[12/07 21:19:43     94s] InitPadU 0.005 -> 0.016 for poly3_2_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly3_2_sw
[12/07 21:19:43     94s] InitPadU 0.056 -> 0.149 for poly3_2_sw
[12/07 21:19:43     94s] InitPadU 0.759 -> 0.759 for poly3_1_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly3_1_cli
[12/07 21:19:43     94s] InitPadU 0.006 -> 0.017 for poly3_1_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly3_1_sw
[12/07 21:19:43     94s] InitPadU 0.057 -> 0.150 for poly3_1_sw
[12/07 21:19:43     94s] InitPadU 0.868 -> 0.868 for poly3_0_tx_ns
[12/07 21:19:43     94s] InitPadU 0.759 -> 0.759 for poly3_0_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly3_0_cli
[12/07 21:19:43     94s] InitPadU 0.006 -> 0.017 for poly3_0_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly3_0_sw
[12/07 21:19:43     94s] InitPadU 0.056 -> 0.149 for poly3_0_sw
[12/07 21:19:43     94s] InitPadU 0.766 -> 0.766 for poly2_3_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly2_3_cli
[12/07 21:19:43     94s] InitPadU 0.005 -> 0.016 for poly2_3_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly2_3_sw
[12/07 21:19:43     94s] InitPadU 0.057 -> 0.150 for poly2_3_sw
[12/07 21:19:43     94s] InitPadU 0.759 -> 0.759 for poly2_2_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly2_2_cli
[12/07 21:19:43     94s] InitPadU 0.006 -> 0.017 for poly2_2_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly2_2_sw
[12/07 21:19:43     94s] InitPadU 0.056 -> 0.149 for poly2_2_sw
[12/07 21:19:43     94s] InitPadU 0.759 -> 0.759 for poly2_1_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly2_1_cli
[12/07 21:19:43     94s] InitPadU 0.006 -> 0.017 for poly2_1_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly2_1_sw
[12/07 21:19:43     94s] InitPadU 0.057 -> 0.150 for poly2_1_sw
[12/07 21:19:43     94s] InitPadU 0.868 -> 0.868 for poly2_0_tx_ns
[12/07 21:19:43     94s] InitPadU 0.759 -> 0.759 for poly2_0_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly2_0_cli
[12/07 21:19:43     94s] InitPadU 0.006 -> 0.017 for poly2_0_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly2_0_sw
[12/07 21:19:43     94s] InitPadU 0.056 -> 0.149 for poly2_0_sw
[12/07 21:19:43     94s] InitPadU 0.766 -> 0.766 for poly1_3_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly1_3_cli
[12/07 21:19:43     94s] InitPadU 0.005 -> 0.016 for poly1_3_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly1_3_sw
[12/07 21:19:43     94s] InitPadU 0.057 -> 0.150 for poly1_3_sw
[12/07 21:19:43     94s] InitPadU 0.759 -> 0.759 for poly1_2_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly1_2_cli
[12/07 21:19:43     94s] InitPadU 0.005 -> 0.016 for poly1_2_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly1_2_sw
[12/07 21:19:43     94s] InitPadU 0.056 -> 0.149 for poly1_2_sw
[12/07 21:19:43     94s] InitPadU 0.759 -> 0.759 for poly1_1_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly1_1_cli
[12/07 21:19:43     94s] InitPadU 0.006 -> 0.017 for poly1_1_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly1_1_sw
[12/07 21:19:43     94s] InitPadU 0.057 -> 0.150 for poly1_1_sw
[12/07 21:19:43     94s] InitPadU 0.868 -> 0.868 for poly1_0_tx_ns
[12/07 21:19:43     94s] InitPadU 0.759 -> 0.759 for poly1_0_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly1_0_cli
[12/07 21:19:43     94s] InitPadU 0.006 -> 0.017 for poly1_0_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly1_0_sw
[12/07 21:19:43     94s] InitPadU 0.056 -> 0.149 for poly1_0_sw
[12/07 21:19:43     94s] InitPadU 0.766 -> 0.766 for poly0_3_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly0_3_cli
[12/07 21:19:43     94s] InitPadU 0.006 -> 0.017 for poly0_3_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly0_3_sw
[12/07 21:19:43     94s] InitPadU 0.056 -> 0.150 for poly0_3_sw
[12/07 21:19:43     94s] InitPadU 0.759 -> 0.759 for poly0_2_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly0_2_cli
[12/07 21:19:43     94s] InitPadU 0.006 -> 0.017 for poly0_2_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly0_2_sw
[12/07 21:19:43     94s] InitPadU 0.056 -> 0.149 for poly0_2_sw
[12/07 21:19:43     94s] InitPadU 0.759 -> 0.759 for poly0_1_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.100 for poly0_1_cli
[12/07 21:19:43     94s] InitPadU 0.006 -> 0.017 for poly0_1_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly0_1_sw
[12/07 21:19:43     94s] InitPadU 0.057 -> 0.150 for poly0_1_sw
[12/07 21:19:43     94s] InitPadU 0.868 -> 0.868 for poly0_0_tx_ns
[12/07 21:19:43     94s] InitPadU 0.759 -> 0.759 for poly0_0_tx_ew
[12/07 21:19:43     94s] Initial padding reaches pin density 0.107 for poly0_0_cli
[12/07 21:19:43     94s] InitPadU 0.006 -> 0.017 for poly0_0_cli
[12/07 21:19:43     94s] Initial padding reaches pin density 0.095 for poly0_0_sw
[12/07 21:19:43     94s] InitPadU 0.056 -> 0.149 for poly0_0_sw
[12/07 21:19:43     94s] InitPadU 0.018 -> 0.019 for top
[12/07 21:19:43     94s] 
[12/07 21:19:43     94s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2385.8M, EPOCH TIME: 1733624383.639895
[12/07 21:19:43     94s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.065, REAL:0.065, MEM:2392.8M, EPOCH TIME: 1733624383.704628
[12/07 21:19:43     94s] === lastAutoLevel = 11 
[12/07 21:19:43     94s] OPERPROF: Starting spInitNetWt at level 1, MEM:2392.8M, EPOCH TIME: 1733624383.722050
[12/07 21:19:43     94s] no activity file in design. spp won't run.
[12/07 21:19:43     94s] [spp] 0
[12/07 21:19:43     94s] [adp] 0:1:1:3
[12/07 21:19:45     96s] OPERPROF: Finished spInitNetWt at level 1, CPU:2.218, REAL:2.226, MEM:2429.0M, EPOCH TIME: 1733624385.947870
[12/07 21:19:45     96s] Clock gating cells determined by native netlist tracing.
[12/07 21:19:45     96s] no activity file in design. spp won't run.
[12/07 21:19:45     96s] no activity file in design. spp won't run.
[12/07 21:19:45     96s] Effort level <high> specified for reg2reg path_group
[12/07 21:19:46     97s] OPERPROF: Starting npMain at level 1, MEM:2429.0M, EPOCH TIME: 1733624386.649747
[12/07 21:19:47     97s] OPERPROF:   Starting npPlace at level 2, MEM:2460.0M, EPOCH TIME: 1733624387.688779
[12/07 21:19:48     97s] Iteration  1: Total net bbox = 6.744e-08 (6.25e-08 4.96e-09)
[12/07 21:19:48     97s]               Est.  stn bbox = 6.975e-08 (6.45e-08 5.23e-09)
[12/07 21:19:48     97s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2668.0M
[12/07 21:19:48     97s] Iteration  2: Total net bbox = 6.744e-08 (6.25e-08 4.96e-09)
[12/07 21:19:48     97s]               Est.  stn bbox = 6.975e-08 (6.45e-08 5.23e-09)
[12/07 21:19:48     97s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2668.0M
[12/07 21:19:48     98s] exp_mt_sequential is set from setPlaceMode option to 1
[12/07 21:19:48     98s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/07 21:19:48     98s] place_exp_mt_interval set to default 32
[12/07 21:19:48     98s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/07 21:19:49     99s] Iteration  3: Total net bbox = 1.521e+04 (1.43e+04 9.26e+02)
[12/07 21:19:49     99s]               Est.  stn bbox = 1.594e+04 (1.49e+04 1.00e+03)
[12/07 21:19:49     99s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2702.8M
[12/07 21:19:49     99s] Total number of setup views is 3.
[12/07 21:19:50    100s] Total number of active setup views is 1.
[12/07 21:19:50    100s] Active setup views:
[12/07 21:19:50    100s]     view_functional_wcl_slow
[12/07 21:19:50    100s] Iteration  4: Total net bbox = 4.977e+05 (2.45e+05 2.52e+05)
[12/07 21:19:50    100s]               Est.  stn bbox = 5.146e+05 (2.53e+05 2.61e+05)
[12/07 21:19:50    100s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 2724.9M
[12/07 21:19:50    100s] Total number of setup views is 1.
[12/07 21:19:50    100s] Total number of active setup views is 1.
[12/07 21:19:50    100s] Active setup views:
[12/07 21:19:50    100s]     view_functional_wcl_slow
[12/07 21:19:51    101s] Iteration  5: Total net bbox = 7.404e+05 (3.30e+05 4.10e+05)
[12/07 21:19:51    101s]               Est.  stn bbox = 7.606e+05 (3.40e+05 4.21e+05)
[12/07 21:19:51    101s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 2732.3M
[12/07 21:19:51    101s] OPERPROF:   Finished npPlace at level 2, CPU:3.917, REAL:3.997, MEM:2732.3M, EPOCH TIME: 1733624391.685598
[12/07 21:19:51    101s] OPERPROF: Finished npMain at level 1, CPU:3.967, REAL:5.047, MEM:2732.3M, EPOCH TIME: 1733624391.697088
[12/07 21:19:51    101s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2732.3M, EPOCH TIME: 1733624391.757643
[12/07 21:19:51    101s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:19:51    101s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2732.3M, EPOCH TIME: 1733624391.759978
[12/07 21:19:51    101s] OPERPROF: Starting npMain at level 1, MEM:2732.3M, EPOCH TIME: 1733624391.761101
[12/07 21:19:51    101s] OPERPROF:   Starting npPlace at level 2, MEM:2732.3M, EPOCH TIME: 1733624391.817544
[12/07 21:19:52    102s] Total number of setup views is 1.
[12/07 21:19:52    102s] Total number of active setup views is 1.
[12/07 21:19:52    102s] Active setup views:
[12/07 21:19:52    102s]     view_functional_wcl_slow
[12/07 21:19:54    104s] Iteration  6: Total net bbox = 8.169e+05 (3.73e+05 4.44e+05)
[12/07 21:19:54    104s]               Est.  stn bbox = 8.465e+05 (3.86e+05 4.61e+05)
[12/07 21:19:54    104s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 2723.6M
[12/07 21:19:54    104s] OPERPROF:   Finished npPlace at level 2, CPU:2.882, REAL:3.004, MEM:2723.6M, EPOCH TIME: 1733624394.822005
[12/07 21:19:54    104s] OPERPROF: Finished npMain at level 1, CPU:2.948, REAL:3.071, MEM:2723.6M, EPOCH TIME: 1733624394.832362
[12/07 21:19:54    104s] Iteration  7: Total net bbox = 8.401e+05 (3.89e+05 4.51e+05)
[12/07 21:19:54    104s]               Est.  stn bbox = 8.729e+05 (4.04e+05 4.69e+05)
[12/07 21:19:54    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2723.6M
[12/07 21:19:56    105s] 
[12/07 21:19:56    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 21:19:56    105s] TLC MultiMap info (StdDelay):
[12/07 21:19:56    105s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 21:19:56    105s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 21:19:56    105s]  Setting StdDelay to: 13.6ps
[12/07 21:19:56    105s] 
[12/07 21:19:56    105s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 21:19:56    105s] nrCritNet: 4.99% ( 358 / 7171 ) cutoffSlk: -9591.0ps stdDelay: 13.6ps
[12/07 21:19:56    105s] nrCritNet: 1.99% ( 143 / 7171 ) cutoffSlk: -13050.3ps stdDelay: 13.6ps
[12/07 21:19:56    105s] Iteration  8: Total net bbox = 8.516e+05 (3.98e+05 4.54e+05)
[12/07 21:19:56    105s]               Est.  stn bbox = 8.844e+05 (4.13e+05 4.72e+05)
[12/07 21:19:56    105s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 2723.6M
[12/07 21:19:56    105s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2723.6M, EPOCH TIME: 1733624396.391261
[12/07 21:19:56    105s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:19:56    105s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2723.6M, EPOCH TIME: 1733624396.392049
[12/07 21:19:56    105s] OPERPROF: Starting npMain at level 1, MEM:2723.6M, EPOCH TIME: 1733624396.392908
[12/07 21:19:56    106s] OPERPROF:   Starting npPlace at level 2, MEM:2723.6M, EPOCH TIME: 1733624396.454666
[12/07 21:19:57    107s] Total number of setup views is 1.
[12/07 21:19:57    107s] Total number of active setup views is 1.
[12/07 21:19:57    107s] Active setup views:
[12/07 21:19:57    107s]     view_functional_wcl_slow
[12/07 21:20:00    110s] OPERPROF:   Finished npPlace at level 2, CPU:4.033, REAL:4.222, MEM:2723.6M, EPOCH TIME: 1733624400.676701
[12/07 21:20:00    110s] OPERPROF: Finished npMain at level 1, CPU:4.106, REAL:4.295, MEM:2723.6M, EPOCH TIME: 1733624400.688294
[12/07 21:20:00    110s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2723.6M, EPOCH TIME: 1733624400.689119
[12/07 21:20:00    110s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:20:00    110s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2723.6M, EPOCH TIME: 1733624400.689991
[12/07 21:20:00    110s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2723.6M, EPOCH TIME: 1733624400.690177
[12/07 21:20:00    110s] Starting Early Global Route rough congestion estimation: mem = 2723.6M
[12/07 21:20:00    110s] (I)      ==================== Layers =====================
[12/07 21:20:00    110s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:00    110s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:20:00    110s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:00    110s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:20:00    110s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:20:00    110s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:20:00    110s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:20:00    110s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:20:00    110s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:20:00    110s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:20:00    110s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:20:00    110s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:20:00    110s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:20:00    110s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:20:00    110s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:20:00    110s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:20:00    110s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:20:00    110s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:20:00    110s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:20:00    110s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:20:00    110s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:20:00    110s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:20:00    110s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:20:00    110s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:00    110s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:20:00    110s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:20:00    110s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:00    110s] (I)      Started Import and model ( Curr Mem: 2723.57 MB )
[12/07 21:20:00    110s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:20:00    110s] (I)      == Non-default Options ==
[12/07 21:20:00    110s] (I)      Print mode                                         : 2
[12/07 21:20:00    110s] (I)      Stop if highly congested                           : false
[12/07 21:20:00    110s] (I)      Maximum routing layer                              : 10
[12/07 21:20:00    110s] (I)      Assign partition pins                              : false
[12/07 21:20:00    110s] (I)      Support large GCell                                : true
[12/07 21:20:00    110s] (I)      Number of threads                                  : 1
[12/07 21:20:00    110s] (I)      Number of rows per GCell                           : 26
[12/07 21:20:00    110s] (I)      Max num rows per GCell                             : 32
[12/07 21:20:00    110s] (I)      Method to set GCell size                           : row
[12/07 21:20:00    110s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:20:00    110s] (I)      Use row-based GCell size
[12/07 21:20:00    110s] (I)      Use row-based GCell align
[12/07 21:20:00    110s] (I)      layer 0 area = 168000
[12/07 21:20:00    110s] (I)      layer 1 area = 208000
[12/07 21:20:00    110s] (I)      layer 2 area = 208000
[12/07 21:20:00    110s] (I)      layer 3 area = 208000
[12/07 21:20:00    110s] (I)      layer 4 area = 208000
[12/07 21:20:00    110s] (I)      layer 5 area = 208000
[12/07 21:20:00    110s] (I)      layer 6 area = 208000
[12/07 21:20:00    110s] (I)      layer 7 area = 2259999
[12/07 21:20:00    110s] (I)      layer 8 area = 2259999
[12/07 21:20:00    110s] (I)      layer 9 area = 0
[12/07 21:20:00    110s] (I)      GCell unit size   : 3600
[12/07 21:20:00    110s] (I)      GCell multiplier  : 26
[12/07 21:20:00    110s] (I)      GCell row height  : 3600
[12/07 21:20:00    110s] (I)      Actual row height : 3600
[12/07 21:20:00    110s] (I)      GCell align ref   : 4000 4000
[12/07 21:20:00    110s] [NR-eGR] Track table information for default rule: 
[12/07 21:20:00    110s] [NR-eGR] M1 has single uniform track structure
[12/07 21:20:00    110s] [NR-eGR] M2 has single uniform track structure
[12/07 21:20:00    110s] [NR-eGR] M3 has single uniform track structure
[12/07 21:20:00    110s] [NR-eGR] M4 has single uniform track structure
[12/07 21:20:00    110s] [NR-eGR] M5 has single uniform track structure
[12/07 21:20:00    110s] [NR-eGR] M6 has single uniform track structure
[12/07 21:20:00    110s] [NR-eGR] M7 has single uniform track structure
[12/07 21:20:00    110s] [NR-eGR] M8 has single uniform track structure
[12/07 21:20:00    110s] [NR-eGR] M9 has single uniform track structure
[12/07 21:20:00    110s] [NR-eGR] AP has single uniform track structure
[12/07 21:20:00    110s] (I)      ================== Default via ==================
[12/07 21:20:00    110s] (I)      +---+--------------------+----------------------+
[12/07 21:20:00    110s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:20:00    110s] (I)      +---+--------------------+----------------------+
[12/07 21:20:00    110s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:20:00    110s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:20:00    110s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:20:00    110s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:20:00    110s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:20:00    110s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:20:00    110s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:20:00    110s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:20:00    110s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:20:00    110s] (I)      +---+--------------------+----------------------+
[12/07 21:20:00    110s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:20:00    110s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:20:00    110s] [NR-eGR] Read 0 clock shapes
[12/07 21:20:00    110s] [NR-eGR] Read 0 other shapes
[12/07 21:20:00    110s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:20:00    110s] [NR-eGR] #Instance Blockages : 3552
[12/07 21:20:00    110s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:20:00    110s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:20:00    110s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:20:00    110s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:20:00    110s] [NR-eGR] #Other Blockages    : 0
[12/07 21:20:00    110s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:20:00    110s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:20:00    110s] [NR-eGR] Read 7170 nets ( ignored 0 )
[12/07 21:20:00    110s] (I)      early_global_route_priority property id does not exist.
[12/07 21:20:00    110s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=0  Num CS=0
[12/07 21:20:00    110s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 0
[12/07 21:20:00    110s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 21:20:00    110s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 21:20:00    110s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 21:20:00    110s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 21:20:01    110s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:20:01    110s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:20:01    110s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:20:01    110s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:20:01    110s] (I)      Number of ignored nets                =      0
[12/07 21:20:01    110s] (I)      Number of connected nets              =      0
[12/07 21:20:01    110s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:20:01    110s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 21:20:01    110s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:20:01    110s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:20:01    110s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:20:01    110s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:20:01    110s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:20:01    110s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:20:01    110s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:20:01    110s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 21:20:01    110s] (I)      Ndr track 0 does not exist
[12/07 21:20:01    110s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:20:01    110s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:20:01    110s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:20:01    110s] (I)      Site width          :   400  (dbu)
[12/07 21:20:01    110s] (I)      Row height          :  3600  (dbu)
[12/07 21:20:01    110s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:20:01    110s] (I)      GCell width         : 93600  (dbu)
[12/07 21:20:01    110s] (I)      GCell height        : 93600  (dbu)
[12/07 21:20:01    110s] (I)      Grid                :    33    33    10
[12/07 21:20:01    110s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:20:01    110s] (I)      Vertical capacity   :     0 93600     0 93600     0 93600     0 93600     0 93600
[12/07 21:20:01    110s] (I)      Horizontal capacity :     0     0 93600     0 93600     0 93600     0 93600     0
[12/07 21:20:01    110s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:20:01    110s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:20:01    110s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:20:01    110s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:20:01    110s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:20:01    110s] (I)      Num tracks per GCell: 260.00 234.00 234.00 234.00 234.00 234.00 234.00 58.50 58.50  7.20
[12/07 21:20:01    110s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:20:01    110s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:20:01    110s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:20:01    110s] (I)      --------------------------------------------------------
[12/07 21:20:01    110s] 
[12/07 21:20:01    110s] [NR-eGR] ============ Routing rule table ============
[12/07 21:20:01    110s] [NR-eGR] Rule id: 0  Nets: 7170
[12/07 21:20:01    110s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:20:01    110s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:20:01    110s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:20:01    110s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:20:01    110s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:20:01    110s] [NR-eGR] ========================================
[12/07 21:20:01    110s] [NR-eGR] 
[12/07 21:20:01    110s] (I)      =============== Blocked Tracks ===============
[12/07 21:20:01    110s] (I)      +-------+---------+----------+---------------+
[12/07 21:20:01    110s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:20:01    110s] (I)      +-------+---------+----------+---------------+
[12/07 21:20:01    110s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:20:01    110s] (I)      |     2 |  247500 |    82928 |        33.51% |
[12/07 21:20:01    110s] (I)      |     3 |  247467 |    79840 |        32.26% |
[12/07 21:20:01    110s] (I)      |     4 |  247500 |    67873 |        27.42% |
[12/07 21:20:01    110s] (I)      |     5 |  247467 |   239392 |        96.74% |
[12/07 21:20:01    110s] (I)      |     6 |  247500 |   239424 |        96.74% |
[12/07 21:20:01    110s] (I)      |     7 |  247467 |        0 |         0.00% |
[12/07 21:20:01    110s] (I)      |     8 |   61875 |        0 |         0.00% |
[12/07 21:20:01    110s] (I)      |     9 |   61875 |        0 |         0.00% |
[12/07 21:20:01    110s] (I)      |    10 |    7590 |        0 |         0.00% |
[12/07 21:20:01    110s] (I)      +-------+---------+----------+---------------+
[12/07 21:20:01    110s] (I)      Finished Import and model ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2723.57 MB )
[12/07 21:20:01    110s] (I)      Reset routing kernel
[12/07 21:20:01    110s] (I)      numLocalWires=28013  numGlobalNetBranches=10022  numLocalNetBranches=4175
[12/07 21:20:01    110s] (I)      totalPins=26497  totalGlobalPin=9366 (35.35%)
[12/07 21:20:01    110s] (I)      total 2D Cap : 1410463 = (708975 H, 701488 V)
[12/07 21:20:01    110s] (I)      
[12/07 21:20:01    110s] (I)      ============  Phase 1a Route ============
[12/07 21:20:01    110s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:20:01    110s] (I)      Usage: 18903 = (8475 H, 10428 V) = (1.20% H, 1.49% V) = (3.966e+05um H, 4.880e+05um V)
[12/07 21:20:01    110s] (I)      
[12/07 21:20:01    110s] (I)      ============  Phase 1b Route ============
[12/07 21:20:01    110s] (I)      Usage: 18903 = (8475 H, 10428 V) = (1.20% H, 1.49% V) = (3.966e+05um H, 4.880e+05um V)
[12/07 21:20:01    110s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 21:20:01    110s] 
[12/07 21:20:01    110s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:20:01    110s] Finished Early Global Route rough congestion estimation: mem = 2723.6M
[12/07 21:20:01    110s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.322, REAL:0.333, MEM:2723.6M, EPOCH TIME: 1733624401.022700
[12/07 21:20:01    110s] earlyGlobalRoute rough estimation gcell size 26 row height
[12/07 21:20:01    110s] OPERPROF: Starting CDPad at level 1, MEM:2723.6M, EPOCH TIME: 1733624401.022904
[12/07 21:20:01    110s] CDPadU 0.080 -> 0.076. R=0.054, N=6562, GS=46.800
[12/07 21:20:01    110s] OPERPROF: Finished CDPad at level 1, CPU:0.238, REAL:0.240, MEM:2723.6M, EPOCH TIME: 1733624401.262414
[12/07 21:20:01    110s] OPERPROF: Starting npMain at level 1, MEM:2723.6M, EPOCH TIME: 1733624401.263453
[12/07 21:20:01    110s] OPERPROF:   Starting npPlace at level 2, MEM:2723.6M, EPOCH TIME: 1733624401.320559
[12/07 21:20:01    111s] Total number of setup views is 1.
[12/07 21:20:01    111s] Total number of active setup views is 1.
[12/07 21:20:01    111s] Active setup views:
[12/07 21:20:01    111s]     view_functional_wcl_slow
[12/07 21:20:01    111s] OPERPROF:   Finished npPlace at level 2, CPU:0.543, REAL:0.546, MEM:2723.6M, EPOCH TIME: 1733624401.866073
[12/07 21:20:01    111s] OPERPROF: Finished npMain at level 1, CPU:0.611, REAL:0.613, MEM:2723.6M, EPOCH TIME: 1733624401.876871
[12/07 21:20:01    111s] Global placement CDP skipped at cutLevel 9.
[12/07 21:20:01    111s] Iteration  9: Total net bbox = 8.518e+05 (3.91e+05 4.61e+05)
[12/07 21:20:01    111s]               Est.  stn bbox = 8.941e+05 (4.11e+05 4.83e+05)
[12/07 21:20:01    111s]               cpu = 0:00:05.3 real = 0:00:05.0 mem = 2723.6M
[12/07 21:20:03    112s] nrCritNet: 4.99% ( 358 / 7171 ) cutoffSlk: -8744.2ps stdDelay: 13.6ps
[12/07 21:20:03    112s] nrCritNet: 1.99% ( 143 / 7171 ) cutoffSlk: -12489.3ps stdDelay: 13.6ps
[12/07 21:20:03    112s] Iteration 10: Total net bbox = 8.629e+05 (4.00e+05 4.63e+05)
[12/07 21:20:03    112s]               Est.  stn bbox = 9.037e+05 (4.19e+05 4.85e+05)
[12/07 21:20:03    112s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 2723.6M
[12/07 21:20:03    112s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2723.6M, EPOCH TIME: 1733624403.425384
[12/07 21:20:03    112s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:20:03    112s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2723.6M, EPOCH TIME: 1733624403.426265
[12/07 21:20:03    112s] OPERPROF: Starting npMain at level 1, MEM:2723.6M, EPOCH TIME: 1733624403.427111
[12/07 21:20:03    112s] OPERPROF:   Starting npPlace at level 2, MEM:2723.6M, EPOCH TIME: 1733624403.486380
[12/07 21:20:04    113s] Total number of setup views is 1.
[12/07 21:20:04    113s] Total number of active setup views is 1.
[12/07 21:20:04    113s] Active setup views:
[12/07 21:20:04    113s]     view_functional_wcl_slow
[12/07 21:20:06    115s] OPERPROF:   Finished npPlace at level 2, CPU:2.621, REAL:2.713, MEM:2723.6M, EPOCH TIME: 1733624406.199166
[12/07 21:20:06    115s] OPERPROF: Finished npMain at level 1, CPU:2.693, REAL:2.786, MEM:2723.6M, EPOCH TIME: 1733624406.213507
[12/07 21:20:06    115s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2723.6M, EPOCH TIME: 1733624406.214540
[12/07 21:20:06    115s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:20:06    115s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2723.6M, EPOCH TIME: 1733624406.215438
[12/07 21:20:06    115s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2723.6M, EPOCH TIME: 1733624406.215667
[12/07 21:20:06    115s] Starting Early Global Route rough congestion estimation: mem = 2723.6M
[12/07 21:20:06    115s] (I)      ==================== Layers =====================
[12/07 21:20:06    115s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:06    115s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:20:06    115s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:06    115s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:20:06    115s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:20:06    115s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:20:06    115s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:20:06    115s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:20:06    115s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:20:06    115s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:20:06    115s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:20:06    115s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:20:06    115s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:20:06    115s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:20:06    115s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:20:06    115s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:20:06    115s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:20:06    115s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:20:06    115s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:20:06    115s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:20:06    115s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:20:06    115s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:20:06    115s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:20:06    115s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:06    115s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:20:06    115s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:20:06    115s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:06    115s] (I)      Started Import and model ( Curr Mem: 2723.57 MB )
[12/07 21:20:06    115s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:20:06    115s] (I)      == Non-default Options ==
[12/07 21:20:06    115s] (I)      Print mode                                         : 2
[12/07 21:20:06    115s] (I)      Stop if highly congested                           : false
[12/07 21:20:06    115s] (I)      Maximum routing layer                              : 10
[12/07 21:20:06    115s] (I)      Assign partition pins                              : false
[12/07 21:20:06    115s] (I)      Support large GCell                                : true
[12/07 21:20:06    115s] (I)      Number of threads                                  : 1
[12/07 21:20:06    115s] (I)      Number of rows per GCell                           : 13
[12/07 21:20:06    115s] (I)      Max num rows per GCell                             : 32
[12/07 21:20:06    115s] (I)      Method to set GCell size                           : row
[12/07 21:20:06    115s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:20:06    115s] (I)      Use row-based GCell size
[12/07 21:20:06    115s] (I)      Use row-based GCell align
[12/07 21:20:06    115s] (I)      layer 0 area = 168000
[12/07 21:20:06    115s] (I)      layer 1 area = 208000
[12/07 21:20:06    115s] (I)      layer 2 area = 208000
[12/07 21:20:06    115s] (I)      layer 3 area = 208000
[12/07 21:20:06    115s] (I)      layer 4 area = 208000
[12/07 21:20:06    115s] (I)      layer 5 area = 208000
[12/07 21:20:06    115s] (I)      layer 6 area = 208000
[12/07 21:20:06    115s] (I)      layer 7 area = 2259999
[12/07 21:20:06    115s] (I)      layer 8 area = 2259999
[12/07 21:20:06    115s] (I)      layer 9 area = 0
[12/07 21:20:06    115s] (I)      GCell unit size   : 3600
[12/07 21:20:06    115s] (I)      GCell multiplier  : 13
[12/07 21:20:06    115s] (I)      GCell row height  : 3600
[12/07 21:20:06    115s] (I)      Actual row height : 3600
[12/07 21:20:06    115s] (I)      GCell align ref   : 4000 4000
[12/07 21:20:06    115s] [NR-eGR] Track table information for default rule: 
[12/07 21:20:06    115s] [NR-eGR] M1 has single uniform track structure
[12/07 21:20:06    115s] [NR-eGR] M2 has single uniform track structure
[12/07 21:20:06    115s] [NR-eGR] M3 has single uniform track structure
[12/07 21:20:06    115s] [NR-eGR] M4 has single uniform track structure
[12/07 21:20:06    115s] [NR-eGR] M5 has single uniform track structure
[12/07 21:20:06    115s] [NR-eGR] M6 has single uniform track structure
[12/07 21:20:06    115s] [NR-eGR] M7 has single uniform track structure
[12/07 21:20:06    115s] [NR-eGR] M8 has single uniform track structure
[12/07 21:20:06    115s] [NR-eGR] M9 has single uniform track structure
[12/07 21:20:06    115s] [NR-eGR] AP has single uniform track structure
[12/07 21:20:06    115s] (I)      ================== Default via ==================
[12/07 21:20:06    115s] (I)      +---+--------------------+----------------------+
[12/07 21:20:06    115s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:20:06    115s] (I)      +---+--------------------+----------------------+
[12/07 21:20:06    115s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:20:06    115s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:20:06    115s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:20:06    115s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:20:06    115s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:20:06    115s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:20:06    115s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:20:06    115s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:20:06    115s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:20:06    115s] (I)      +---+--------------------+----------------------+
[12/07 21:20:06    115s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:20:06    115s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:20:06    115s] [NR-eGR] Read 0 clock shapes
[12/07 21:20:06    115s] [NR-eGR] Read 0 other shapes
[12/07 21:20:06    115s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:20:06    115s] [NR-eGR] #Instance Blockages : 3552
[12/07 21:20:06    115s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:20:06    115s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:20:06    115s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:20:06    115s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:20:06    115s] [NR-eGR] #Other Blockages    : 0
[12/07 21:20:06    115s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:20:06    115s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:20:06    115s] [NR-eGR] Read 7170 nets ( ignored 0 )
[12/07 21:20:06    115s] (I)      early_global_route_priority property id does not exist.
[12/07 21:20:06    115s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=0  Num CS=0
[12/07 21:20:06    115s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 0
[12/07 21:20:06    115s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 21:20:06    115s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 21:20:06    115s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 21:20:06    115s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 21:20:06    115s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:20:06    115s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:20:06    115s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:20:06    115s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:20:06    115s] (I)      Number of ignored nets                =      0
[12/07 21:20:06    115s] (I)      Number of connected nets              =      0
[12/07 21:20:06    115s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:20:06    115s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 21:20:06    115s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:20:06    115s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:20:06    115s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:20:06    115s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:20:06    115s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:20:06    115s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:20:06    115s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:20:06    115s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 21:20:06    115s] (I)      Ndr track 0 does not exist
[12/07 21:20:06    115s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:20:06    115s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:20:06    115s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:20:06    115s] (I)      Site width          :   400  (dbu)
[12/07 21:20:06    115s] (I)      Row height          :  3600  (dbu)
[12/07 21:20:06    115s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:20:06    115s] (I)      GCell width         : 46800  (dbu)
[12/07 21:20:06    115s] (I)      GCell height        : 46800  (dbu)
[12/07 21:20:06    115s] (I)      Grid                :    65    65    10
[12/07 21:20:06    115s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:20:06    115s] (I)      Vertical capacity   :     0 46800     0 46800     0 46800     0 46800     0 46800
[12/07 21:20:06    115s] (I)      Horizontal capacity :     0     0 46800     0 46800     0 46800     0 46800     0
[12/07 21:20:06    115s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:20:06    115s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:20:06    115s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:20:06    115s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:20:06    115s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:20:06    115s] (I)      Num tracks per GCell: 130.00 117.00 117.00 117.00 117.00 117.00 117.00 29.25 29.25  3.60
[12/07 21:20:06    115s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:20:06    115s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:20:06    115s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:20:06    115s] (I)      --------------------------------------------------------
[12/07 21:20:06    115s] 
[12/07 21:20:06    115s] [NR-eGR] ============ Routing rule table ============
[12/07 21:20:06    115s] [NR-eGR] Rule id: 0  Nets: 7170
[12/07 21:20:06    115s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:20:06    115s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:20:06    115s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:20:06    115s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:20:06    115s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:20:06    115s] [NR-eGR] ========================================
[12/07 21:20:06    115s] [NR-eGR] 
[12/07 21:20:06    115s] (I)      =============== Blocked Tracks ===============
[12/07 21:20:06    115s] (I)      +-------+---------+----------+---------------+
[12/07 21:20:06    115s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:20:06    115s] (I)      +-------+---------+----------+---------------+
[12/07 21:20:06    115s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:20:06    115s] (I)      |     2 |  487500 |   156362 |        32.07% |
[12/07 21:20:06    115s] (I)      |     3 |  487435 |   159680 |        32.76% |
[12/07 21:20:06    115s] (I)      |     4 |  487500 |   134849 |        27.66% |
[12/07 21:20:06    115s] (I)      |     5 |  487435 |   478784 |        98.23% |
[12/07 21:20:06    115s] (I)      |     6 |  487500 |   478848 |        98.23% |
[12/07 21:20:06    115s] (I)      |     7 |  487435 |        0 |         0.00% |
[12/07 21:20:06    115s] (I)      |     8 |  121875 |        0 |         0.00% |
[12/07 21:20:06    115s] (I)      |     9 |  121875 |        0 |         0.00% |
[12/07 21:20:06    115s] (I)      |    10 |   14950 |        0 |         0.00% |
[12/07 21:20:06    115s] (I)      +-------+---------+----------+---------------+
[12/07 21:20:06    115s] (I)      Finished Import and model ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 2723.57 MB )
[12/07 21:20:06    115s] (I)      Reset routing kernel
[12/07 21:20:06    115s] (I)      numLocalWires=23791  numGlobalNetBranches=8918  numLocalNetBranches=3198
[12/07 21:20:06    115s] (I)      totalPins=26497  totalGlobalPin=12014 (45.34%)
[12/07 21:20:06    115s] (I)      total 2D Cap : 2768313 = (1391248 H, 1377065 V)
[12/07 21:20:06    115s] (I)      
[12/07 21:20:06    115s] (I)      ============  Phase 1a Route ============
[12/07 21:20:06    115s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:20:06    115s] (I)      Usage: 38344 = (17088 H, 21256 V) = (1.23% H, 1.54% V) = (3.999e+05um H, 4.974e+05um V)
[12/07 21:20:06    115s] (I)      
[12/07 21:20:06    115s] (I)      ============  Phase 1b Route ============
[12/07 21:20:06    115s] (I)      Usage: 38344 = (17088 H, 21256 V) = (1.23% H, 1.54% V) = (3.999e+05um H, 4.974e+05um V)
[12/07 21:20:06    115s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 21:20:06    115s] 
[12/07 21:20:06    115s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:20:06    115s] Finished Early Global Route rough congestion estimation: mem = 2723.6M
[12/07 21:20:06    115s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.329, REAL:0.338, MEM:2723.6M, EPOCH TIME: 1733624406.553484
[12/07 21:20:06    115s] earlyGlobalRoute rough estimation gcell size 13 row height
[12/07 21:20:06    115s] OPERPROF: Starting CDPad at level 1, MEM:2723.6M, EPOCH TIME: 1733624406.553691
[12/07 21:20:06    116s] CDPadU 0.076 -> 0.075. R=0.054, N=6562, GS=23.400
[12/07 21:20:06    116s] OPERPROF: Finished CDPad at level 1, CPU:0.247, REAL:0.248, MEM:2723.6M, EPOCH TIME: 1733624406.801918
[12/07 21:20:06    116s] OPERPROF: Starting npMain at level 1, MEM:2723.6M, EPOCH TIME: 1733624406.802965
[12/07 21:20:06    116s] OPERPROF:   Starting npPlace at level 2, MEM:2723.6M, EPOCH TIME: 1733624406.865064
[12/07 21:20:07    116s] Total number of setup views is 1.
[12/07 21:20:07    116s] Total number of active setup views is 1.
[12/07 21:20:07    116s] Active setup views:
[12/07 21:20:07    116s]     view_functional_wcl_slow
[12/07 21:20:07    116s] OPERPROF:   Finished npPlace at level 2, CPU:0.548, REAL:0.550, MEM:2723.6M, EPOCH TIME: 1733624407.415300
[12/07 21:20:07    116s] OPERPROF: Finished npMain at level 1, CPU:0.619, REAL:0.622, MEM:2723.6M, EPOCH TIME: 1733624407.425049
[12/07 21:20:07    116s] Global placement CDP skipped at cutLevel 11.
[12/07 21:20:07    116s] Iteration 11: Total net bbox = 8.812e+05 (3.99e+05 4.83e+05)
[12/07 21:20:07    116s]               Est.  stn bbox = 9.287e+05 (4.21e+05 5.07e+05)
[12/07 21:20:07    116s]               cpu = 0:00:03.9 real = 0:00:04.0 mem = 2723.6M
[12/07 21:20:09    118s] nrCritNet: 4.99% ( 358 / 7171 ) cutoffSlk: -5030.4ps stdDelay: 13.6ps
[12/07 21:20:09    118s] nrCritNet: 1.99% ( 143 / 7171 ) cutoffSlk: -8388.3ps stdDelay: 13.6ps
[12/07 21:20:09    118s] Iteration 12: Total net bbox = 8.858e+05 (4.02e+05 4.84e+05)
[12/07 21:20:09    118s]               Est.  stn bbox = 9.319e+05 (4.24e+05 5.08e+05)
[12/07 21:20:09    118s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 2723.6M
[12/07 21:20:09    118s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2723.6M, EPOCH TIME: 1733624409.259500
[12/07 21:20:09    118s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:20:09    118s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2723.6M, EPOCH TIME: 1733624409.260285
[12/07 21:20:09    118s] OPERPROF: Starting npMain at level 1, MEM:2723.6M, EPOCH TIME: 1733624409.261177
[12/07 21:20:09    118s] OPERPROF:   Starting npPlace at level 2, MEM:2723.6M, EPOCH TIME: 1733624409.321036
[12/07 21:20:10    119s] Total number of setup views is 1.
[12/07 21:20:10    119s] Total number of active setup views is 1.
[12/07 21:20:10    119s] Active setup views:
[12/07 21:20:10    119s]     view_functional_wcl_slow
[12/07 21:20:11    120s] OPERPROF:   Finished npPlace at level 2, CPU:2.000, REAL:2.039, MEM:2723.6M, EPOCH TIME: 1733624411.359571
[12/07 21:20:11    120s] OPERPROF: Finished npMain at level 1, CPU:2.071, REAL:2.110, MEM:2723.6M, EPOCH TIME: 1733624411.371219
[12/07 21:20:11    120s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2723.6M, EPOCH TIME: 1733624411.372291
[12/07 21:20:11    120s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:20:11    120s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2723.6M, EPOCH TIME: 1733624411.372987
[12/07 21:20:11    120s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2723.6M, EPOCH TIME: 1733624411.373145
[12/07 21:20:11    120s] Starting Early Global Route rough congestion estimation: mem = 2723.6M
[12/07 21:20:11    120s] (I)      ==================== Layers =====================
[12/07 21:20:11    120s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:11    120s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:20:11    120s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:11    120s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:20:11    120s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:20:11    120s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:20:11    120s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:20:11    120s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:20:11    120s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:20:11    120s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:20:11    120s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:20:11    120s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:20:11    120s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:20:11    120s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:20:11    120s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:20:11    120s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:20:11    120s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:20:11    120s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:20:11    120s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:20:11    120s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:20:11    120s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:20:11    120s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:20:11    120s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:20:11    120s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:11    120s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:20:11    120s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:20:11    120s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:11    120s] (I)      Started Import and model ( Curr Mem: 2723.57 MB )
[12/07 21:20:11    120s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:20:11    120s] (I)      == Non-default Options ==
[12/07 21:20:11    120s] (I)      Print mode                                         : 2
[12/07 21:20:11    120s] (I)      Stop if highly congested                           : false
[12/07 21:20:11    120s] (I)      Maximum routing layer                              : 10
[12/07 21:20:11    120s] (I)      Assign partition pins                              : false
[12/07 21:20:11    120s] (I)      Support large GCell                                : true
[12/07 21:20:11    120s] (I)      Number of threads                                  : 1
[12/07 21:20:11    120s] (I)      Number of rows per GCell                           : 7
[12/07 21:20:11    120s] (I)      Max num rows per GCell                             : 32
[12/07 21:20:11    120s] (I)      Method to set GCell size                           : row
[12/07 21:20:11    120s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:20:11    120s] (I)      Use row-based GCell size
[12/07 21:20:11    120s] (I)      Use row-based GCell align
[12/07 21:20:11    120s] (I)      layer 0 area = 168000
[12/07 21:20:11    120s] (I)      layer 1 area = 208000
[12/07 21:20:11    120s] (I)      layer 2 area = 208000
[12/07 21:20:11    120s] (I)      layer 3 area = 208000
[12/07 21:20:11    120s] (I)      layer 4 area = 208000
[12/07 21:20:11    120s] (I)      layer 5 area = 208000
[12/07 21:20:11    120s] (I)      layer 6 area = 208000
[12/07 21:20:11    120s] (I)      layer 7 area = 2259999
[12/07 21:20:11    120s] (I)      layer 8 area = 2259999
[12/07 21:20:11    120s] (I)      layer 9 area = 0
[12/07 21:20:11    120s] (I)      GCell unit size   : 3600
[12/07 21:20:11    120s] (I)      GCell multiplier  : 7
[12/07 21:20:11    120s] (I)      GCell row height  : 3600
[12/07 21:20:11    120s] (I)      Actual row height : 3600
[12/07 21:20:11    120s] (I)      GCell align ref   : 4000 4000
[12/07 21:20:11    120s] [NR-eGR] Track table information for default rule: 
[12/07 21:20:11    120s] [NR-eGR] M1 has single uniform track structure
[12/07 21:20:11    120s] [NR-eGR] M2 has single uniform track structure
[12/07 21:20:11    120s] [NR-eGR] M3 has single uniform track structure
[12/07 21:20:11    120s] [NR-eGR] M4 has single uniform track structure
[12/07 21:20:11    120s] [NR-eGR] M5 has single uniform track structure
[12/07 21:20:11    120s] [NR-eGR] M6 has single uniform track structure
[12/07 21:20:11    120s] [NR-eGR] M7 has single uniform track structure
[12/07 21:20:11    120s] [NR-eGR] M8 has single uniform track structure
[12/07 21:20:11    120s] [NR-eGR] M9 has single uniform track structure
[12/07 21:20:11    120s] [NR-eGR] AP has single uniform track structure
[12/07 21:20:11    120s] (I)      ================== Default via ==================
[12/07 21:20:11    120s] (I)      +---+--------------------+----------------------+
[12/07 21:20:11    120s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:20:11    120s] (I)      +---+--------------------+----------------------+
[12/07 21:20:11    120s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:20:11    120s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:20:11    120s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:20:11    120s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:20:11    120s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:20:11    120s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:20:11    120s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:20:11    120s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:20:11    120s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:20:11    120s] (I)      +---+--------------------+----------------------+
[12/07 21:20:11    120s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:20:11    120s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:20:11    120s] [NR-eGR] Read 0 clock shapes
[12/07 21:20:11    120s] [NR-eGR] Read 0 other shapes
[12/07 21:20:11    120s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:20:11    120s] [NR-eGR] #Instance Blockages : 3552
[12/07 21:20:11    120s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:20:11    120s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:20:11    120s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:20:11    120s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:20:11    120s] [NR-eGR] #Other Blockages    : 0
[12/07 21:20:11    120s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:20:11    120s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:20:11    120s] [NR-eGR] Read 7170 nets ( ignored 0 )
[12/07 21:20:11    120s] (I)      early_global_route_priority property id does not exist.
[12/07 21:20:11    120s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=0  Num CS=0
[12/07 21:20:11    120s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 0
[12/07 21:20:11    120s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 21:20:11    120s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 21:20:11    120s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 21:20:11    120s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 21:20:11    120s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:20:11    120s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:20:11    120s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:20:11    120s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:20:11    120s] (I)      Number of ignored nets                =      0
[12/07 21:20:11    120s] (I)      Number of connected nets              =      0
[12/07 21:20:11    120s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:20:11    120s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 21:20:11    120s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:20:11    120s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:20:11    120s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:20:11    120s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:20:11    120s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:20:11    120s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:20:11    120s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:20:11    120s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 21:20:11    120s] (I)      Ndr track 0 does not exist
[12/07 21:20:11    120s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:20:11    120s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:20:11    120s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:20:11    120s] (I)      Site width          :   400  (dbu)
[12/07 21:20:11    120s] (I)      Row height          :  3600  (dbu)
[12/07 21:20:11    120s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:20:11    120s] (I)      GCell width         : 25200  (dbu)
[12/07 21:20:11    120s] (I)      GCell height        : 25200  (dbu)
[12/07 21:20:11    120s] (I)      Grid                :   120   120    10
[12/07 21:20:11    120s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:20:11    120s] (I)      Vertical capacity   :     0 25200     0 25200     0 25200     0 25200     0 25200
[12/07 21:20:11    120s] (I)      Horizontal capacity :     0     0 25200     0 25200     0 25200     0 25200     0
[12/07 21:20:11    120s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:20:11    120s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:20:11    120s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:20:11    120s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:20:11    120s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:20:11    120s] (I)      Num tracks per GCell: 70.00 63.00 63.00 63.00 63.00 63.00 63.00 15.75 15.75  1.94
[12/07 21:20:11    120s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:20:11    120s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:20:11    120s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:20:11    120s] (I)      --------------------------------------------------------
[12/07 21:20:11    120s] 
[12/07 21:20:11    120s] [NR-eGR] ============ Routing rule table ============
[12/07 21:20:11    120s] [NR-eGR] Rule id: 0  Nets: 7170
[12/07 21:20:11    120s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:20:11    120s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:20:11    120s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:20:11    120s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:20:11    120s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:20:11    120s] [NR-eGR] ========================================
[12/07 21:20:11    120s] [NR-eGR] 
[12/07 21:20:11    120s] (I)      =============== Blocked Tracks ===============
[12/07 21:20:11    120s] (I)      +-------+---------+----------+---------------+
[12/07 21:20:11    120s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:20:11    120s] (I)      +-------+---------+----------+---------------+
[12/07 21:20:11    120s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:20:11    120s] (I)      |     2 |  900000 |   273410 |        30.38% |
[12/07 21:20:11    120s] (I)      |     3 |  899880 |   296905 |        32.99% |
[12/07 21:20:11    120s] (I)      |     4 |  900000 |   249067 |        27.67% |
[12/07 21:20:11    120s] (I)      |     5 |  899880 |   890239 |        98.93% |
[12/07 21:20:11    120s] (I)      |     6 |  900000 |   890358 |        98.93% |
[12/07 21:20:11    120s] (I)      |     7 |  899880 |        0 |         0.00% |
[12/07 21:20:11    120s] (I)      |     8 |  225000 |        0 |         0.00% |
[12/07 21:20:11    120s] (I)      |     9 |  225000 |        0 |         0.00% |
[12/07 21:20:11    120s] (I)      |    10 |   27600 |        0 |         0.00% |
[12/07 21:20:11    120s] (I)      +-------+---------+----------+---------------+
[12/07 21:20:11    120s] (I)      Finished Import and model ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 2723.57 MB )
[12/07 21:20:11    120s] (I)      Reset routing kernel
[12/07 21:20:11    120s] (I)      numLocalWires=18497  numGlobalNetBranches=7184  numLocalNetBranches=2198
[12/07 21:20:11    120s] (I)      totalPins=26497  totalGlobalPin=15437 (58.26%)
[12/07 21:20:11    120s] (I)      total 2D Cap : 5101351 = (2563919 H, 2537432 V)
[12/07 21:20:11    120s] (I)      
[12/07 21:20:11    120s] (I)      ============  Phase 1a Route ============
[12/07 21:20:11    120s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:20:11    120s] (I)      Usage: 73702 = (32912 H, 40790 V) = (1.28% H, 1.61% V) = (4.147e+05um H, 5.140e+05um V)
[12/07 21:20:11    120s] (I)      
[12/07 21:20:11    120s] (I)      ============  Phase 1b Route ============
[12/07 21:20:11    120s] (I)      Usage: 73702 = (32912 H, 40790 V) = (1.28% H, 1.61% V) = (4.147e+05um H, 5.140e+05um V)
[12/07 21:20:11    120s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 21:20:11    120s] 
[12/07 21:20:11    120s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:20:11    120s] Finished Early Global Route rough congestion estimation: mem = 2723.6M
[12/07 21:20:11    120s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.347, REAL:0.354, MEM:2723.6M, EPOCH TIME: 1733624411.727459
[12/07 21:20:11    120s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/07 21:20:11    120s] OPERPROF: Starting CDPad at level 1, MEM:2723.6M, EPOCH TIME: 1733624411.727662
[12/07 21:20:11    121s] CDPadU 0.075 -> 0.075. R=0.054, N=6562, GS=12.600
[12/07 21:20:12    121s] OPERPROF: Finished CDPad at level 1, CPU:0.278, REAL:0.279, MEM:2723.6M, EPOCH TIME: 1733624412.006946
[12/07 21:20:12    121s] OPERPROF: Starting npMain at level 1, MEM:2723.6M, EPOCH TIME: 1733624412.008027
[12/07 21:20:12    121s] OPERPROF:   Starting npPlace at level 2, MEM:2723.6M, EPOCH TIME: 1733624412.065381
[12/07 21:20:12    121s] Total number of setup views is 1.
[12/07 21:20:12    121s] Total number of active setup views is 1.
[12/07 21:20:12    121s] Active setup views:
[12/07 21:20:12    121s]     view_functional_wcl_slow
[12/07 21:20:12    121s] OPERPROF:   Finished npPlace at level 2, CPU:0.561, REAL:0.563, MEM:2723.6M, EPOCH TIME: 1733624412.628360
[12/07 21:20:12    121s] OPERPROF: Finished npMain at level 1, CPU:0.625, REAL:0.628, MEM:2723.6M, EPOCH TIME: 1733624412.636300
[12/07 21:20:12    121s] Global placement CDP skipped at cutLevel 13.
[12/07 21:20:12    121s] Iteration 13: Total net bbox = 9.112e+05 (4.05e+05 5.06e+05)
[12/07 21:20:12    121s]               Est.  stn bbox = 9.589e+05 (4.28e+05 5.31e+05)
[12/07 21:20:12    121s]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 2723.6M
[12/07 21:20:12    121s] Iteration 14: Total net bbox = 9.112e+05 (4.05e+05 5.06e+05)
[12/07 21:20:12    121s]               Est.  stn bbox = 9.589e+05 (4.28e+05 5.31e+05)
[12/07 21:20:12    121s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2723.6M
[12/07 21:20:12    121s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2723.6M, EPOCH TIME: 1733624412.700619
[12/07 21:20:12    121s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:20:12    121s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2723.6M, EPOCH TIME: 1733624412.701354
[12/07 21:20:12    121s] OPERPROF: Starting npMain at level 1, MEM:2723.6M, EPOCH TIME: 1733624412.702210
[12/07 21:20:12    122s] OPERPROF:   Starting npPlace at level 2, MEM:2723.6M, EPOCH TIME: 1733624412.761380
[12/07 21:20:13    123s] Total number of setup views is 1.
[12/07 21:20:13    123s] Total number of active setup views is 1.
[12/07 21:20:13    123s] Active setup views:
[12/07 21:20:13    123s]     view_functional_wcl_slow
[12/07 21:20:15    124s] OPERPROF:   Finished npPlace at level 2, CPU:2.955, REAL:3.046, MEM:2723.6M, EPOCH TIME: 1733624415.807246
[12/07 21:20:15    124s] OPERPROF: Finished npMain at level 1, CPU:3.031, REAL:3.122, MEM:2723.6M, EPOCH TIME: 1733624415.824047
[12/07 21:20:15    124s] Legalizing MH Cells... 0 / 0 (level 8)
[12/07 21:20:15    124s] No instances found in the vector
[12/07 21:20:15    124s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2723.6M, DRC: 0)
[12/07 21:20:15    124s] 0 (out of 0) MH cells were successfully legalized.
[12/07 21:20:15    124s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2723.6M, EPOCH TIME: 1733624415.826708
[12/07 21:20:15    125s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:20:15    125s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2723.6M, EPOCH TIME: 1733624415.827373
[12/07 21:20:15    125s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2723.6M, EPOCH TIME: 1733624415.827576
[12/07 21:20:15    125s] Starting Early Global Route rough congestion estimation: mem = 2723.6M
[12/07 21:20:15    125s] (I)      ==================== Layers =====================
[12/07 21:20:15    125s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:15    125s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:20:15    125s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:15    125s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:20:15    125s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:20:15    125s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:20:15    125s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:20:15    125s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:20:15    125s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:20:15    125s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:20:15    125s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:20:15    125s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:20:15    125s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:20:15    125s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:20:15    125s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:20:15    125s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:20:15    125s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:20:15    125s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:20:15    125s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:20:15    125s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:20:15    125s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:20:15    125s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:20:15    125s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:20:15    125s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:15    125s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:20:15    125s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:20:15    125s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:20:15    125s] (I)      Started Import and model ( Curr Mem: 2723.57 MB )
[12/07 21:20:15    125s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:20:15    125s] (I)      == Non-default Options ==
[12/07 21:20:15    125s] (I)      Print mode                                         : 2
[12/07 21:20:15    125s] (I)      Stop if highly congested                           : false
[12/07 21:20:15    125s] (I)      Maximum routing layer                              : 10
[12/07 21:20:15    125s] (I)      Assign partition pins                              : false
[12/07 21:20:15    125s] (I)      Support large GCell                                : true
[12/07 21:20:15    125s] (I)      Number of threads                                  : 1
[12/07 21:20:15    125s] (I)      Number of rows per GCell                           : 4
[12/07 21:20:15    125s] (I)      Max num rows per GCell                             : 32
[12/07 21:20:15    125s] (I)      Method to set GCell size                           : row
[12/07 21:20:15    125s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:20:15    125s] (I)      Use row-based GCell size
[12/07 21:20:15    125s] (I)      Use row-based GCell align
[12/07 21:20:15    125s] (I)      layer 0 area = 168000
[12/07 21:20:15    125s] (I)      layer 1 area = 208000
[12/07 21:20:15    125s] (I)      layer 2 area = 208000
[12/07 21:20:15    125s] (I)      layer 3 area = 208000
[12/07 21:20:15    125s] (I)      layer 4 area = 208000
[12/07 21:20:15    125s] (I)      layer 5 area = 208000
[12/07 21:20:15    125s] (I)      layer 6 area = 208000
[12/07 21:20:15    125s] (I)      layer 7 area = 2259999
[12/07 21:20:15    125s] (I)      layer 8 area = 2259999
[12/07 21:20:15    125s] (I)      layer 9 area = 0
[12/07 21:20:15    125s] (I)      GCell unit size   : 3600
[12/07 21:20:15    125s] (I)      GCell multiplier  : 4
[12/07 21:20:15    125s] (I)      GCell row height  : 3600
[12/07 21:20:15    125s] (I)      Actual row height : 3600
[12/07 21:20:15    125s] (I)      GCell align ref   : 4000 4000
[12/07 21:20:15    125s] [NR-eGR] Track table information for default rule: 
[12/07 21:20:15    125s] [NR-eGR] M1 has single uniform track structure
[12/07 21:20:15    125s] [NR-eGR] M2 has single uniform track structure
[12/07 21:20:15    125s] [NR-eGR] M3 has single uniform track structure
[12/07 21:20:15    125s] [NR-eGR] M4 has single uniform track structure
[12/07 21:20:15    125s] [NR-eGR] M5 has single uniform track structure
[12/07 21:20:15    125s] [NR-eGR] M6 has single uniform track structure
[12/07 21:20:15    125s] [NR-eGR] M7 has single uniform track structure
[12/07 21:20:15    125s] [NR-eGR] M8 has single uniform track structure
[12/07 21:20:15    125s] [NR-eGR] M9 has single uniform track structure
[12/07 21:20:15    125s] [NR-eGR] AP has single uniform track structure
[12/07 21:20:15    125s] (I)      ================== Default via ==================
[12/07 21:20:15    125s] (I)      +---+--------------------+----------------------+
[12/07 21:20:15    125s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:20:15    125s] (I)      +---+--------------------+----------------------+
[12/07 21:20:15    125s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:20:15    125s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:20:15    125s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:20:15    125s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:20:15    125s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:20:15    125s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:20:15    125s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:20:15    125s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:20:15    125s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:20:15    125s] (I)      +---+--------------------+----------------------+
[12/07 21:20:15    125s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:20:16    125s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:20:16    125s] [NR-eGR] Read 0 clock shapes
[12/07 21:20:16    125s] [NR-eGR] Read 0 other shapes
[12/07 21:20:16    125s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:20:16    125s] [NR-eGR] #Instance Blockages : 3552
[12/07 21:20:16    125s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:20:16    125s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:20:16    125s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:20:16    125s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:20:16    125s] [NR-eGR] #Other Blockages    : 0
[12/07 21:20:16    125s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:20:16    125s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:20:16    125s] [NR-eGR] Read 7170 nets ( ignored 0 )
[12/07 21:20:16    125s] (I)      early_global_route_priority property id does not exist.
[12/07 21:20:16    125s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=0  Num CS=0
[12/07 21:20:16    125s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 0
[12/07 21:20:16    125s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 21:20:16    125s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 21:20:16    125s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 21:20:16    125s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 21:20:16    125s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:20:16    125s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:20:16    125s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:20:16    125s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:20:16    125s] (I)      Number of ignored nets                =      0
[12/07 21:20:16    125s] (I)      Number of connected nets              =      0
[12/07 21:20:16    125s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:20:16    125s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 21:20:16    125s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:20:16    125s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:20:16    125s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:20:16    125s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:20:16    125s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:20:16    125s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:20:16    125s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:20:16    125s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 21:20:16    125s] (I)      Ndr track 0 does not exist
[12/07 21:20:16    125s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:20:16    125s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:20:16    125s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:20:16    125s] (I)      Site width          :   400  (dbu)
[12/07 21:20:16    125s] (I)      Row height          :  3600  (dbu)
[12/07 21:20:16    125s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:20:16    125s] (I)      GCell width         : 14400  (dbu)
[12/07 21:20:16    125s] (I)      GCell height        : 14400  (dbu)
[12/07 21:20:16    125s] (I)      Grid                :   209   209    10
[12/07 21:20:16    125s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:20:16    125s] (I)      Vertical capacity   :     0 14400     0 14400     0 14400     0 14400     0 14400
[12/07 21:20:16    125s] (I)      Horizontal capacity :     0     0 14400     0 14400     0 14400     0 14400     0
[12/07 21:20:16    125s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:20:16    125s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:20:16    125s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:20:16    125s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:20:16    125s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:20:16    125s] (I)      Num tracks per GCell: 40.00 36.00 36.00 36.00 36.00 36.00 36.00  9.00  9.00  1.11
[12/07 21:20:16    125s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:20:16    125s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:20:16    125s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:20:16    125s] (I)      --------------------------------------------------------
[12/07 21:20:16    125s] 
[12/07 21:20:16    125s] [NR-eGR] ============ Routing rule table ============
[12/07 21:20:16    125s] [NR-eGR] Rule id: 0  Nets: 7170
[12/07 21:20:16    125s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:20:16    125s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:20:16    125s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:20:16    125s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:20:16    125s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:20:16    125s] [NR-eGR] ========================================
[12/07 21:20:16    125s] [NR-eGR] 
[12/07 21:20:16    125s] (I)      =============== Blocked Tracks ===============
[12/07 21:20:16    125s] (I)      +-------+---------+----------+---------------+
[12/07 21:20:16    125s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:20:16    125s] (I)      +-------+---------+----------+---------------+
[12/07 21:20:16    125s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:20:16    125s] (I)      |     2 | 1567500 |   477043 |        30.43% |
[12/07 21:20:16    125s] (I)      |     3 | 1567291 |   518960 |        33.11% |
[12/07 21:20:16    125s] (I)      |     4 | 1567500 |   436241 |        27.83% |
[12/07 21:20:16    125s] (I)      |     5 | 1567291 |  1556048 |        99.28% |
[12/07 21:20:16    125s] (I)      |     6 | 1567500 |  1556256 |        99.28% |
[12/07 21:20:16    125s] (I)      |     7 | 1567291 |        0 |         0.00% |
[12/07 21:20:16    125s] (I)      |     8 |  391875 |        0 |         0.00% |
[12/07 21:20:16    125s] (I)      |     9 |  391875 |        0 |         0.00% |
[12/07 21:20:16    125s] (I)      |    10 |   48070 |        0 |         0.00% |
[12/07 21:20:16    125s] (I)      +-------+---------+----------+---------------+
[12/07 21:20:16    125s] (I)      Finished Import and model ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 2723.57 MB )
[12/07 21:20:16    125s] (I)      Reset routing kernel
[12/07 21:20:16    125s] (I)      numLocalWires=12626  numGlobalNetBranches=5162  numLocalNetBranches=1334
[12/07 21:20:16    125s] (I)      totalPins=26497  totalGlobalPin=18860 (71.18%)
[12/07 21:20:16    125s] (I)      total 2D Cap : 8858666 = (4451777 H, 4406889 V)
[12/07 21:20:16    125s] (I)      
[12/07 21:20:16    125s] (I)      ============  Phase 1a Route ============
[12/07 21:20:16    125s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:20:16    125s] (I)      Usage: 127789 = (56771 H, 71018 V) = (1.28% H, 1.61% V) = (4.088e+05um H, 5.113e+05um V)
[12/07 21:20:16    125s] (I)      
[12/07 21:20:16    125s] (I)      ============  Phase 1b Route ============
[12/07 21:20:16    125s] (I)      Usage: 127789 = (56771 H, 71018 V) = (1.28% H, 1.61% V) = (4.088e+05um H, 5.113e+05um V)
[12/07 21:20:16    125s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 21:20:16    125s] 
[12/07 21:20:16    125s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:20:16    125s] Finished Early Global Route rough congestion estimation: mem = 2723.6M
[12/07 21:20:16    125s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.400, REAL:0.408, MEM:2723.6M, EPOCH TIME: 1733624416.235536
[12/07 21:20:16    125s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/07 21:20:16    125s] OPERPROF: Starting CDPad at level 1, MEM:2723.6M, EPOCH TIME: 1733624416.235750
[12/07 21:20:16    125s] CDPadU 0.075 -> 0.075. R=0.054, N=6562, GS=7.200
[12/07 21:20:16    125s] OPERPROF: Finished CDPad at level 1, CPU:0.347, REAL:0.349, MEM:2723.6M, EPOCH TIME: 1733624416.585214
[12/07 21:20:16    125s] OPERPROF: Starting npMain at level 1, MEM:2723.6M, EPOCH TIME: 1733624416.586281
[12/07 21:20:16    125s] OPERPROF:   Starting npPlace at level 2, MEM:2723.6M, EPOCH TIME: 1733624416.644971
[12/07 21:20:17    126s] Total number of setup views is 1.
[12/07 21:20:17    126s] Total number of active setup views is 1.
[12/07 21:20:17    126s] Active setup views:
[12/07 21:20:17    126s]     view_functional_wcl_slow
[12/07 21:20:17    126s] AB param 1.6% (108/6546).
[12/07 21:20:17    126s] OPERPROF:   Finished npPlace at level 2, CPU:0.620, REAL:0.622, MEM:2726.6M, EPOCH TIME: 1733624417.267332
[12/07 21:20:17    126s] OPERPROF: Finished npMain at level 1, CPU:0.686, REAL:0.689, MEM:2726.6M, EPOCH TIME: 1733624417.275048
[12/07 21:20:17    126s] Global placement CDP skipped at cutLevel 15.
[12/07 21:20:17    126s] Iteration 15: Total net bbox = 9.029e+05 (4.01e+05 5.02e+05)
[12/07 21:20:17    126s]               Est.  stn bbox = 9.501e+05 (4.23e+05 5.27e+05)
[12/07 21:20:17    126s]               cpu = 0:00:04.5 real = 0:00:05.0 mem = 2726.6M
[12/07 21:20:19    128s] nrCritNet: 4.99% ( 358 / 7171 ) cutoffSlk: -2479.7ps stdDelay: 13.6ps
[12/07 21:20:19    128s] nrCritNet: 1.99% ( 143 / 7171 ) cutoffSlk: -5294.0ps stdDelay: 13.6ps
[12/07 21:20:19    128s] Iteration 16: Total net bbox = 9.078e+05 (4.03e+05 5.05e+05)
[12/07 21:20:19    128s]               Est.  stn bbox = 9.535e+05 (4.25e+05 5.29e+05)
[12/07 21:20:19    128s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 2726.6M
[12/07 21:20:19    128s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2726.6M, EPOCH TIME: 1733624419.149682
[12/07 21:20:19    128s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:20:19    128s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2726.6M, EPOCH TIME: 1733624419.150517
[12/07 21:20:19    128s] Legalizing MH Cells... 0 / 0 (level 11)
[12/07 21:20:19    128s] No instances found in the vector
[12/07 21:20:19    128s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2726.6M, DRC: 0)
[12/07 21:20:19    128s] 0 (out of 0) MH cells were successfully legalized.
[12/07 21:20:19    128s] OPERPROF: Starting npMain at level 1, MEM:2726.6M, EPOCH TIME: 1733624419.151262
[12/07 21:20:19    128s] OPERPROF:   Starting npPlace at level 2, MEM:2726.6M, EPOCH TIME: 1733624419.218484
[12/07 21:20:20    129s] Total number of setup views is 1.
[12/07 21:20:20    129s] Total number of active setup views is 1.
[12/07 21:20:20    129s] Active setup views:
[12/07 21:20:20    129s]     view_functional_wcl_slow
[12/07 21:20:28    137s] Total number of setup views is 1.
[12/07 21:20:28    137s] Total number of active setup views is 1.
[12/07 21:20:28    137s] Active setup views:
[12/07 21:20:28    137s]     view_functional_wcl_slow
[12/07 21:20:40    149s] GP RA stats: MHOnly 0 nrInst 6562 nrDH 1760 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 1760, nrHgtY0Cnt 1760
[12/07 21:20:41    149s] Total number of setup views is 1.
[12/07 21:20:41    149s] Total number of active setup views is 1.
[12/07 21:20:41    149s] Active setup views:
[12/07 21:20:41    149s]     view_functional_wcl_slow
[12/07 21:21:00    168s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2751.1M, EPOCH TIME: 1733624460.138700
[12/07 21:21:00    168s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.235, REAL:0.236, MEM:2799.1M, EPOCH TIME: 1733624460.374523
[12/07 21:21:00    168s] OPERPROF:   Finished npPlace at level 2, CPU:40.422, REAL:41.157, MEM:2799.1M, EPOCH TIME: 1733624460.375576
[12/07 21:21:00    168s] OPERPROF: Finished npMain at level 1, CPU:40.500, REAL:41.235, MEM:2783.1M, EPOCH TIME: 1733624460.386660
[12/07 21:21:00    168s] Iteration 17: Total net bbox = 9.065e+05 (3.95e+05 5.12e+05)
[12/07 21:21:00    168s]               Est.  stn bbox = 9.509e+05 (4.15e+05 5.36e+05)
[12/07 21:21:00    168s]               cpu = 0:00:40.5 real = 0:00:41.0 mem = 2783.1M
[12/07 21:21:00    168s] Iteration 18: Total net bbox = 9.065e+05 (3.95e+05 5.12e+05)
[12/07 21:21:00    168s]               Est.  stn bbox = 9.509e+05 (4.15e+05 5.36e+05)
[12/07 21:21:00    168s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2783.1M
[12/07 21:21:00    168s] [adp] clock
[12/07 21:21:00    168s] [adp] weight, nr nets, wire length
[12/07 21:21:00    168s] [adp]      0        1  2876.722000
[12/07 21:21:00    168s] [adp] data
[12/07 21:21:00    168s] [adp] weight, nr nets, wire length
[12/07 21:21:00    168s] [adp]      0     7170  903632.832500
[12/07 21:21:00    168s] [adp] 0.000000|0.000000|0.000000
[12/07 21:21:00    168s] Iteration 19: Total net bbox = 9.065e+05 (3.95e+05 5.12e+05)
[12/07 21:21:00    168s]               Est.  stn bbox = 9.509e+05 (4.15e+05 5.36e+05)
[12/07 21:21:00    168s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2783.1M
[12/07 21:21:00    168s] *** cost = 9.065e+05 (3.95e+05 5.12e+05) (cpu for global=0:01:12) real=0:01:15***
[12/07 21:21:00    168s] Info: 0 clock gating cells identified, 0 (on average) moved 0/10
[12/07 21:21:00    168s] Saved padding area to DB
[12/07 21:21:00    168s] All LLGs are deleted
[12/07 21:21:00    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:00    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:00    168s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2783.1M, EPOCH TIME: 1733624460.531891
[12/07 21:21:00    168s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2752.7M, EPOCH TIME: 1733624460.532275
[12/07 21:21:00    168s] Solver runtime cpu: 0:00:47.2 real: 0:00:48.4
[12/07 21:21:00    168s] Core Placement runtime cpu: 0:01:02 real: 0:01:03
[12/07 21:21:00    168s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/07 21:21:00    168s] Type 'man IMPSP-9025' for more detail.
[12/07 21:21:00    168s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2752.7M, EPOCH TIME: 1733624460.537660
[12/07 21:21:00    168s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2752.7M, EPOCH TIME: 1733624460.537751
[12/07 21:21:00    168s] Processing tracks to init pin-track alignment.
[12/07 21:21:00    168s] z: 2, totalTracks: 1
[12/07 21:21:00    168s] z: 4, totalTracks: 1
[12/07 21:21:00    168s] z: 6, totalTracks: 1
[12/07 21:21:00    168s] z: 8, totalTracks: 1
[12/07 21:21:00    168s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:21:00    168s] All LLGs are deleted
[12/07 21:21:00    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:00    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:00    168s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2752.7M, EPOCH TIME: 1733624460.546390
[12/07 21:21:00    168s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2752.7M, EPOCH TIME: 1733624460.546570
[12/07 21:21:00    168s] # Building torus_D_W32 llgBox search-tree.
[12/07 21:21:00    168s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:21:00    168s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2752.7M, EPOCH TIME: 1733624460.548541
[12/07 21:21:00    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:00    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:00    168s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2752.7M, EPOCH TIME: 1733624460.549061
[12/07 21:21:00    168s] Max number of tech site patterns supported in site array is 256.
[12/07 21:21:00    168s] Core basic site is core
[12/07 21:21:00    168s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:21:00    168s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2752.7M, EPOCH TIME: 1733624460.564312
[12/07 21:21:00    169s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 21:21:00    169s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:21:00    169s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.192, REAL:0.192, MEM:2752.7M, EPOCH TIME: 1733624460.756515
[12/07 21:21:00    169s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:21:00    169s] SiteArray: use 31,911,936 bytes
[12/07 21:21:00    169s] SiteArray: current memory after site array memory allocation 2783.1M
[12/07 21:21:00    169s] SiteArray: FP blocked sites are writable
[12/07 21:21:00    169s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:21:00    169s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2783.1M, EPOCH TIME: 1733624460.814878
[12/07 21:21:02    170s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:1.573, REAL:1.576, MEM:2783.1M, EPOCH TIME: 1733624462.390725
[12/07 21:21:02    170s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:21:02    170s] Atter site array init, number of instance map data is 0.
[12/07 21:21:02    170s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.891, REAL:1.895, MEM:2783.1M, EPOCH TIME: 1733624462.443898
[12/07 21:21:02    170s] 
[12/07 21:21:02    170s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:02    170s] OPERPROF:       Starting CMU at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.471506
[12/07 21:21:02    170s] OPERPROF:       Finished CMU at level 4, CPU:0.003, REAL:0.004, MEM:2783.1M, EPOCH TIME: 1733624462.475167
[12/07 21:21:02    170s] 
[12/07 21:21:02    170s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:21:02    170s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.933, REAL:1.937, MEM:2783.1M, EPOCH TIME: 1733624462.485415
[12/07 21:21:02    170s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.485466
[12/07 21:21:02    170s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:2783.1M, EPOCH TIME: 1733624462.486085
[12/07 21:21:02    170s] 
[12/07 21:21:02    170s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=2783.1MB).
[12/07 21:21:02    170s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.005, REAL:2.010, MEM:2783.1M, EPOCH TIME: 1733624462.547479
[12/07 21:21:02    170s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.005, REAL:2.010, MEM:2783.1M, EPOCH TIME: 1733624462.547554
[12/07 21:21:02    170s] TDRefine: refinePlace mode is spiral
[12/07 21:21:02    170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3511916.1
[12/07 21:21:02    170s] OPERPROF: Starting RefinePlace at level 1, MEM:2783.1M, EPOCH TIME: 1733624462.547629
[12/07 21:21:02    170s] *** Starting refinePlace (0:02:51 mem=2783.1M) ***
[12/07 21:21:02    170s] Total net bbox length = 9.065e+05 (3.948e+05 5.117e+05) (ext = 1.640e+04)
[12/07 21:21:02    170s] 
[12/07 21:21:02    170s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:02    170s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:21:02    170s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:02    170s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:02    170s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2783.1M, EPOCH TIME: 1733624462.576087
[12/07 21:21:02    170s] Starting refinePlace ...
[12/07 21:21:02    170s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:02    170s] High fence density, enabling CRLP fence handling
[12/07 21:21:02    171s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.652795
[12/07 21:21:02    171s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.652887
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:2783.1M, EPOCH TIME: 1733624462.664675
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.664759
[12/07 21:21:02    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.664833
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.664873
[12/07 21:21:02    171s] DDP markSite nrRow 831 nrJob 831
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:2783.1M, EPOCH TIME: 1733624462.679537
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.027, REAL:0.027, MEM:2783.1M, EPOCH TIME: 1733624462.679633
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.680122
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.680175
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.680325
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.680436
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.723182
[12/07 21:21:02    171s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.723244
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.008, REAL:0.008, MEM:2783.1M, EPOCH TIME: 1733624462.731618
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.731651
[12/07 21:21:02    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.731705
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.731732
[12/07 21:21:02    171s] DDP markSite nrRow 831 nrJob 831
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.012, REAL:0.012, MEM:2783.1M, EPOCH TIME: 1733624462.744020
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.021, REAL:0.021, MEM:2783.1M, EPOCH TIME: 1733624462.744127
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.744506
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.744631
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.744745
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.744983
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.786303
[12/07 21:21:02    171s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.786450
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.010, REAL:0.010, MEM:2783.1M, EPOCH TIME: 1733624462.796360
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.796392
[12/07 21:21:02    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.796446
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.796473
[12/07 21:21:02    171s] DDP markSite nrRow 831 nrJob 831
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:2783.1M, EPOCH TIME: 1733624462.811548
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.025, REAL:0.025, MEM:2783.1M, EPOCH TIME: 1733624462.811588
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.811937
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.812059
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.812170
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.812333
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.852581
[12/07 21:21:02    171s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.852644
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:2783.1M, EPOCH TIME: 1733624462.864707
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.864784
[12/07 21:21:02    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.864854
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.864896
[12/07 21:21:02    171s] DDP markSite nrRow 831 nrJob 831
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:2783.1M, EPOCH TIME: 1733624462.879032
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.026, REAL:0.027, MEM:2783.1M, EPOCH TIME: 1733624462.879133
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.879603
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.879657
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.879806
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.879994
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.922865
[12/07 21:21:02    171s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.922927
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.008, REAL:0.008, MEM:2783.1M, EPOCH TIME: 1733624462.930916
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.930948
[12/07 21:21:02    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.931001
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.931028
[12/07 21:21:02    171s] DDP markSite nrRow 831 nrJob 831
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.013, REAL:0.013, MEM:2783.1M, EPOCH TIME: 1733624462.944348
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.021, REAL:0.022, MEM:2783.1M, EPOCH TIME: 1733624462.944459
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.944876
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.944986
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.945100
[12/07 21:21:02    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.945286
[12/07 21:21:02    171s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2783.1M, EPOCH TIME: 1733624462.984807
[12/07 21:21:02    171s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.984868
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.008, REAL:0.008, MEM:2783.1M, EPOCH TIME: 1733624462.993088
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.993121
[12/07 21:21:02    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:02    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624462.993176
[12/07 21:21:02    171s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2783.1M, EPOCH TIME: 1733624462.993202
[12/07 21:21:02    171s] DDP markSite nrRow 831 nrJob 831
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.012, REAL:0.013, MEM:2783.1M, EPOCH TIME: 1733624463.005726
[12/07 21:21:03    171s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.021, REAL:0.021, MEM:2783.1M, EPOCH TIME: 1733624463.005819
[12/07 21:21:03    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624463.006236
[12/07 21:21:03    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.006321
[12/07 21:21:03    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624463.006472
[12/07 21:21:03    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.006666
[12/07 21:21:03    171s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2783.1M, EPOCH TIME: 1733624463.047070
[12/07 21:21:03    171s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.047129
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.011, REAL:0.012, MEM:2783.1M, EPOCH TIME: 1733624463.058640
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.058678
[12/07 21:21:03    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.058736
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.058768
[12/07 21:21:03    171s] DDP markSite nrRow 831 nrJob 831
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:2783.1M, EPOCH TIME: 1733624463.073682
[12/07 21:21:03    171s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.027, REAL:0.027, MEM:2783.1M, EPOCH TIME: 1733624463.073730
[12/07 21:21:03    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624463.074137
[12/07 21:21:03    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.074295
[12/07 21:21:03    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624463.074423
[12/07 21:21:03    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.074569
[12/07 21:21:03    171s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2783.1M, EPOCH TIME: 1733624463.116093
[12/07 21:21:03    171s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.116158
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:2783.1M, EPOCH TIME: 1733624463.127814
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.127894
[12/07 21:21:03    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.127965
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.128005
[12/07 21:21:03    171s] DDP markSite nrRow 831 nrJob 831
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:2783.1M, EPOCH TIME: 1733624463.142435
[12/07 21:21:03    171s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.026, REAL:0.026, MEM:2783.1M, EPOCH TIME: 1733624463.142544
[12/07 21:21:03    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624463.143026
[12/07 21:21:03    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.143077
[12/07 21:21:03    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624463.143227
[12/07 21:21:03    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.143373
[12/07 21:21:03    171s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2783.1M, EPOCH TIME: 1733624463.189046
[12/07 21:21:03    171s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.189117
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.010, REAL:0.010, MEM:2783.1M, EPOCH TIME: 1733624463.199434
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.199467
[12/07 21:21:03    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.199523
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.199550
[12/07 21:21:03    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.199598
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.199624
[12/07 21:21:03    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.199675
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.199979
[12/07 21:21:03    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.200029
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.200054
[12/07 21:21:03    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.200101
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.200251
[12/07 21:21:03    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.200300
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.200326
[12/07 21:21:03    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.200373
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.200509
[12/07 21:21:03    171s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.200558
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.200584
[12/07 21:21:03    171s] DDP markSite nrRow 831 nrJob 831
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2783.1M, EPOCH TIME: 1733624463.219982
[12/07 21:21:03    171s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.030, REAL:0.031, MEM:2783.1M, EPOCH TIME: 1733624463.220035
[12/07 21:21:03    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624463.229030
[12/07 21:21:03    171s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2783.1M, EPOCH TIME: 1733624463.229080
[12/07 21:21:03    171s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2783.1M, EPOCH TIME: 1733624463.229636
[12/07 21:21:03    171s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2783.1M, EPOCH TIME: 1733624463.229688
[12/07 21:21:03    171s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.094, REAL:0.094, MEM:2783.1M, EPOCH TIME: 1733624463.323475
[12/07 21:21:03    171s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:21:03    171s]  ** Cut row section real time 0:00:00.0.
[12/07 21:21:03    171s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.094, REAL:0.095, MEM:2783.1M, EPOCH TIME: 1733624463.324193
[12/07 21:21:03    171s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 21:21:03    171s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=2783.1MB) @(0:02:51 - 0:02:52).
[12/07 21:21:03    171s] Move report: preRPlace moves 4800 insts, mean move: 0.30 um, max move: 5.05 um 
[12/07 21:21:03    171s] 	Max move on inst (ys[1].xs[2].client_xy/i_d_r_reg[22]): (1362.25, 921.80) --> (1360.80, 918.20)
[12/07 21:21:03    171s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1, constraint:Fence
[12/07 21:21:03    171s] 	Violation at original loc: Region/Fence Violation
[12/07 21:21:03    171s] wireLenOptFixPriorityInst 0 inst fixed
[12/07 21:21:03    171s] Placement tweakage begins.
[12/07 21:21:03    171s] wire length = 9.238e+05
[12/07 21:21:03    172s] wire length = 8.953e+05
[12/07 21:21:03    172s] Placement tweakage ends.
[12/07 21:21:03    172s] Move report: tweak moves 1327 insts, mean move: 6.62 um, max move: 42.00 um 
[12/07 21:21:03    172s] 	Max move on inst (ys[2].xs[1].torus_switch_xy/e_out_y_reg_reg[1]): (1025.40, 1314.20) --> (1067.40, 1314.20)
[12/07 21:21:03    172s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=2783.1MB) @(0:02:52 - 0:02:52).
[12/07 21:21:03    172s] 
[12/07 21:21:03    172s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[1].xs[2].msg_txrx[21].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[1].xs[2].msg_txrx[7].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[1].xs[2].msg_txrx[18].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[21].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[12].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[6].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].msg_txrx[24].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].msg_txrx[6].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].msg_txrx[5].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[1].xs[2].msg_txrx[33].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[1].xs[2].msg_txrx[5].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[1].xs[2].msg_txrx[12].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[10].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[31].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[28].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].msg_txrx[15].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].msg_txrx[14].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].msg_txrx[19].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[1].xs[2].msg_txrx[35].south_tx' (Cell low_swing_tx).
[12/07 21:21:03    172s] Type 'man IMPSP-2020' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[0].xs[2].msg_txrx[13].east_tx'.
[12/07 21:21:03    172s] Type 'man IMPSP-266' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[0].xs[2].msg_txrx[35].east_tx'.
[12/07 21:21:03    172s] Type 'man IMPSP-266' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[2].xs[2].msg_txrx[3].east_tx'.
[12/07 21:21:03    172s] Type 'man IMPSP-266' for more detail.
[12/07 21:21:03    172s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[0].xs[2].msg_txrx[12].east_tx'.
[12/07 21:21:03    172s] Type 'man IMPSP-266' for more detail.
[12/07 21:21:04    172s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:21:04    172s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:21:04    172s] 
[12/07 21:21:04    172s] mha: 0.999718 mhc: 0.969697
[12/07 21:21:04    172s] Move report: legalization moves 3243 insts, mean move: 4.88 um, max move: 187.27 um spiral
[12/07 21:21:04    172s] 	Max move on inst (ys[2].xs[3].msg_txrx[36].south_tx): (589.19, 918.20) --> (589.12, 1105.40)
[12/07 21:21:04    172s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 21:21:04    172s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.1, real=0:00:00.0)
[12/07 21:21:04    172s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=2751.1MB) @(0:02:52 - 0:02:52).
[12/07 21:21:04    172s] **ERROR: (IMPSP-2021):	Could not legalize <189> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[12/07 21:21:04    172s] Move report: Detail placement moves 6438 insts, mean move: 3.74 um, max move: 187.27 um 
[12/07 21:21:04    172s] 	Max move on inst (ys[2].xs[3].msg_txrx[36].south_tx): (589.19, 918.20) --> (589.12, 1105.40)
[12/07 21:21:04    172s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2751.1MB
[12/07 21:21:04    172s] Statistics of distance of Instance movement in refine placement:
[12/07 21:21:04    172s]   maximum (X+Y) =       187.27 um
[12/07 21:21:04    172s]   inst (ys[2].xs[3].msg_txrx[36].south_tx) with max move: (589.192, 918.202) -> (589.12, 1105.4)
[12/07 21:21:04    172s]   mean    (X+Y) =         3.74 um
[12/07 21:21:04    172s] Total instances flipped for legalization: 50
[12/07 21:21:04    172s] Summary Report:
[12/07 21:21:04    172s] Instances move: 6438 (out of 6562 movable)
[12/07 21:21:04    172s] Instances flipped: 50
[12/07 21:21:04    172s] Mean displacement: 3.74 um
[12/07 21:21:04    172s] Max displacement: 187.27 um (Instance: ys[2].xs[3].msg_txrx[36].south_tx) (589.192, 918.202) -> (589.12, 1105.4)
[12/07 21:21:04    172s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 21:21:04    172s] 	Violation at original loc: Not-of-Fence Violation
[12/07 21:21:04    172s] Total instances moved : 6438
[12/07 21:21:04    172s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.510, REAL:1.504, MEM:2751.1M, EPOCH TIME: 1733624464.080543
[12/07 21:21:04    172s] Total net bbox length = 8.924e+05 (3.759e+05 5.165e+05) (ext = 1.684e+04)
[12/07 21:21:04    172s] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2751.1MB
[12/07 21:21:04    172s] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=2751.1MB) @(0:02:51 - 0:02:52).
[12/07 21:21:04    172s] *** Finished refinePlace (0:02:52 mem=2751.1M) ***
[12/07 21:21:04    172s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3511916.1
[12/07 21:21:04    172s] OPERPROF: Finished RefinePlace at level 1, CPU:1.540, REAL:1.535, MEM:2751.1M, EPOCH TIME: 1733624464.082604
[12/07 21:21:04    172s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2751.1M, EPOCH TIME: 1733624464.082635
[12/07 21:21:04    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8002).
[12/07 21:21:04    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:04    172s] All LLGs are deleted
[12/07 21:21:04    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:04    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:04    172s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2751.1M, EPOCH TIME: 1733624464.095270
[12/07 21:21:04    172s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2720.7M, EPOCH TIME: 1733624464.095613
[12/07 21:21:04    172s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.025, REAL:0.025, MEM:2492.7M, EPOCH TIME: 1733624464.107543
[12/07 21:21:04    172s] *** End of Placement (cpu=0:01:30, real=0:01:32, mem=2492.7M) ***
[12/07 21:21:04    172s] Processing tracks to init pin-track alignment.
[12/07 21:21:04    172s] z: 2, totalTracks: 1
[12/07 21:21:04    172s] z: 4, totalTracks: 1
[12/07 21:21:04    172s] z: 6, totalTracks: 1
[12/07 21:21:04    172s] z: 8, totalTracks: 1
[12/07 21:21:04    172s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:21:04    172s] All LLGs are deleted
[12/07 21:21:04    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:04    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:04    172s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2492.7M, EPOCH TIME: 1733624464.114427
[12/07 21:21:04    172s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2492.7M, EPOCH TIME: 1733624464.114606
[12/07 21:21:04    172s] # Building torus_D_W32 llgBox search-tree.
[12/07 21:21:04    172s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:21:04    172s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2492.7M, EPOCH TIME: 1733624464.115971
[12/07 21:21:04    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:04    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:04    172s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2492.7M, EPOCH TIME: 1733624464.116225
[12/07 21:21:04    172s] Max number of tech site patterns supported in site array is 256.
[12/07 21:21:04    172s] Core basic site is core
[12/07 21:21:04    172s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:21:04    172s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2492.7M, EPOCH TIME: 1733624464.129815
[12/07 21:21:04    172s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 21:21:04    172s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:21:04    172s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.159, REAL:0.159, MEM:2492.7M, EPOCH TIME: 1733624464.289260
[12/07 21:21:04    172s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:21:04    172s] SiteArray: use 31,911,936 bytes
[12/07 21:21:04    172s] SiteArray: current memory after site array memory allocation 2523.1M
[12/07 21:21:04    172s] SiteArray: FP blocked sites are writable
[12/07 21:21:04    172s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:21:04    172s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2523.1M, EPOCH TIME: 1733624464.348197
[12/07 21:21:05    174s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.580, REAL:1.584, MEM:2523.1M, EPOCH TIME: 1733624465.932417
[12/07 21:21:05    174s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:21:05    174s] Atter site array init, number of instance map data is 0.
[12/07 21:21:05    174s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.864, REAL:1.869, MEM:2523.1M, EPOCH TIME: 1733624465.985266
[12/07 21:21:06    174s] 
[12/07 21:21:06    174s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:06    174s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.899, REAL:1.905, MEM:2523.1M, EPOCH TIME: 1733624466.020891
[12/07 21:21:06    174s] 
[12/07 21:21:06    174s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2523.1M, EPOCH TIME: 1733624466.075299
[12/07 21:21:06    174s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2523.1M, EPOCH TIME: 1733624466.085987
[12/07 21:21:06    174s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.029, REAL:0.029, MEM:2539.1M, EPOCH TIME: 1733624466.115432
[12/07 21:21:06    174s] default core: bins with density > 0.750 =  3.30 % ( 233 / 7056 )
[12/07 21:21:06    174s] Density distribution unevenness ratio = 88.031%
[12/07 21:21:06    174s] Density distribution unevenness ratio (U70) = 17.927%
[12/07 21:21:06    174s] Density distribution unevenness ratio (U80) = 14.167%
[12/07 21:21:06    174s] Density distribution unevenness ratio (U90) = 11.155%
[12/07 21:21:06    174s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.040, REAL:0.040, MEM:2539.1M, EPOCH TIME: 1733624466.115691
[12/07 21:21:06    174s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2539.1M, EPOCH TIME: 1733624466.115733
[12/07 21:21:06    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:06    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:06    174s] All LLGs are deleted
[12/07 21:21:06    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:06    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:06    174s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2539.1M, EPOCH TIME: 1733624466.133243
[12/07 21:21:06    174s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2508.7M, EPOCH TIME: 1733624466.133721
[12/07 21:21:06    174s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.021, MEM:2508.7M, EPOCH TIME: 1733624466.136429
[12/07 21:21:06    174s] *** Free Virtual Timing Model ...(mem=2508.7M)
[12/07 21:21:06    174s] **INFO: Enable pre-place timing setting for timing analysis
[12/07 21:21:06    174s] Set Using Default Delay Limit as 101.
[12/07 21:21:06    174s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/07 21:21:06    174s] Set Default Net Delay as 0 ps.
[12/07 21:21:06    174s] Set Default Net Load as 0 pF. 
[12/07 21:21:06    174s] **INFO: Analyzing IO path groups for slack adjustment
[12/07 21:21:06    175s] Effort level <high> specified for reg2reg_tmp.3511916 path_group
[12/07 21:21:06    175s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:21:06    175s] #################################################################################
[12/07 21:21:06    175s] # Design Stage: PreRoute
[12/07 21:21:06    175s] # Design Name: torus_D_W32
[12/07 21:21:06    175s] # Design Mode: 90nm
[12/07 21:21:06    175s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:21:06    175s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:21:06    175s] # Signoff Settings: SI Off 
[12/07 21:21:06    175s] #################################################################################
[12/07 21:21:06    175s] Calculate delays in Single mode...
[12/07 21:21:06    175s] Topological Sorting (REAL = 0:00:00.0, MEM = 2490.9M, InitMEM = 2490.9M)
[12/07 21:21:06    175s] Start delay calculation (fullDC) (1 T). (MEM=2490.87)
[12/07 21:21:06    175s] End AAE Lib Interpolated Model. (MEM=2500.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:21:07    176s] Total number of fetched objects 7235
[12/07 21:21:07    176s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:21:07    176s] End delay calculation. (MEM=2532.36 CPU=0:00:00.7 REAL=0:00:00.0)
[12/07 21:21:07    176s] End delay calculation (fullDC). (MEM=2532.36 CPU=0:00:00.8 REAL=0:00:01.0)
[12/07 21:21:07    176s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2532.4M) ***
[12/07 21:21:07    176s] **INFO: Disable pre-place timing setting for timing analysis
[12/07 21:21:08    176s] Set Using Default Delay Limit as 1000.
[12/07 21:21:08    176s] Set Default Net Delay as 1000 ps.
[12/07 21:21:08    176s] Set Default Net Load as 0.5 pF. 
[12/07 21:21:08    176s] Info: Disable timing driven in postCTS congRepair.
[12/07 21:21:08    176s] 
[12/07 21:21:08    176s] Starting congRepair ...
[12/07 21:21:08    176s] User Input Parameters:
[12/07 21:21:08    176s] - Congestion Driven    : On
[12/07 21:21:08    176s] - Timing Driven        : Off
[12/07 21:21:08    176s] - Area-Violation Based : On
[12/07 21:21:08    176s] - Start Rollback Level : -5
[12/07 21:21:08    176s] - Legalized            : On
[12/07 21:21:08    176s] - Window Based         : Off
[12/07 21:21:08    176s] - eDen incr mode       : Off
[12/07 21:21:08    176s] - Small incr mode      : Off
[12/07 21:21:08    176s] 
[12/07 21:21:08    176s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2524.6M, EPOCH TIME: 1733624468.027547
[12/07 21:21:08    176s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:2524.6M, EPOCH TIME: 1733624468.033994
[12/07 21:21:08    176s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2524.6M, EPOCH TIME: 1733624468.034062
[12/07 21:21:08    176s] Starting Early Global Route congestion estimation: mem = 2524.6M
[12/07 21:21:08    176s] (I)      ==================== Layers =====================
[12/07 21:21:08    176s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:08    176s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:21:08    176s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:08    176s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:21:08    176s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:21:08    176s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:21:08    176s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:21:08    176s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:21:08    176s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:21:08    176s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:21:08    176s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:21:08    176s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:21:08    176s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:21:08    176s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:21:08    176s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:21:08    176s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:21:08    176s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:21:08    176s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:21:08    176s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:21:08    176s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:21:08    176s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:21:08    176s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:21:08    176s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:21:08    176s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:08    176s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:21:08    176s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:21:08    176s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:08    176s] (I)      Started Import and model ( Curr Mem: 2524.56 MB )
[12/07 21:21:08    176s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:08    176s] (I)      == Non-default Options ==
[12/07 21:21:08    176s] (I)      Maximum routing layer                              : 10
[12/07 21:21:08    176s] (I)      Number of threads                                  : 1
[12/07 21:21:08    176s] (I)      Use non-blocking free Dbs wires                    : false
[12/07 21:21:08    176s] (I)      Method to set GCell size                           : row
[12/07 21:21:08    176s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:21:08    176s] (I)      Use row-based GCell size
[12/07 21:21:08    176s] (I)      Use row-based GCell align
[12/07 21:21:08    176s] (I)      layer 0 area = 168000
[12/07 21:21:08    176s] (I)      layer 1 area = 208000
[12/07 21:21:08    176s] (I)      layer 2 area = 208000
[12/07 21:21:08    176s] (I)      layer 3 area = 208000
[12/07 21:21:08    176s] (I)      layer 4 area = 208000
[12/07 21:21:08    176s] (I)      layer 5 area = 208000
[12/07 21:21:08    176s] (I)      layer 6 area = 208000
[12/07 21:21:08    176s] (I)      layer 7 area = 2259999
[12/07 21:21:08    176s] (I)      layer 8 area = 2259999
[12/07 21:21:08    176s] (I)      layer 9 area = 0
[12/07 21:21:08    176s] (I)      GCell unit size   : 3600
[12/07 21:21:08    176s] (I)      GCell multiplier  : 1
[12/07 21:21:08    176s] (I)      GCell row height  : 3600
[12/07 21:21:08    176s] (I)      Actual row height : 3600
[12/07 21:21:08    176s] (I)      GCell align ref   : 4000 4000
[12/07 21:21:08    176s] [NR-eGR] Track table information for default rule: 
[12/07 21:21:08    176s] [NR-eGR] M1 has single uniform track structure
[12/07 21:21:08    176s] [NR-eGR] M2 has single uniform track structure
[12/07 21:21:08    176s] [NR-eGR] M3 has single uniform track structure
[12/07 21:21:08    176s] [NR-eGR] M4 has single uniform track structure
[12/07 21:21:08    176s] [NR-eGR] M5 has single uniform track structure
[12/07 21:21:08    176s] [NR-eGR] M6 has single uniform track structure
[12/07 21:21:08    176s] [NR-eGR] M7 has single uniform track structure
[12/07 21:21:08    176s] [NR-eGR] M8 has single uniform track structure
[12/07 21:21:08    176s] [NR-eGR] M9 has single uniform track structure
[12/07 21:21:08    176s] [NR-eGR] AP has single uniform track structure
[12/07 21:21:08    176s] (I)      ================== Default via ==================
[12/07 21:21:08    176s] (I)      +---+--------------------+----------------------+
[12/07 21:21:08    176s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:21:08    176s] (I)      +---+--------------------+----------------------+
[12/07 21:21:08    176s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:21:08    176s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:21:08    176s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:21:08    176s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:21:08    176s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:21:08    176s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:21:08    176s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:21:08    176s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:21:08    176s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:21:08    176s] (I)      +---+--------------------+----------------------+
[12/07 21:21:08    176s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:21:08    176s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:21:08    176s] [NR-eGR] Read 0 clock shapes
[12/07 21:21:08    176s] [NR-eGR] Read 0 other shapes
[12/07 21:21:08    176s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:21:08    176s] [NR-eGR] #Instance Blockages : 3552
[12/07 21:21:08    176s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:21:08    176s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:21:08    176s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:21:08    176s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:21:08    176s] [NR-eGR] #Other Blockages    : 0
[12/07 21:21:08    176s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:21:08    176s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:21:08    176s] [NR-eGR] Read 7170 nets ( ignored 0 )
[12/07 21:21:08    176s] (I)      early_global_route_priority property id does not exist.
[12/07 21:21:08    176s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=0  Num CS=0
[12/07 21:21:08    176s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 0
[12/07 21:21:08    176s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 21:21:08    176s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 21:21:08    177s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 21:21:08    177s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 21:21:08    177s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:21:08    177s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:21:08    177s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:21:08    177s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:21:08    177s] (I)      Number of ignored nets                =      0
[12/07 21:21:08    177s] (I)      Number of connected nets              =      0
[12/07 21:21:08    177s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:21:08    177s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 21:21:08    177s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:21:08    177s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:21:08    177s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:21:08    177s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:21:08    177s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:21:08    177s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:21:08    177s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:21:08    177s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 21:21:08    177s] (I)      Ndr track 0 does not exist
[12/07 21:21:08    177s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:21:08    177s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:21:08    177s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:21:08    177s] (I)      Site width          :   400  (dbu)
[12/07 21:21:08    177s] (I)      Row height          :  3600  (dbu)
[12/07 21:21:08    177s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:21:08    177s] (I)      GCell width         :  3600  (dbu)
[12/07 21:21:08    177s] (I)      GCell height        :  3600  (dbu)
[12/07 21:21:08    177s] (I)      Grid                :   834   834    10
[12/07 21:21:08    177s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:21:08    177s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:21:08    177s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:21:08    177s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:21:08    177s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:21:08    177s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:21:08    177s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:21:08    177s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:21:08    177s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:21:08    177s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:21:08    177s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:21:08    177s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:21:08    177s] (I)      --------------------------------------------------------
[12/07 21:21:08    177s] 
[12/07 21:21:08    177s] [NR-eGR] ============ Routing rule table ============
[12/07 21:21:08    177s] [NR-eGR] Rule id: 0  Nets: 7170
[12/07 21:21:08    177s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:21:08    177s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:21:08    177s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:21:08    177s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:21:08    177s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:21:08    177s] [NR-eGR] ========================================
[12/07 21:21:08    177s] [NR-eGR] 
[12/07 21:21:08    177s] (I)      =============== Blocked Tracks ===============
[12/07 21:21:08    177s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:08    177s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:21:08    177s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:08    177s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:21:08    177s] (I)      |     2 | 6255000 |  1863378 |        29.79% |
[12/07 21:21:08    177s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 21:21:08    177s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:21:08    177s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 21:21:08    177s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 21:21:08    177s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:21:08    177s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:21:08    177s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:21:08    177s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:21:08    177s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:08    177s] (I)      Finished Import and model ( CPU: 0.75 sec, Real: 0.76 sec, Curr Mem: 2577.06 MB )
[12/07 21:21:08    177s] (I)      Reset routing kernel
[12/07 21:21:08    177s] (I)      Started Global Routing ( Curr Mem: 2577.06 MB )
[12/07 21:21:08    177s] (I)      totalPins=26497  totalGlobalPin=26029 (98.23%)
[12/07 21:21:08    177s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 21:21:08    177s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/07 21:21:08    177s] (I)      
[12/07 21:21:08    177s] (I)      ============  Phase 1a Route ============
[12/07 21:21:08    177s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:21:08    177s] (I)      Usage: 199427 = (7632 H, 191795 V) = (0.12% H, 12.27% V) = (1.374e+04um H, 3.452e+05um V)
[12/07 21:21:08    177s] (I)      
[12/07 21:21:08    177s] (I)      ============  Phase 1b Route ============
[12/07 21:21:08    177s] (I)      Usage: 199430 = (7635 H, 191795 V) = (0.12% H, 12.27% V) = (1.374e+04um H, 3.452e+05um V)
[12/07 21:21:08    177s] (I)      Overflow of layer group 1: 0.00% H + 0.34% V. EstWL: 3.589740e+05um
[12/07 21:21:08    177s] (I)      
[12/07 21:21:08    177s] (I)      ============  Phase 1c Route ============
[12/07 21:21:08    177s] (I)      Level2 Grid: 167 x 167
[12/07 21:21:08    177s] (I)      Usage: 199452 = (7657 H, 191795 V) = (0.12% H, 12.27% V) = (1.378e+04um H, 3.452e+05um V)
[12/07 21:21:08    177s] (I)      
[12/07 21:21:08    177s] (I)      ============  Phase 1d Route ============
[12/07 21:21:08    177s] (I)      Usage: 199452 = (7657 H, 191795 V) = (0.12% H, 12.27% V) = (1.378e+04um H, 3.452e+05um V)
[12/07 21:21:08    177s] (I)      
[12/07 21:21:08    177s] (I)      ============  Phase 1e Route ============
[12/07 21:21:08    177s] (I)      Usage: 199452 = (7657 H, 191795 V) = (0.12% H, 12.27% V) = (1.378e+04um H, 3.452e+05um V)
[12/07 21:21:08    177s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.590136e+05um
[12/07 21:21:08    177s] (I)      
[12/07 21:21:08    177s] (I)      ============  Phase 1l Route ============
[12/07 21:21:08    177s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/07 21:21:08    177s] [NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[12/07 21:21:08    177s] (I)      
[12/07 21:21:08    177s] (I)      ============  Phase 1a Route ============
[12/07 21:21:09    177s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:21:09    177s] (I)      Usage: 343405 = (142973 H, 200432 V) = (2.29% H, 5.00% V) = (2.574e+05um H, 3.608e+05um V)
[12/07 21:21:09    177s] (I)      
[12/07 21:21:09    177s] (I)      ============  Phase 1b Route ============
[12/07 21:21:09    177s] (I)      Usage: 343405 = (142973 H, 200432 V) = (2.29% H, 5.00% V) = (2.574e+05um H, 3.608e+05um V)
[12/07 21:21:09    177s] (I)      Overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 6.181290e+05um
[12/07 21:21:09    177s] (I)      
[12/07 21:21:09    177s] (I)      ============  Phase 1c Route ============
[12/07 21:21:09    177s] (I)      Level2 Grid: 167 x 167
[12/07 21:21:09    177s] (I)      Usage: 343449 = (143017 H, 200432 V) = (2.29% H, 5.00% V) = (2.574e+05um H, 3.608e+05um V)
[12/07 21:21:09    177s] (I)      
[12/07 21:21:09    177s] (I)      ============  Phase 1d Route ============
[12/07 21:21:09    177s] (I)      Usage: 343449 = (143017 H, 200432 V) = (2.29% H, 5.00% V) = (2.574e+05um H, 3.608e+05um V)
[12/07 21:21:09    177s] (I)      
[12/07 21:21:09    177s] (I)      ============  Phase 1e Route ============
[12/07 21:21:09    177s] (I)      Usage: 343449 = (143017 H, 200432 V) = (2.29% H, 5.00% V) = (2.574e+05um H, 3.608e+05um V)
[12/07 21:21:09    177s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.182082e+05um
[12/07 21:21:09    177s] (I)      
[12/07 21:21:09    177s] (I)      ============  Phase 1l Route ============
[12/07 21:21:09    177s] (I)      total 2D Cap : 34349996 = (17412463 H, 16937533 V)
[12/07 21:21:09    177s] [NR-eGR] Layer group 3: route 5986 net(s) in layer range [2, 10]
[12/07 21:21:09    177s] (I)      
[12/07 21:21:09    177s] (I)      ============  Phase 1a Route ============
[12/07 21:21:09    177s] (I)      Usage: 504150 = (211059 H, 293091 V) = (1.21% H, 1.73% V) = (3.799e+05um H, 5.276e+05um V)
[12/07 21:21:09    177s] (I)      
[12/07 21:21:09    177s] (I)      ============  Phase 1b Route ============
[12/07 21:21:09    177s] (I)      Usage: 504150 = (211059 H, 293091 V) = (1.21% H, 1.73% V) = (3.799e+05um H, 5.276e+05um V)
[12/07 21:21:09    177s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.074700e+05um
[12/07 21:21:09    177s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:21:09    177s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:21:09    177s] (I)      
[12/07 21:21:09    177s] (I)      ============  Phase 1c Route ============
[12/07 21:21:09    177s] (I)      Usage: 504150 = (211059 H, 293091 V) = (1.21% H, 1.73% V) = (3.799e+05um H, 5.276e+05um V)
[12/07 21:21:09    177s] (I)      
[12/07 21:21:09    177s] (I)      ============  Phase 1d Route ============
[12/07 21:21:09    177s] (I)      Usage: 504150 = (211059 H, 293091 V) = (1.21% H, 1.73% V) = (3.799e+05um H, 5.276e+05um V)
[12/07 21:21:09    177s] (I)      
[12/07 21:21:09    177s] (I)      ============  Phase 1e Route ============
[12/07 21:21:09    177s] (I)      Usage: 504150 = (211059 H, 293091 V) = (1.21% H, 1.73% V) = (3.799e+05um H, 5.276e+05um V)
[12/07 21:21:09    177s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.074700e+05um
[12/07 21:21:09    177s] (I)      
[12/07 21:21:09    177s] (I)      ============  Phase 1l Route ============
[12/07 21:21:09    177s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 21:21:09    177s] (I)      Layer  2:    5566276     70677         6       59886     6192612    ( 0.96%) 
[12/07 21:21:09    177s] (I)      Layer  3:    5717469     69032         0           0     6252498    ( 0.00%) 
[12/07 21:21:09    177s] (I)      Layer  4:    5655432     33414         0           0     6252498    ( 0.00%) 
[12/07 21:21:09    177s] (I)      Layer  5:    4127728      3044        45           0     6252498    ( 0.00%) 
[12/07 21:21:09    177s] (I)      Layer  6:    4332235     10982        25           0     6252498    ( 0.00%) 
[12/07 21:21:09    177s] (I)      Layer  7:    6246667    147824         0           0     6252498    ( 0.00%) 
[12/07 21:21:09    177s] (I)      Layer  8:    1561875    191939       103           0     1563124    ( 0.00%) 
[12/07 21:21:09    177s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/07 21:21:09    177s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 21:21:09    177s] (I)      Total:      34961147    526912       179      199214    40634405    ( 0.49%) 
[12/07 21:21:09    177s] (I)      
[12/07 21:21:09    177s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:21:09    177s] [NR-eGR]                        OverCon            
[12/07 21:21:09    177s] [NR-eGR]                         #Gcell     %Gcell
[12/07 21:21:09    177s] [NR-eGR]        Layer             (1-2)    OverCon
[12/07 21:21:09    177s] [NR-eGR] ----------------------------------------------
[12/07 21:21:09    177s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:09    177s] [NR-eGR]      M2 ( 2)         5( 0.00%)   ( 0.00%) 
[12/07 21:21:09    177s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:09    177s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:09    177s] [NR-eGR]      M5 ( 5)        45( 0.01%)   ( 0.01%) 
[12/07 21:21:09    177s] [NR-eGR]      M6 ( 6)        24( 0.00%)   ( 0.00%) 
[12/07 21:21:09    177s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:09    177s] [NR-eGR]      M8 ( 8)       103( 0.01%)   ( 0.01%) 
[12/07 21:21:09    177s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:09    177s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:09    177s] [NR-eGR] ----------------------------------------------
[12/07 21:21:09    177s] [NR-eGR]        Total       177( 0.00%)   ( 0.00%) 
[12/07 21:21:09    177s] [NR-eGR] 
[12/07 21:21:09    177s] (I)      Finished Global Routing ( CPU: 0.78 sec, Real: 0.78 sec, Curr Mem: 2616.93 MB )
[12/07 21:21:09    178s] (I)      total 2D Cap : 35037112 = (17696835 H, 17340277 V)
[12/07 21:21:09    178s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:21:09    178s] Early Global Route congestion estimation runtime: 1.76 seconds, mem = 2616.9M
[12/07 21:21:09    178s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.748, REAL:1.758, MEM:2616.9M, EPOCH TIME: 1733624469.792372
[12/07 21:21:09    178s] OPERPROF: Starting HotSpotCal at level 1, MEM:2616.9M, EPOCH TIME: 1733624469.792418
[12/07 21:21:09    178s] [hotspot] +------------+---------------+---------------+
[12/07 21:21:09    178s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 21:21:09    178s] [hotspot] +------------+---------------+---------------+
[12/07 21:21:09    178s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 21:21:09    178s] [hotspot] +------------+---------------+---------------+
[12/07 21:21:09    178s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:21:09    178s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 21:21:09    178s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.025, REAL:0.025, MEM:2632.9M, EPOCH TIME: 1733624469.817728
[12/07 21:21:09    178s] Skipped repairing congestion.
[12/07 21:21:09    178s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2632.9M, EPOCH TIME: 1733624469.817836
[12/07 21:21:09    178s] Starting Early Global Route wiring: mem = 2632.9M
[12/07 21:21:09    178s] (I)      ============= Track Assignment ============
[12/07 21:21:09    178s] (I)      Started Track Assignment (1T) ( Curr Mem: 2632.93 MB )
[12/07 21:21:09    178s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:21:09    178s] (I)      Run Multi-thread track assignment
[12/07 21:21:10    178s] (I)      Finished Track Assignment (1T) ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2632.93 MB )
[12/07 21:21:10    178s] (I)      Started Export ( Curr Mem: 2632.93 MB )
[12/07 21:21:10    178s] [NR-eGR]             Length (um)   Vias 
[12/07 21:21:10    178s] [NR-eGR] -------------------------------
[12/07 21:21:10    178s] [NR-eGR]  M1  (1H)             0  26497 
[12/07 21:21:10    178s] [NR-eGR]  M2  (2V)        111295  39762 
[12/07 21:21:10    178s] [NR-eGR]  M3  (3H)        121041   5502 
[12/07 21:21:10    178s] [NR-eGR]  M4  (4V)         56062   2706 
[12/07 21:21:10    178s] [NR-eGR]  M5  (5H)          1505   2539 
[12/07 21:21:10    178s] [NR-eGR]  M6  (6V)         16719   2632 
[12/07 21:21:10    178s] [NR-eGR]  M7  (7H)        260354   1260 
[12/07 21:21:10    178s] [NR-eGR]  M8  (8V)        345484      0 
[12/07 21:21:10    178s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:21:10    178s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:21:10    178s] [NR-eGR] -------------------------------
[12/07 21:21:10    178s] [NR-eGR]      Total       912460  80898 
[12/07 21:21:10    178s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:10    178s] [NR-eGR] Total half perimeter of net bounding box: 892366um
[12/07 21:21:10    178s] [NR-eGR] Total length: 912460um, number of vias: 80898
[12/07 21:21:10    178s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:10    178s] [NR-eGR] Total eGR-routed clock nets wire length: 18042um, number of vias: 8592
[12/07 21:21:10    178s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:10    178s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2632.93 MB )
[12/07 21:21:10    178s] Early Global Route wiring runtime: 0.40 seconds, mem = 2552.9M
[12/07 21:21:10    178s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.399, REAL:0.401, MEM:2552.9M, EPOCH TIME: 1733624470.218609
[12/07 21:21:10    178s] Tdgp not successfully inited but do clear! skip clearing
[12/07 21:21:10    178s] End of congRepair (cpu=0:00:02.2, real=0:00:02.0)
[12/07 21:21:10    178s] *** Finishing placeDesign default flow ***
[12/07 21:21:10    178s] **placeDesign ... cpu = 0: 1:41, real = 0: 1:44, mem = 2523.9M **
[12/07 21:21:10    178s] 
[12/07 21:21:10    178s] Optimization is working on the following views:
[12/07 21:21:10    178s]   Setup views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/07 21:21:10    178s]   Hold  views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/07 21:21:10    178s] Tdgp not successfully inited but do clear! skip clearing
[12/07 21:21:10    178s] 
[12/07 21:21:10    178s] *** Summary of all messages that are not suppressed in this session:
[12/07 21:21:10    178s] Severity  ID               Count  Summary                                  
[12/07 21:21:10    178s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/07 21:21:10    178s] WARNING   IMPSP-266            4  Constraint box too small for instance '%...
[12/07 21:21:10    178s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/07 21:21:10    178s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[12/07 21:21:10    178s] WARNING   IMPSP-2020          19  Cannot find a legal location for instanc...
[12/07 21:21:10    178s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[12/07 21:21:10    178s] *** Message Summary: 27 warning(s), 1 error(s)
[12/07 21:21:10    178s] 
[12/07 21:21:10    178s] *** placeDesign #1 [finish] : cpu/real = 0:01:41.4/0:01:43.8 (1.0), totSession cpu/real = 0:02:58.7/0:03:02.1 (1.0), mem = 2523.9M
[12/07 21:21:10    178s] 
[12/07 21:21:10    178s] =============================================================================================
[12/07 21:21:10    178s]  Final TAT Report : placeDesign #1                                              21.17-s075_1
[12/07 21:21:10    178s] =============================================================================================
[12/07 21:21:10    178s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:21:10    178s] ---------------------------------------------------------------------------------------------
[12/07 21:21:10    178s] [ ViewPruning            ]      1   0:00:00.4  (   0.4 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 21:21:10    178s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.1
[12/07 21:21:10    178s] [ TimingUpdate           ]     12   0:00:02.7  (   2.6 % )     0:00:02.7 /  0:00:02.7    1.0
[12/07 21:21:10    178s] [ FullDelayCalc          ]      7   0:00:08.3  (   8.0 % )     0:00:08.3 /  0:00:08.4    1.0
[12/07 21:21:10    178s] [ MISC                   ]          0:01:32.3  (  88.9 % )     0:01:32.3 /  0:01:29.8    1.0
[12/07 21:21:10    178s] ---------------------------------------------------------------------------------------------
[12/07 21:21:10    178s]  placeDesign #1 TOTAL               0:01:43.8  ( 100.0 % )     0:01:43.8 /  0:01:41.4    1.0
[12/07 21:21:10    178s] ---------------------------------------------------------------------------------------------
[12/07 21:21:10    178s] 
[12/07 21:21:10    178s] <CMD> ccopt_design
[12/07 21:21:10    178s] #% Begin ccopt_design (date=12/07 21:21:10, mem=2141.3M)
[12/07 21:21:10    178s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:02:58.7/0:03:02.2 (1.0), mem = 2523.9M
[12/07 21:21:10    178s] Runtime...
[12/07 21:21:10    178s] **INFO: User's settings:
[12/07 21:21:10    178s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/07 21:21:10    178s] setExtractRCMode -engine                       preRoute
[12/07 21:21:10    178s] setDelayCalMode -engine                        aae
[12/07 21:21:10    178s] setDelayCalMode -ignoreNetLoad                 false
[12/07 21:21:10    178s] setOptMode -preserveAllSequential              true
[12/07 21:21:10    178s] 
[12/07 21:21:10    178s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/07 21:21:10    178s] (ccopt_design): create_ccopt_clock_tree_spec
[12/07 21:21:10    178s] Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
[12/07 21:21:10    178s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/07 21:21:10    178s] Reset timing graph...
[12/07 21:21:10    178s] Ignoring AAE DB Resetting ...
[12/07 21:21:10    178s] Reset timing graph done.
[12/07 21:21:10    178s] Ignoring AAE DB Resetting ...
[12/07 21:21:10    179s] Analyzing clock structure...
[12/07 21:21:10    179s] Analyzing clock structure done.
[12/07 21:21:10    179s] Reset timing graph...
[12/07 21:21:10    179s] Ignoring AAE DB Resetting ...
[12/07 21:21:10    179s] Reset timing graph done.
[12/07 21:21:10    179s] Extracting original clock gating for ideal_clock...
[12/07 21:21:11    179s]   clock_tree ideal_clock contains 3136 sinks and 0 clock gates.
[12/07 21:21:11    179s] Extracting original clock gating for ideal_clock done.
[12/07 21:21:11    179s] The skew group ideal_clock/functional_wcl_slow was created. It contains 3136 sinks and 1 sources.
[12/07 21:21:11    179s] The skew group ideal_clock/functional_wcl_fast was created. It contains 3136 sinks and 1 sources.
[12/07 21:21:11    179s] The skew group ideal_clock/functional_wcl_typical was created. It contains 3136 sinks and 1 sources.
[12/07 21:21:11    179s] Checking clock tree convergence...
[12/07 21:21:11    179s] Checking clock tree convergence done.
[12/07 21:21:11    179s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/07 21:21:11    179s] Set place::cacheFPlanSiteMark to 1
[12/07 21:21:11    179s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/07 21:21:11    179s] Using CCOpt effort standard.
[12/07 21:21:11    179s] CCOpt::Phase::Initialization...
[12/07 21:21:11    179s] Check Prerequisites...
[12/07 21:21:11    179s] Leaving CCOpt scope - CheckPlace...
[12/07 21:21:11    179s] OPERPROF: Starting checkPlace at level 1, MEM:2532.0M, EPOCH TIME: 1733624471.043142
[12/07 21:21:11    179s] Processing tracks to init pin-track alignment.
[12/07 21:21:11    179s] z: 2, totalTracks: 1
[12/07 21:21:11    179s] z: 4, totalTracks: 1
[12/07 21:21:11    179s] z: 6, totalTracks: 1
[12/07 21:21:11    179s] z: 8, totalTracks: 1
[12/07 21:21:11    179s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:21:11    179s] All LLGs are deleted
[12/07 21:21:11    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:11    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:11    179s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2532.0M, EPOCH TIME: 1733624471.050488
[12/07 21:21:11    179s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2532.0M, EPOCH TIME: 1733624471.050804
[12/07 21:21:11    179s] # Building torus_D_W32 llgBox search-tree.
[12/07 21:21:11    179s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:21:11    179s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2532.0M, EPOCH TIME: 1733624471.051127
[12/07 21:21:11    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:11    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:11    179s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2532.0M, EPOCH TIME: 1733624471.051678
[12/07 21:21:11    179s] Max number of tech site patterns supported in site array is 256.
[12/07 21:21:11    179s] Core basic site is core
[12/07 21:21:11    179s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2532.0M, EPOCH TIME: 1733624471.052025
[12/07 21:21:11    179s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 21:21:11    179s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:21:11    179s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.162, REAL:0.162, MEM:2532.0M, EPOCH TIME: 1733624471.214123
[12/07 21:21:11    179s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:21:11    179s] SiteArray: use 31,911,936 bytes
[12/07 21:21:11    179s] SiteArray: current memory after site array memory allocation 2562.4M
[12/07 21:21:11    179s] SiteArray: FP blocked sites are writable
[12/07 21:21:11    179s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:21:11    179s] Atter site array init, number of instance map data is 0.
[12/07 21:21:11    179s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.270, REAL:0.271, MEM:2562.4M, EPOCH TIME: 1733624471.322404
[12/07 21:21:11    179s] 
[12/07 21:21:11    179s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:11    179s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.296, REAL:0.297, MEM:2562.4M, EPOCH TIME: 1733624471.348407
[12/07 21:21:11    179s] 
[12/07 21:21:11    179s] Begin checking placement ... (start mem=2532.0M, init mem=2562.4M)
[12/07 21:21:11    179s] Begin checking exclusive groups violation ...
[12/07 21:21:11    179s] There are 0 groups to check, max #box is 0, total #box is 0
[12/07 21:21:11    179s] Finished checking exclusive groups violations. Found 0 Vio.
[12/07 21:21:11    179s] 
[12/07 21:21:11    179s] Running CheckPlace using 1 thread in normal mode...
[12/07 21:21:11    179s] 
[12/07 21:21:11    179s] ...checkPlace normal is done!
[12/07 21:21:11    179s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2562.4M, EPOCH TIME: 1733624471.455677
[12/07 21:21:11    179s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:2562.4M, EPOCH TIME: 1733624471.458969
[12/07 21:21:11    179s] Region/Fence Violation:	613
[12/07 21:21:11    179s] Not Placed on Placement Grid:	85
[12/07 21:21:11    179s] Row Orientation Violation:	133
[12/07 21:21:11    179s] Overlapping with other instance:	577
[12/07 21:21:11    179s] *info: Placed = 6562          
[12/07 21:21:11    179s] *info: Unplaced = 0           
[12/07 21:21:11    179s] Placement Density:5.38%(120404/2237717)
[12/07 21:21:11    179s] Placement Density (including fixed std cells):5.38%(120404/2237717)
[12/07 21:21:11    179s] All LLGs are deleted
[12/07 21:21:11    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8322).
[12/07 21:21:11    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:11    179s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2562.4M, EPOCH TIME: 1733624471.473752
[12/07 21:21:11    179s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2562.4M, EPOCH TIME: 1733624471.474219
[12/07 21:21:11    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:11    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:11    179s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2562.4M)
[12/07 21:21:11    179s] OPERPROF: Finished checkPlace at level 1, CPU:0.431, REAL:0.433, MEM:2562.4M, EPOCH TIME: 1733624471.476277
[12/07 21:21:11    179s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[12/07 21:21:11    179s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 21:21:11    179s] Innovus will update I/O latencies
[12/07 21:21:11    179s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/07 21:21:11    179s] 
[12/07 21:21:11    179s] 
[12/07 21:21:11    179s] 
[12/07 21:21:11    179s] Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 21:21:11    179s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 21:21:11    179s] Info: 1 threads available for lower-level modules during optimization.
[12/07 21:21:11    179s] Executing ccopt post-processing.
[12/07 21:21:11    179s] Synthesizing clock trees with CCOpt...
[12/07 21:21:11    179s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:59.9/0:03:03.3 (1.0), mem = 2562.4M
[12/07 21:21:11    179s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 21:21:11    179s] CCOpt::Phase::PreparingToBalance...
[12/07 21:21:11    179s] Leaving CCOpt scope - Initializing power interface...
[12/07 21:21:11    179s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:11    179s] 
[12/07 21:21:11    179s] Positive (advancing) pin insertion delays
[12/07 21:21:11    179s] =========================================
[12/07 21:21:11    179s] 
[12/07 21:21:11    179s] Found 0 advancing pin insertion delay (0.000% of 3136 clock tree sinks)
[12/07 21:21:11    179s] 
[12/07 21:21:11    179s] Negative (delaying) pin insertion delays
[12/07 21:21:11    179s] ========================================
[12/07 21:21:11    179s] 
[12/07 21:21:11    179s] Found 0 delaying pin insertion delay (0.000% of 3136 clock tree sinks)
[12/07 21:21:11    179s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/07 21:21:11    179s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/07 21:21:11    179s] The skew group ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/07 21:21:11    179s] The skew group ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/07 21:21:11    179s] Notify start of optimization...
[12/07 21:21:11    179s] Notify start of optimization done.
[12/07 21:21:11    179s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/07 21:21:11    179s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2562.4M, EPOCH TIME: 1733624471.496111
[12/07 21:21:11    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:11    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:11    179s] All LLGs are deleted
[12/07 21:21:11    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:11    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:11    179s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2562.4M, EPOCH TIME: 1733624471.496186
[12/07 21:21:11    179s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2562.4M, EPOCH TIME: 1733624471.496219
[12/07 21:21:11    179s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2554.4M, EPOCH TIME: 1733624471.498000
[12/07 21:21:11    179s] ### Creating LA Mngr. totSessionCpu=0:03:00 mem=2554.4M
[12/07 21:21:11    179s] 
[12/07 21:21:11    179s] Trim Metal Layers:
[12/07 21:21:11    179s] LayerId::1 widthSet size::4
[12/07 21:21:11    179s] LayerId::2 widthSet size::4
[12/07 21:21:11    179s] LayerId::3 widthSet size::4
[12/07 21:21:11    179s] LayerId::4 widthSet size::4
[12/07 21:21:11    179s] LayerId::5 widthSet size::4
[12/07 21:21:11    179s] LayerId::6 widthSet size::4
[12/07 21:21:11    179s] LayerId::7 widthSet size::4
[12/07 21:21:11    179s] LayerId::8 widthSet size::4
[12/07 21:21:11    179s] LayerId::9 widthSet size::4
[12/07 21:21:11    179s] LayerId::10 widthSet size::2
[12/07 21:21:11    179s] Updating RC grid for preRoute extraction ...
[12/07 21:21:11    179s] eee: pegSigSF::1.070000
[12/07 21:21:11    179s] Initializing multi-corner capacitance tables ... 
[12/07 21:21:11    179s] Initializing multi-corner resistance tables ...
[12/07 21:21:11    180s] eee: l::1 avDens::0.110515 usedTrk::70004.888911 availTrk::633445.044875 sigTrk::70004.888911
[12/07 21:21:11    180s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:11    180s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:11    180s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:11    180s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/07 21:21:11    180s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/07 21:21:11    180s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:11    180s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:11    180s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:11    180s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:11    180s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:21:11    180s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 21:21:11    180s] ### Creating LA Mngr, finished. totSessionCpu=0:03:00 mem=2554.4M
[12/07 21:21:11    180s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2554.39 MB )
[12/07 21:21:11    180s] (I)      ==================== Layers =====================
[12/07 21:21:11    180s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:11    180s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:21:11    180s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:11    180s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:21:11    180s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:21:11    180s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:21:11    180s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:21:11    180s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:21:11    180s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:21:11    180s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:21:11    180s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:21:11    180s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:21:11    180s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:21:11    180s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:21:11    180s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:21:11    180s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:21:11    180s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:21:11    180s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:21:11    180s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:21:11    180s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:21:11    180s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:21:11    180s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:21:11    180s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:21:11    180s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:11    180s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:21:11    180s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:21:11    180s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:11    180s] (I)      Started Import and model ( Curr Mem: 2554.39 MB )
[12/07 21:21:11    180s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:11    180s] (I)      == Non-default Options ==
[12/07 21:21:11    180s] (I)      Maximum routing layer                              : 10
[12/07 21:21:11    180s] (I)      Number of threads                                  : 1
[12/07 21:21:11    180s] (I)      Method to set GCell size                           : row
[12/07 21:21:11    180s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:21:11    180s] (I)      Use row-based GCell size
[12/07 21:21:11    180s] (I)      Use row-based GCell align
[12/07 21:21:11    180s] (I)      layer 0 area = 168000
[12/07 21:21:11    180s] (I)      layer 1 area = 208000
[12/07 21:21:11    180s] (I)      layer 2 area = 208000
[12/07 21:21:11    180s] (I)      layer 3 area = 208000
[12/07 21:21:11    180s] (I)      layer 4 area = 208000
[12/07 21:21:11    180s] (I)      layer 5 area = 208000
[12/07 21:21:11    180s] (I)      layer 6 area = 208000
[12/07 21:21:11    180s] (I)      layer 7 area = 2259999
[12/07 21:21:11    180s] (I)      layer 8 area = 2259999
[12/07 21:21:11    180s] (I)      layer 9 area = 0
[12/07 21:21:11    180s] (I)      GCell unit size   : 3600
[12/07 21:21:11    180s] (I)      GCell multiplier  : 1
[12/07 21:21:11    180s] (I)      GCell row height  : 3600
[12/07 21:21:11    180s] (I)      Actual row height : 3600
[12/07 21:21:11    180s] (I)      GCell align ref   : 4000 4000
[12/07 21:21:11    180s] [NR-eGR] Track table information for default rule: 
[12/07 21:21:11    180s] [NR-eGR] M1 has single uniform track structure
[12/07 21:21:11    180s] [NR-eGR] M2 has single uniform track structure
[12/07 21:21:11    180s] [NR-eGR] M3 has single uniform track structure
[12/07 21:21:11    180s] [NR-eGR] M4 has single uniform track structure
[12/07 21:21:11    180s] [NR-eGR] M5 has single uniform track structure
[12/07 21:21:11    180s] [NR-eGR] M6 has single uniform track structure
[12/07 21:21:11    180s] [NR-eGR] M7 has single uniform track structure
[12/07 21:21:11    180s] [NR-eGR] M8 has single uniform track structure
[12/07 21:21:11    180s] [NR-eGR] M9 has single uniform track structure
[12/07 21:21:11    180s] [NR-eGR] AP has single uniform track structure
[12/07 21:21:11    180s] (I)      ================== Default via ==================
[12/07 21:21:11    180s] (I)      +---+--------------------+----------------------+
[12/07 21:21:11    180s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:21:11    180s] (I)      +---+--------------------+----------------------+
[12/07 21:21:11    180s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:21:11    180s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:21:11    180s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:21:11    180s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:21:11    180s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:21:11    180s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:21:11    180s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:21:11    180s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:21:11    180s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:21:11    180s] (I)      +---+--------------------+----------------------+
[12/07 21:21:11    180s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:21:11    180s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:21:11    180s] [NR-eGR] Read 0 clock shapes
[12/07 21:21:11    180s] [NR-eGR] Read 0 other shapes
[12/07 21:21:11    180s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:21:11    180s] [NR-eGR] #Instance Blockages : 3552
[12/07 21:21:11    180s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:21:11    180s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:21:11    180s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:21:11    180s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:21:11    180s] [NR-eGR] #Other Blockages    : 0
[12/07 21:21:11    180s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:21:12    180s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:21:12    180s] [NR-eGR] Read 7170 nets ( ignored 0 )
[12/07 21:21:12    180s] (I)      early_global_route_priority property id does not exist.
[12/07 21:21:12    180s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=0  Num CS=0
[12/07 21:21:12    180s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 0
[12/07 21:21:12    180s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 21:21:12    180s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 21:21:12    180s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 21:21:12    180s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 21:21:12    180s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:21:12    180s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:21:12    180s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:21:12    180s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:21:12    180s] (I)      Number of ignored nets                =      0
[12/07 21:21:12    180s] (I)      Number of connected nets              =      0
[12/07 21:21:12    180s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:21:12    180s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 21:21:12    180s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:21:12    180s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:21:12    180s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:21:12    180s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:21:12    180s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:21:12    180s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:21:12    180s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:21:12    180s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 21:21:12    180s] (I)      Ndr track 0 does not exist
[12/07 21:21:12    180s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:21:12    180s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:21:12    180s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:21:12    180s] (I)      Site width          :   400  (dbu)
[12/07 21:21:12    180s] (I)      Row height          :  3600  (dbu)
[12/07 21:21:12    180s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:21:12    180s] (I)      GCell width         :  3600  (dbu)
[12/07 21:21:12    180s] (I)      GCell height        :  3600  (dbu)
[12/07 21:21:12    180s] (I)      Grid                :   834   834    10
[12/07 21:21:12    180s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:21:12    180s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:21:12    180s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:21:12    180s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:21:12    180s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:21:12    180s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:21:12    180s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:21:12    180s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:21:12    180s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:21:12    180s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:21:12    180s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:21:12    180s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:21:12    180s] (I)      --------------------------------------------------------
[12/07 21:21:12    180s] 
[12/07 21:21:12    180s] [NR-eGR] ============ Routing rule table ============
[12/07 21:21:12    180s] [NR-eGR] Rule id: 0  Nets: 7170
[12/07 21:21:12    180s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:21:12    180s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:21:12    180s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:21:12    180s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:21:12    180s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:21:12    180s] [NR-eGR] ========================================
[12/07 21:21:12    180s] [NR-eGR] 
[12/07 21:21:12    180s] (I)      =============== Blocked Tracks ===============
[12/07 21:21:12    180s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:12    180s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:21:12    180s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:12    180s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:21:12    180s] (I)      |     2 | 6255000 |  1863378 |        29.79% |
[12/07 21:21:12    180s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 21:21:12    180s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:21:12    180s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 21:21:12    180s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 21:21:12    180s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:21:12    180s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:21:12    180s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:21:12    180s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:21:12    180s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:12    180s] (I)      Finished Import and model ( CPU: 0.76 sec, Real: 0.77 sec, Curr Mem: 2686.95 MB )
[12/07 21:21:12    180s] (I)      Reset routing kernel
[12/07 21:21:12    180s] (I)      Started Global Routing ( Curr Mem: 2686.95 MB )
[12/07 21:21:12    180s] (I)      totalPins=26497  totalGlobalPin=26029 (98.23%)
[12/07 21:21:12    180s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 21:21:12    180s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/07 21:21:12    180s] (I)      
[12/07 21:21:12    180s] (I)      ============  Phase 1a Route ============
[12/07 21:21:12    180s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:21:12    180s] (I)      Usage: 199427 = (7632 H, 191795 V) = (0.12% H, 12.27% V) = (1.374e+04um H, 3.452e+05um V)
[12/07 21:21:12    180s] (I)      
[12/07 21:21:12    180s] (I)      ============  Phase 1b Route ============
[12/07 21:21:12    181s] (I)      Usage: 199430 = (7635 H, 191795 V) = (0.12% H, 12.27% V) = (1.374e+04um H, 3.452e+05um V)
[12/07 21:21:12    181s] (I)      Overflow of layer group 1: 0.00% H + 0.34% V. EstWL: 3.589740e+05um
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1c Route ============
[12/07 21:21:12    181s] (I)      Level2 Grid: 167 x 167
[12/07 21:21:12    181s] (I)      Usage: 199452 = (7657 H, 191795 V) = (0.12% H, 12.27% V) = (1.378e+04um H, 3.452e+05um V)
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1d Route ============
[12/07 21:21:12    181s] (I)      Usage: 199452 = (7657 H, 191795 V) = (0.12% H, 12.27% V) = (1.378e+04um H, 3.452e+05um V)
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1e Route ============
[12/07 21:21:12    181s] (I)      Usage: 199452 = (7657 H, 191795 V) = (0.12% H, 12.27% V) = (1.378e+04um H, 3.452e+05um V)
[12/07 21:21:12    181s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.590136e+05um
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1l Route ============
[12/07 21:21:12    181s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/07 21:21:12    181s] [NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1a Route ============
[12/07 21:21:12    181s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:21:12    181s] (I)      Usage: 343405 = (142973 H, 200432 V) = (2.29% H, 5.00% V) = (2.574e+05um H, 3.608e+05um V)
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1b Route ============
[12/07 21:21:12    181s] (I)      Usage: 343405 = (142973 H, 200432 V) = (2.29% H, 5.00% V) = (2.574e+05um H, 3.608e+05um V)
[12/07 21:21:12    181s] (I)      Overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 6.181290e+05um
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1c Route ============
[12/07 21:21:12    181s] (I)      Level2 Grid: 167 x 167
[12/07 21:21:12    181s] (I)      Usage: 343449 = (143017 H, 200432 V) = (2.29% H, 5.00% V) = (2.574e+05um H, 3.608e+05um V)
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1d Route ============
[12/07 21:21:12    181s] (I)      Usage: 343449 = (143017 H, 200432 V) = (2.29% H, 5.00% V) = (2.574e+05um H, 3.608e+05um V)
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1e Route ============
[12/07 21:21:12    181s] (I)      Usage: 343449 = (143017 H, 200432 V) = (2.29% H, 5.00% V) = (2.574e+05um H, 3.608e+05um V)
[12/07 21:21:12    181s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.182082e+05um
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1l Route ============
[12/07 21:21:12    181s] (I)      total 2D Cap : 34349996 = (17412463 H, 16937533 V)
[12/07 21:21:12    181s] [NR-eGR] Layer group 3: route 5986 net(s) in layer range [2, 10]
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1a Route ============
[12/07 21:21:12    181s] (I)      Usage: 504150 = (211059 H, 293091 V) = (1.21% H, 1.73% V) = (3.799e+05um H, 5.276e+05um V)
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1b Route ============
[12/07 21:21:12    181s] (I)      Usage: 504150 = (211059 H, 293091 V) = (1.21% H, 1.73% V) = (3.799e+05um H, 5.276e+05um V)
[12/07 21:21:12    181s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.074700e+05um
[12/07 21:21:12    181s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:21:12    181s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1c Route ============
[12/07 21:21:12    181s] (I)      Usage: 504150 = (211059 H, 293091 V) = (1.21% H, 1.73% V) = (3.799e+05um H, 5.276e+05um V)
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1d Route ============
[12/07 21:21:12    181s] (I)      Usage: 504150 = (211059 H, 293091 V) = (1.21% H, 1.73% V) = (3.799e+05um H, 5.276e+05um V)
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1e Route ============
[12/07 21:21:12    181s] (I)      Usage: 504150 = (211059 H, 293091 V) = (1.21% H, 1.73% V) = (3.799e+05um H, 5.276e+05um V)
[12/07 21:21:12    181s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.074700e+05um
[12/07 21:21:12    181s] (I)      
[12/07 21:21:12    181s] (I)      ============  Phase 1l Route ============
[12/07 21:21:13    181s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 21:21:13    181s] (I)      Layer  2:    5566276     70677         6       59886     6192612    ( 0.96%) 
[12/07 21:21:13    181s] (I)      Layer  3:    5717469     69032         0           0     6252498    ( 0.00%) 
[12/07 21:21:13    181s] (I)      Layer  4:    5655432     33414         0           0     6252498    ( 0.00%) 
[12/07 21:21:13    181s] (I)      Layer  5:    4127728      3044        45           0     6252498    ( 0.00%) 
[12/07 21:21:13    181s] (I)      Layer  6:    4332235     10982        25           0     6252498    ( 0.00%) 
[12/07 21:21:13    181s] (I)      Layer  7:    6246667    147824         0           0     6252498    ( 0.00%) 
[12/07 21:21:13    181s] (I)      Layer  8:    1561875    191939       103           0     1563124    ( 0.00%) 
[12/07 21:21:13    181s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/07 21:21:13    181s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 21:21:13    181s] (I)      Total:      34961147    526912       179      199214    40634405    ( 0.49%) 
[12/07 21:21:13    181s] (I)      
[12/07 21:21:13    181s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:21:13    181s] [NR-eGR]                        OverCon            
[12/07 21:21:13    181s] [NR-eGR]                         #Gcell     %Gcell
[12/07 21:21:13    181s] [NR-eGR]        Layer             (1-2)    OverCon
[12/07 21:21:13    181s] [NR-eGR] ----------------------------------------------
[12/07 21:21:13    181s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:13    181s] [NR-eGR]      M2 ( 2)         5( 0.00%)   ( 0.00%) 
[12/07 21:21:13    181s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:13    181s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:13    181s] [NR-eGR]      M5 ( 5)        45( 0.01%)   ( 0.01%) 
[12/07 21:21:13    181s] [NR-eGR]      M6 ( 6)        24( 0.00%)   ( 0.00%) 
[12/07 21:21:13    181s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:13    181s] [NR-eGR]      M8 ( 8)       103( 0.01%)   ( 0.01%) 
[12/07 21:21:13    181s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:13    181s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:13    181s] [NR-eGR] ----------------------------------------------
[12/07 21:21:13    181s] [NR-eGR]        Total       177( 0.00%)   ( 0.00%) 
[12/07 21:21:13    181s] [NR-eGR] 
[12/07 21:21:13    181s] (I)      Finished Global Routing ( CPU: 0.76 sec, Real: 0.77 sec, Curr Mem: 2686.95 MB )
[12/07 21:21:13    181s] (I)      total 2D Cap : 35037112 = (17696835 H, 17340277 V)
[12/07 21:21:13    181s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:21:13    181s] (I)      ============= Track Assignment ============
[12/07 21:21:13    181s] (I)      Started Track Assignment (1T) ( Curr Mem: 2686.95 MB )
[12/07 21:21:13    181s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:21:13    181s] (I)      Run Multi-thread track assignment
[12/07 21:21:13    182s] (I)      Finished Track Assignment (1T) ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2686.95 MB )
[12/07 21:21:13    182s] (I)      Started Export ( Curr Mem: 2686.95 MB )
[12/07 21:21:13    182s] [NR-eGR]             Length (um)   Vias 
[12/07 21:21:13    182s] [NR-eGR] -------------------------------
[12/07 21:21:13    182s] [NR-eGR]  M1  (1H)             0  26497 
[12/07 21:21:13    182s] [NR-eGR]  M2  (2V)        111295  39762 
[12/07 21:21:13    182s] [NR-eGR]  M3  (3H)        121041   5502 
[12/07 21:21:13    182s] [NR-eGR]  M4  (4V)         56062   2706 
[12/07 21:21:13    182s] [NR-eGR]  M5  (5H)          1505   2539 
[12/07 21:21:13    182s] [NR-eGR]  M6  (6V)         16719   2632 
[12/07 21:21:13    182s] [NR-eGR]  M7  (7H)        260354   1260 
[12/07 21:21:13    182s] [NR-eGR]  M8  (8V)        345484      0 
[12/07 21:21:13    182s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:21:13    182s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:21:13    182s] [NR-eGR] -------------------------------
[12/07 21:21:13    182s] [NR-eGR]      Total       912460  80898 
[12/07 21:21:13    182s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:13    182s] [NR-eGR] Total half perimeter of net bounding box: 892366um
[12/07 21:21:13    182s] [NR-eGR] Total length: 912460um, number of vias: 80898
[12/07 21:21:13    182s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:13    182s] [NR-eGR] Total eGR-routed clock nets wire length: 18042um, number of vias: 8592
[12/07 21:21:13    182s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:13    182s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2686.95 MB )
[12/07 21:21:13    182s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.11 sec, Real: 2.13 sec, Curr Mem: 2585.95 MB )
[12/07 21:21:13    182s] (I)      ======================================= Runtime Summary =======================================
[12/07 21:21:13    182s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/07 21:21:13    182s] (I)      -----------------------------------------------------------------------------------------------
[12/07 21:21:13    182s] (I)       Early Global Route kernel                   100.00%  71.05 sec  73.18 sec  2.13 sec  2.11 sec 
[12/07 21:21:13    182s] (I)       +-Import and model                           36.05%  71.06 sec  71.82 sec  0.77 sec  0.76 sec 
[12/07 21:21:13    182s] (I)       | +-Create place DB                           0.86%  71.06 sec  71.08 sec  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)       | | +-Import place data                       0.86%  71.06 sec  71.08 sec  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)       | | | +-Read instances and placement          0.25%  71.06 sec  71.06 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | | +-Read nets                             0.61%  71.06 sec  71.08 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | +-Create route DB                          32.45%  71.08 sec  71.77 sec  0.69 sec  0.69 sec 
[12/07 21:21:13    182s] (I)       | | +-Import route data (1T)                 32.44%  71.08 sec  71.77 sec  0.69 sec  0.69 sec 
[12/07 21:21:13    182s] (I)       | | | +-Read blockages ( Layer 2-10 )        10.26%  71.08 sec  71.30 sec  0.22 sec  0.22 sec 
[12/07 21:21:13    182s] (I)       | | | | +-Read routing blockages              0.00%  71.08 sec  71.08 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | | +-Read instance blockages             0.06%  71.08 sec  71.08 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | | +-Read PG blockages                  10.16%  71.08 sec  71.30 sec  0.22 sec  0.22 sec 
[12/07 21:21:13    182s] (I)       | | | | +-Read clock blockages                0.00%  71.30 sec  71.30 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | | +-Read other blockages                0.00%  71.30 sec  71.30 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | | +-Read halo blockages                 0.01%  71.30 sec  71.30 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | | +-Read boundary cut boxes             0.00%  71.30 sec  71.30 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | +-Read blackboxes                       0.02%  71.30 sec  71.30 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | +-Read prerouted                        0.02%  71.30 sec  71.30 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | +-Read unlegalized nets                 0.04%  71.30 sec  71.30 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | +-Read nets                             0.12%  71.30 sec  71.30 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | +-Set up via pillars                    0.00%  71.30 sec  71.30 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | +-Initialize 3D grid graph              0.69%  71.30 sec  71.32 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | | +-Model blockage capacity              21.00%  71.32 sec  71.77 sec  0.45 sec  0.45 sec 
[12/07 21:21:13    182s] (I)       | | | | +-Initialize 3D capacity             19.89%  71.32 sec  71.74 sec  0.42 sec  0.42 sec 
[12/07 21:21:13    182s] (I)       | +-Read aux data                             0.00%  71.77 sec  71.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | +-Others data preparation                   0.11%  71.77 sec  71.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | +-Create route kernel                       2.56%  71.77 sec  71.82 sec  0.05 sec  0.05 sec 
[12/07 21:21:13    182s] (I)       +-Global Routing                             36.01%  71.82 sec  72.59 sec  0.77 sec  0.76 sec 
[12/07 21:21:13    182s] (I)       | +-Initialization                            0.32%  71.82 sec  71.83 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | +-Net group 1                               6.88%  71.83 sec  71.98 sec  0.15 sec  0.15 sec 
[12/07 21:21:13    182s] (I)       | | +-Generate topology                       0.01%  71.83 sec  71.83 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1a                                1.14%  71.86 sec  71.88 sec  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)       | | | +-Pattern routing (1T)                  0.63%  71.86 sec  71.87 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.50%  71.87 sec  71.88 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1b                                0.56%  71.88 sec  71.90 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | | +-Monotonic routing (1T)                0.46%  71.88 sec  71.89 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1c                                1.26%  71.90 sec  71.92 sec  0.03 sec  0.03 sec 
[12/07 21:21:13    182s] (I)       | | | +-Two level Routing                     1.25%  71.90 sec  71.92 sec  0.03 sec  0.03 sec 
[12/07 21:21:13    182s] (I)       | | | | +-Two Level Routing (Regular)         0.87%  71.90 sec  71.92 sec  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  71.92 sec  71.92 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1d                                0.36%  71.92 sec  71.93 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | | +-Detoured routing (1T)                 0.35%  71.92 sec  71.93 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1e                                0.09%  71.93 sec  71.93 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | +-Route legalization                    0.00%  71.93 sec  71.93 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1l                                2.13%  71.93 sec  71.98 sec  0.05 sec  0.05 sec 
[12/07 21:21:13    182s] (I)       | | | +-Layer assignment (1T)                 2.12%  71.93 sec  71.98 sec  0.05 sec  0.04 sec 
[12/07 21:21:13    182s] (I)       | +-Net group 2                               8.19%  71.98 sec  72.15 sec  0.17 sec  0.17 sec 
[12/07 21:21:13    182s] (I)       | | +-Generate topology                       0.01%  71.98 sec  71.98 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1a                                1.11%  72.01 sec  72.04 sec  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)       | | | +-Pattern routing (1T)                  0.73%  72.01 sec  72.03 sec  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.38%  72.03 sec  72.04 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1b                                0.55%  72.04 sec  72.05 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | | +-Monotonic routing (1T)                0.45%  72.04 sec  72.05 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1c                                2.08%  72.05 sec  72.09 sec  0.04 sec  0.04 sec 
[12/07 21:21:13    182s] (I)       | | | +-Two level Routing                     2.08%  72.05 sec  72.09 sec  0.04 sec  0.04 sec 
[12/07 21:21:13    182s] (I)       | | | | +-Two Level Routing (Regular)         1.43%  72.05 sec  72.08 sec  0.03 sec  0.03 sec 
[12/07 21:21:13    182s] (I)       | | | | +-Two Level Routing (Strong)          0.35%  72.08 sec  72.09 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1d                                0.54%  72.09 sec  72.10 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | | +-Detoured routing (1T)                 0.54%  72.09 sec  72.10 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1e                                0.14%  72.10 sec  72.11 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | +-Route legalization                    0.05%  72.10 sec  72.10 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | | +-Legalize Blockage Violations        0.04%  72.10 sec  72.10 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1l                                2.11%  72.11 sec  72.15 sec  0.04 sec  0.04 sec 
[12/07 21:21:13    182s] (I)       | | | +-Layer assignment (1T)                 2.10%  72.11 sec  72.15 sec  0.04 sec  0.04 sec 
[12/07 21:21:13    182s] (I)       | +-Net group 3                              14.16%  72.15 sec  72.45 sec  0.30 sec  0.30 sec 
[12/07 21:21:13    182s] (I)       | | +-Generate topology                       0.60%  72.15 sec  72.16 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1a                                1.84%  72.23 sec  72.27 sec  0.04 sec  0.04 sec 
[12/07 21:21:13    182s] (I)       | | | +-Pattern routing (1T)                  1.52%  72.23 sec  72.26 sec  0.03 sec  0.03 sec 
[12/07 21:21:13    182s] (I)       | | | +-Add via demand to 2D                  0.30%  72.26 sec  72.27 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1b                                0.10%  72.27 sec  72.27 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1c                                0.01%  72.27 sec  72.27 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1d                                0.01%  72.27 sec  72.27 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1e                                0.12%  72.27 sec  72.28 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | | +-Route legalization                    0.00%  72.27 sec  72.27 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | | +-Phase 1l                                8.35%  72.28 sec  72.45 sec  0.18 sec  0.18 sec 
[12/07 21:21:13    182s] (I)       | | | +-Layer assignment (1T)                 5.94%  72.33 sec  72.45 sec  0.13 sec  0.13 sec 
[12/07 21:21:13    182s] (I)       | +-Clean cong LA                             0.00%  72.45 sec  72.45 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       +-Export 3D cong map                          9.44%  72.59 sec  72.79 sec  0.20 sec  0.20 sec 
[12/07 21:21:13    182s] (I)       | +-Export 2D cong map                        0.77%  72.77 sec  72.79 sec  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)       +-Extract Global 3D Wires                     0.32%  72.79 sec  72.80 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       +-Track Assignment (1T)                      14.58%  72.80 sec  73.11 sec  0.31 sec  0.31 sec 
[12/07 21:21:13    182s] (I)       | +-Initialization                            0.03%  72.80 sec  72.80 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | +-Track Assignment Kernel                  14.43%  72.80 sec  73.11 sec  0.31 sec  0.31 sec 
[12/07 21:21:13    182s] (I)       | +-Free Memory                               0.00%  73.11 sec  73.11 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       +-Export                                      2.58%  73.11 sec  73.16 sec  0.05 sec  0.05 sec 
[12/07 21:21:13    182s] (I)       | +-Export DB wires                           1.71%  73.11 sec  73.14 sec  0.04 sec  0.04 sec 
[12/07 21:21:13    182s] (I)       | | +-Export all nets                         1.33%  73.11 sec  73.14 sec  0.03 sec  0.03 sec 
[12/07 21:21:13    182s] (I)       | | +-Set wire vias                           0.23%  73.14 sec  73.14 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       | +-Report wirelength                         0.44%  73.14 sec  73.15 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | +-Update net boxes                          0.42%  73.15 sec  73.16 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)       | +-Update timing                             0.00%  73.16 sec  73.16 sec  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)       +-Postprocess design                          0.29%  73.16 sec  73.17 sec  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)      ======================= Summary by functions ========================
[12/07 21:21:13    182s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:21:13    182s] (I)      ---------------------------------------------------------------------
[12/07 21:21:13    182s] (I)        0  Early Global Route kernel           100.00%  2.13 sec  2.11 sec 
[12/07 21:21:13    182s] (I)        1  Import and model                     36.05%  0.77 sec  0.76 sec 
[12/07 21:21:13    182s] (I)        1  Global Routing                       36.01%  0.77 sec  0.76 sec 
[12/07 21:21:13    182s] (I)        1  Track Assignment (1T)                14.58%  0.31 sec  0.31 sec 
[12/07 21:21:13    182s] (I)        1  Export 3D cong map                    9.44%  0.20 sec  0.20 sec 
[12/07 21:21:13    182s] (I)        1  Export                                2.58%  0.05 sec  0.05 sec 
[12/07 21:21:13    182s] (I)        1  Extract Global 3D Wires               0.32%  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)        1  Postprocess design                    0.29%  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)        2  Create route DB                      32.45%  0.69 sec  0.69 sec 
[12/07 21:21:13    182s] (I)        2  Track Assignment Kernel              14.43%  0.31 sec  0.31 sec 
[12/07 21:21:13    182s] (I)        2  Net group 3                          14.16%  0.30 sec  0.30 sec 
[12/07 21:21:13    182s] (I)        2  Net group 2                           8.19%  0.17 sec  0.17 sec 
[12/07 21:21:13    182s] (I)        2  Net group 1                           6.88%  0.15 sec  0.15 sec 
[12/07 21:21:13    182s] (I)        2  Create route kernel                   2.56%  0.05 sec  0.05 sec 
[12/07 21:21:13    182s] (I)        2  Export DB wires                       1.71%  0.04 sec  0.04 sec 
[12/07 21:21:13    182s] (I)        2  Create place DB                       0.86%  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)        2  Export 2D cong map                    0.77%  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)        2  Report wirelength                     0.44%  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)        2  Update net boxes                      0.42%  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)        2  Initialization                        0.35%  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)        2  Others data preparation               0.11%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        3  Import route data (1T)               32.44%  0.69 sec  0.69 sec 
[12/07 21:21:13    182s] (I)        3  Phase 1l                             12.58%  0.27 sec  0.27 sec 
[12/07 21:21:13    182s] (I)        3  Phase 1a                              4.08%  0.09 sec  0.09 sec 
[12/07 21:21:13    182s] (I)        3  Phase 1c                              3.36%  0.07 sec  0.07 sec 
[12/07 21:21:13    182s] (I)        3  Export all nets                       1.33%  0.03 sec  0.03 sec 
[12/07 21:21:13    182s] (I)        3  Phase 1b                              1.20%  0.03 sec  0.03 sec 
[12/07 21:21:13    182s] (I)        3  Phase 1d                              0.91%  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)        3  Import place data                     0.86%  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)        3  Generate topology                     0.61%  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)        3  Phase 1e                              0.35%  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)        3  Set wire vias                         0.23%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        4  Model blockage capacity              21.00%  0.45 sec  0.45 sec 
[12/07 21:21:13    182s] (I)        4  Read blockages ( Layer 2-10 )        10.26%  0.22 sec  0.22 sec 
[12/07 21:21:13    182s] (I)        4  Layer assignment (1T)                10.16%  0.22 sec  0.22 sec 
[12/07 21:21:13    182s] (I)        4  Two level Routing                     3.33%  0.07 sec  0.07 sec 
[12/07 21:21:13    182s] (I)        4  Pattern routing (1T)                  2.88%  0.06 sec  0.06 sec 
[12/07 21:21:13    182s] (I)        4  Monotonic routing (1T)                0.91%  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)        4  Detoured routing (1T)                 0.89%  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)        4  Pattern Routing Avoiding Blockages    0.88%  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)        4  Read nets                             0.73%  0.02 sec  0.02 sec 
[12/07 21:21:13    182s] (I)        4  Initialize 3D grid graph              0.69%  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)        4  Add via demand to 2D                  0.30%  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)        4  Read instances and placement          0.25%  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)        4  Route legalization                    0.05%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        4  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        5  Initialize 3D capacity               19.89%  0.42 sec  0.42 sec 
[12/07 21:21:13    182s] (I)        5  Read PG blockages                    10.16%  0.22 sec  0.22 sec 
[12/07 21:21:13    182s] (I)        5  Two Level Routing (Regular)           2.30%  0.05 sec  0.05 sec 
[12/07 21:21:13    182s] (I)        5  Two Level Routing (Strong)            0.49%  0.01 sec  0.01 sec 
[12/07 21:21:13    182s] (I)        5  Read instance blockages               0.06%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        5  Legalize Blockage Violations          0.04%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:21:13    182s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.4 real=0:00:02.4)
[12/07 21:21:13    182s] Legalization setup...
[12/07 21:21:13    182s] Using cell based legalization.
[12/07 21:21:13    182s] Initializing placement interface...
[12/07 21:21:13    182s]   Use check_library -place or consult logv if problems occur.
[12/07 21:21:13    182s]   Leaving CCOpt scope - Initializing placement interface...
[12/07 21:21:13    182s] OPERPROF: Starting DPlace-Init at level 1, MEM:2555.9M, EPOCH TIME: 1733624473.911821
[12/07 21:21:13    182s] Processing tracks to init pin-track alignment.
[12/07 21:21:13    182s] z: 2, totalTracks: 1
[12/07 21:21:13    182s] z: 4, totalTracks: 1
[12/07 21:21:13    182s] z: 6, totalTracks: 1
[12/07 21:21:13    182s] z: 8, totalTracks: 1
[12/07 21:21:13    182s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:21:13    182s] All LLGs are deleted
[12/07 21:21:13    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:13    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:13    182s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2555.9M, EPOCH TIME: 1733624473.920104
[12/07 21:21:13    182s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2555.9M, EPOCH TIME: 1733624473.920574
[12/07 21:21:13    182s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:21:13    182s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2555.9M, EPOCH TIME: 1733624473.921849
[12/07 21:21:13    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:13    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:13    182s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2555.9M, EPOCH TIME: 1733624473.922400
[12/07 21:21:13    182s] Max number of tech site patterns supported in site array is 256.
[12/07 21:21:13    182s] Core basic site is core
[12/07 21:21:13    182s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:21:13    182s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2555.9M, EPOCH TIME: 1733624473.935995
[12/07 21:21:14    182s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 21:21:14    182s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 21:21:14    182s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.161, REAL:0.162, MEM:2555.9M, EPOCH TIME: 1733624474.097812
[12/07 21:21:14    182s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:21:14    182s] SiteArray: use 31,911,936 bytes
[12/07 21:21:14    182s] SiteArray: current memory after site array memory allocation 2555.9M
[12/07 21:21:14    182s] SiteArray: FP blocked sites are writable
[12/07 21:21:14    182s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:21:14    182s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2555.9M, EPOCH TIME: 1733624474.158960
[12/07 21:21:15    184s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.580, REAL:1.583, MEM:2555.9M, EPOCH TIME: 1733624475.741974
[12/07 21:21:15    184s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:21:15    184s] Atter site array init, number of instance map data is 0.
[12/07 21:21:15    184s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.869, REAL:1.873, MEM:2555.9M, EPOCH TIME: 1733624475.795793
[12/07 21:21:15    184s] 
[12/07 21:21:15    184s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:15    184s] OPERPROF:     Starting CMU at level 3, MEM:2555.9M, EPOCH TIME: 1733624475.826890
[12/07 21:21:15    184s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.002, MEM:2555.9M, EPOCH TIME: 1733624475.828507
[12/07 21:21:15    184s] 
[12/07 21:21:15    184s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:21:15    184s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.912, REAL:1.917, MEM:2555.9M, EPOCH TIME: 1733624475.838760
[12/07 21:21:15    184s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2555.9M, EPOCH TIME: 1733624475.838811
[12/07 21:21:15    184s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2555.9M, EPOCH TIME: 1733624475.839176
[12/07 21:21:15    184s] 
[12/07 21:21:15    184s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=2555.9MB).
[12/07 21:21:15    184s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.986, REAL:1.991, MEM:2555.9M, EPOCH TIME: 1733624475.902915
[12/07 21:21:15    184s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/07 21:21:15    184s] Initializing placement interface done.
[12/07 21:21:15    184s] Leaving CCOpt scope - Cleaning up placement interface...
[12/07 21:21:15    184s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2555.9M, EPOCH TIME: 1733624475.903074
[12/07 21:21:15    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:15    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:15    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:15    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:15    184s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.028, REAL:0.028, MEM:2555.9M, EPOCH TIME: 1733624475.931099
[12/07 21:21:15    184s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:15    184s] Leaving CCOpt scope - Initializing placement interface...
[12/07 21:21:15    184s] OPERPROF: Starting DPlace-Init at level 1, MEM:2555.9M, EPOCH TIME: 1733624475.935001
[12/07 21:21:15    184s] Processing tracks to init pin-track alignment.
[12/07 21:21:15    184s] z: 2, totalTracks: 1
[12/07 21:21:15    184s] z: 4, totalTracks: 1
[12/07 21:21:15    184s] z: 6, totalTracks: 1
[12/07 21:21:15    184s] z: 8, totalTracks: 1
[12/07 21:21:15    184s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:21:15    184s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:21:15    184s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2555.9M, EPOCH TIME: 1733624475.943884
[12/07 21:21:15    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:15    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:15    184s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:21:16    184s] 
[12/07 21:21:16    184s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:16    184s] OPERPROF:     Starting CMU at level 3, MEM:2555.9M, EPOCH TIME: 1733624476.007755
[12/07 21:21:16    184s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:2555.9M, EPOCH TIME: 1733624476.009883
[12/07 21:21:16    184s] 
[12/07 21:21:16    184s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:21:16    184s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.075, REAL:0.076, MEM:2555.9M, EPOCH TIME: 1733624476.020124
[12/07 21:21:16    184s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2555.9M, EPOCH TIME: 1733624476.020174
[12/07 21:21:16    184s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2555.9M, EPOCH TIME: 1733624476.020552
[12/07 21:21:16    184s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2555.9MB).
[12/07 21:21:16    184s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.094, MEM:2555.9M, EPOCH TIME: 1733624476.029441
[12/07 21:21:16    184s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:16    184s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:16    184s] (I)      Load db... (mem=2555.9M)
[12/07 21:21:16    184s] (I)      Read data from FE... (mem=2555.9M)
[12/07 21:21:16    184s] (I)      Number of ignored instance 0
[12/07 21:21:16    184s] (I)      Number of inbound cells 0
[12/07 21:21:16    184s] (I)      Number of opened ILM blockages 0
[12/07 21:21:16    184s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/07 21:21:16    184s] (I)      numMoveCells=4802, numMacros=0  numPads=0  numMultiRowHeightInsts=1760
[12/07 21:21:16    184s] (I)      cell height: 3600, count: 4802
[12/07 21:21:16    184s] (I)      Read rows... (mem=2555.9M)
[12/07 21:21:16    184s] (I)      rowRegion is not equal to core box, resetting core box
[12/07 21:21:16    184s] (I)      rowRegion : (4000, 4000) - (2996000, 2995600)
[12/07 21:21:16    184s] (I)      coreBox   : (4000, 4000) - (2996000, 2996000)
[12/07 21:21:16    184s] (I)      Done Read rows (cpu=0.000s, mem=2555.9M)
[12/07 21:21:16    184s] (I)      Done Read data from FE (cpu=0.007s, mem=2555.9M)
[12/07 21:21:16    184s] (I)      Done Load db (cpu=0.007s, mem=2555.9M)
[12/07 21:21:16    184s] (I)      Constructing placeable region... (mem=2555.9M)
[12/07 21:21:16    184s] (I)      Constructing bin map
[12/07 21:21:16    184s] (I)      Initialize bin information with width=36000 height=36000
[12/07 21:21:16    184s] (I)      Done constructing bin map
[12/07 21:21:16    184s] (I)      Compute region effective width... (mem=2555.9M)
[12/07 21:21:16    184s] (I)      Done Compute region effective width (cpu=0.000s, mem=2555.9M)
[12/07 21:21:16    184s] (I)      Done Constructing placeable region (cpu=0.008s, mem=2555.9M)
[12/07 21:21:16    184s] Legalization setup done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/07 21:21:16    184s] Validating CTS configuration...
[12/07 21:21:16    184s] Checking module port directions...
[12/07 21:21:16    184s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:16    184s] Non-default CCOpt properties:
[12/07 21:21:16    184s]   Public non-default CCOpt properties:
[12/07 21:21:16    184s]     cts_merge_clock_gates is set for at least one object
[12/07 21:21:16    184s]     cts_merge_clock_logic is set for at least one object
[12/07 21:21:16    184s]     route_type is set for at least one object
[12/07 21:21:16    184s]   No private non-default CCOpt properties
[12/07 21:21:16    184s] Route type trimming info:
[12/07 21:21:16    184s]   No route type modifications were made.
[12/07 21:21:16    184s] 
[12/07 21:21:16    184s] Trim Metal Layers:
[12/07 21:21:16    184s] LayerId::1 widthSet size::4
[12/07 21:21:16    184s] LayerId::2 widthSet size::4
[12/07 21:21:16    184s] LayerId::3 widthSet size::4
[12/07 21:21:16    184s] LayerId::4 widthSet size::4
[12/07 21:21:16    184s] LayerId::5 widthSet size::4
[12/07 21:21:16    184s] LayerId::6 widthSet size::4
[12/07 21:21:16    184s] LayerId::7 widthSet size::4
[12/07 21:21:16    184s] LayerId::8 widthSet size::4
[12/07 21:21:16    184s] LayerId::9 widthSet size::4
[12/07 21:21:16    184s] LayerId::10 widthSet size::2
[12/07 21:21:16    184s] Updating RC grid for preRoute extraction ...
[12/07 21:21:16    184s] eee: pegSigSF::1.070000
[12/07 21:21:16    184s] Initializing multi-corner capacitance tables ... 
[12/07 21:21:16    184s] Initializing multi-corner resistance tables ...
[12/07 21:21:16    184s] eee: l::1 avDens::0.110515 usedTrk::70004.888911 availTrk::633445.044875 sigTrk::70004.888911
[12/07 21:21:16    184s] eee: l::2 avDens::0.044164 usedTrk::6184.950836 availTrk::140044.867442 sigTrk::6184.950836
[12/07 21:21:16    184s] eee: l::3 avDens::0.043592 usedTrk::6755.922230 availTrk::154980.000000 sigTrk::6755.922230
[12/07 21:21:16    184s] eee: l::4 avDens::0.032834 usedTrk::3117.574443 availTrk::94950.000000 sigTrk::3117.574443
[12/07 21:21:16    184s] eee: l::5 avDens::0.001948 usedTrk::1237.133371 availTrk::635040.000000 sigTrk::1237.133371
[12/07 21:21:16    184s] eee: l::6 avDens::0.003280 usedTrk::2082.703928 availTrk::635040.000000 sigTrk::2082.703928
[12/07 21:21:16    184s] eee: l::7 avDens::0.054482 usedTrk::14562.994452 availTrk::267300.000000 sigTrk::14562.994452
[12/07 21:21:16    184s] eee: l::8 avDens::0.314701 usedTrk::19195.999454 availTrk::60997.500000 sigTrk::19195.999454
[12/07 21:21:16    184s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:16    184s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:16    184s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:21:16    184s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.389087 uaWl=0.322169 uaWlH=0.067552 aWlH=0.677822 lMod=0 pMax=0.808600 pMod=83 wcR=0.693800 newSi=0.214700 wHLS=3.199956 siPrev=0 viaL=0.000000 crit=0.976970 shortMod=4.884852 fMod=0.244243 
[12/07 21:21:16    184s] End AAE Lib Interpolated Model. (MEM=2555.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000157
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000191
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00022
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000247
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000273
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000302
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000327
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000352
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000378
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000403
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000428
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000454
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000479
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000504
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00053
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000555
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00058
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000607
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000633
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000658
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000737
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000817
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000842
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000867
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000902
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000938
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.000974
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00101
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00104
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00108
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00111
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00115
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00118
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00122
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00125
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00128
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00131
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00134
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00137
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00139
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00142
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00145
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00148
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00151
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00154
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00156
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00159
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00162
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00165
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00167
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.0017
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00173
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00176
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00179
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00181
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00184
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00187
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.0019
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00192
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00195
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00198
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00201
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00204
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00206
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00209
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00212
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00215
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00217
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00219
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00221
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00224
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00226
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00228
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.0023
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00233
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00235
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00237
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00239
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00241
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00244
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00246
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00248
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.0025
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00252
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00255
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00257
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00259
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00261
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00263
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00266
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00268
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.0027
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00272
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00274
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00277
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00279
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00281
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00283
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00285
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00288
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.0029
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00292
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00295
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00297
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00299
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00301
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00303
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00306
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00308
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.0031
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00312
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00314
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00319
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00324
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00329
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00334
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00339
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00344
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00349
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00354
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00359
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00365
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00367
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00369
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00371
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00374
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00376
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00378
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.0038
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00383
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00385
[12/07 21:21:16    184s] Accumulated time to calculate placeable region: 0.00387
[12/07 21:21:16    184s] (I)      Initializing Steiner engine. 
[12/07 21:21:16    184s] (I)      ==================== Layers =====================
[12/07 21:21:16    184s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:16    184s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:21:16    184s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:16    184s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:21:16    184s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:21:16    184s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:21:16    184s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:21:16    184s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:21:16    184s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:21:16    184s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:21:16    184s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:21:16    184s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:21:16    184s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:21:16    184s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:21:16    184s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:21:16    184s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:21:16    184s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:21:16    184s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:21:16    184s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:21:16    184s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:21:16    184s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:21:16    184s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:21:16    184s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:21:16    184s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:16    184s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:21:16    184s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:21:16    184s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:17    185s] Library trimming buffers in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 1 of 4 cells
[12/07 21:21:17    185s] Original list had 4 cells:
[12/07 21:21:17    185s] CKBD4 low_swing_rx CKBD2 CKBD1 
[12/07 21:21:17    185s] New trimmed list has 3 cells:
[12/07 21:21:17    185s] CKBD4 CKBD2 CKBD1 
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00399
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00402
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00404
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00405
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00407
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00409
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0041
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00412
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00414
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00416
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00417
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00419
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00421
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00422
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00424
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00426
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00427
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00429
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00431
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00432
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00434
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00436
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00437
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00439
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0044
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00442
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00444
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00445
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00447
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00449
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0045
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00452
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00454
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00456
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00459
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00461
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00463
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00465
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00467
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00469
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00471
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00473
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00475
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00477
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00479
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00481
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00483
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00485
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00487
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00489
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00491
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00493
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00495
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00497
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00499
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00501
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00503
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00505
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00507
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00509
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00511
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00514
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00516
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00518
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0052
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00522
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00524
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00525
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00527
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00529
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00531
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00532
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00534
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00536
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00537
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00539
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00541
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00542
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00544
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00546
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00548
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00549
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00551
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00553
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00554
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00556
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00558
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0056
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00561
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00563
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00565
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00566
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00568
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0057
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00572
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00573
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00575
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00577
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00578
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00581
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00583
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00585
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00587
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00588
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0059
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00592
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00594
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00596
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00598
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.006
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00602
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00604
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00606
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00608
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0061
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00612
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00614
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00616
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00618
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0062
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00622
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00624
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00626
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00628
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0063
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00632
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00634
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00636
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00638
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0064
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00641
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00643
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00645
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00647
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00649
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0065
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00652
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00654
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00655
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00657
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00658
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0066
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00661
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00663
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00665
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00666
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00668
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0067
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00671
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00673
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00674
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00676
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00678
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00679
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00681
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00682
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00684
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00686
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00687
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00689
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00691
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00692
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00694
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00696
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00697
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00699
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00701
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00703
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00704
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00706
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00708
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00709
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00711
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00713
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00714
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00716
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00718
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00719
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00721
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00723
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00725
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00726
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00728
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0073
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00731
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00733
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00735
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00736
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00738
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0074
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00741
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00743
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00745
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00746
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00748
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0075
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00751
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00753
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00755
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00756
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00758
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0076
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00761
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00763
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00765
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00766
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00768
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0077
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00771
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00773
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00775
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00776
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00778
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0078
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00781
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00783
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00784
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00786
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00788
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00789
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00791
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00793
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00794
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00796
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00797
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00799
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00801
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00802
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00804
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00806
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00807
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00809
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00811
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00813
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00814
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00816
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00817
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00819
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00821
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00822
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00824
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00826
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00827
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00829
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0083
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00832
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00834
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00835
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00837
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00839
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0084
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00842
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00844
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00845
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00847
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00849
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0085
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00852
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00853
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00855
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00857
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00859
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0086
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00862
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00864
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00865
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00867
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00868
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0087
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00872
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00873
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00875
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00876
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00878
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.0088
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00881
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00883
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00885
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00886
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00888
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00889
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00891
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00893
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00894
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00896
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00897
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00899
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00901
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00902
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00904
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00906
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00907
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00909
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00911
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00912
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00914
[12/07 21:21:17    185s] Accumulated time to calculate placeable region: 0.00915
[12/07 21:21:17    186s] Library trimming inverters in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 0 of 9 cells
[12/07 21:21:17    186s] Original list had 9 cells:
[12/07 21:21:17    186s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/07 21:21:17    186s] Library trimming was not able to trim any cells:
[12/07 21:21:17    186s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00923
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00927
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0093
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00933
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00935
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00938
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00941
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00944
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00947
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0095
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00952
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00955
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00958
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00961
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00963
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00966
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00969
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00972
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00975
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00977
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0098
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00983
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00986
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00989
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00991
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00994
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.00997
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.01
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.01
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0101
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0101
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0101
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0101
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0102
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0102
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0102
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0103
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0103
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0103
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0103
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0104
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0104
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0104
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0104
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0105
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0105
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0105
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0106
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0106
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0106
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0106
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0107
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0107
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0107
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0107
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0108
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0108
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0108
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0109
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0109
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0109
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0109
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.011
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.011
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.011
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.011
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0111
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0111
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0111
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0112
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0112
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0112
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0113
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0113
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0113
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0113
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0114
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0114
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0114
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0115
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0115
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0115
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0115
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0116
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0116
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0116
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0117
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0117
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0118
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0119
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.012
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.012
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.012
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.012
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0121
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0121
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0121
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0122
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0122
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0122
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0123
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0123
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0123
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0123
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0124
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0124
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0124
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0125
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0125
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0125
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0125
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0126
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0126
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0126
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0127
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0127
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0127
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0128
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0129
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0129
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.013
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.013
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.013
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0131
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0131
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0131
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0131
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0132
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0132
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0132
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0133
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0133
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0133
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0133
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0134
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0134
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0134
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0135
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0135
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0135
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0136
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0136
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0136
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0136
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0137
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0137
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0137
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0138
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0138
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0138
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0138
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0139
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0139
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0139
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.014
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.014
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.014
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.014
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0141
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0141
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0141
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0142
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0142
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0142
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0142
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0143
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0143
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0143
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0144
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0144
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0144
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0145
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0145
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0145
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0146
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0146
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0146
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0146
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0147
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0147
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0147
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0148
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0148
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0148
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0149
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0149
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0149
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.015
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.015
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.015
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.015
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0151
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0151
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0151
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0152
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0152
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0152
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0153
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0153
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0153
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0154
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0154
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0154
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0154
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0155
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0156
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0157
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0157
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0157
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0157
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0158
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0158
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0158
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0159
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0159
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0159
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.016
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.016
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.016
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.016
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0161
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0161
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0161
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0162
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0162
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0162
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0163
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0163
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0163
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0164
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0165
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0165
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0166
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0166
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0166
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0166
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0167
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0167
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0167
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0168
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0168
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0168
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0168
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0169
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0169
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0169
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.017
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.017
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.017
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.017
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0171
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0171
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0171
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0172
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0172
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0172
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0172
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0173
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0174
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0175
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0176
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0177
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0177
[12/07 21:21:17    186s] Accumulated time to calculate placeable region: 0.0177
[12/07 21:21:18    187s] Clock tree balancer configuration for clock_tree ideal_clock:
[12/07 21:21:18    187s] Non-default CCOpt properties:
[12/07 21:21:18    187s]   Public non-default CCOpt properties:
[12/07 21:21:18    187s]     cts_merge_clock_gates: true (default: false)
[12/07 21:21:18    187s]     cts_merge_clock_logic: true (default: false)
[12/07 21:21:18    187s]     route_type (leaf): default_route_type_leaf (default: default)
[12/07 21:21:18    187s]     route_type (top): default_route_type_nonleaf (default: default)
[12/07 21:21:18    187s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/07 21:21:18    187s]   No private non-default CCOpt properties
[12/07 21:21:18    187s] For power domain auto-default:
[12/07 21:21:18    187s]   Buffers:     {CKBD4 CKBD2 CKBD1}
[12/07 21:21:18    187s]   Inverters:   CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/07 21:21:18    187s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[12/07 21:21:18    187s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 2237713.200um^2
[12/07 21:21:18    187s] Top Routing info:
[12/07 21:21:18    187s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/07 21:21:18    187s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/07 21:21:18    187s] Trunk Routing info:
[12/07 21:21:18    187s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/07 21:21:18    187s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/07 21:21:18    187s] Leaf Routing info:
[12/07 21:21:18    187s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/07 21:21:18    187s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/07 21:21:18    187s] For timing_corner delay_corner_wcl_slow:both, late and power domain auto-default:
[12/07 21:21:18    187s]   Slew time target (leaf):    0.133ns
[12/07 21:21:18    187s]   Slew time target (trunk):   0.133ns
[12/07 21:21:18    187s]   Slew time target (top):     0.134ns (Note: no nets are considered top nets in this clock tree)
[12/07 21:21:18    187s]   Buffer unit delay: 0.058ns
[12/07 21:21:18    187s]   Buffer max distance: 303.515um
[12/07 21:21:18    187s] Fastest wire driving cells and distances:
[12/07 21:21:18    187s]   Buffer    : {lib_cell:CKBD4, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=303.515um, saturatedSlew=0.113ns, speed=2784.542um per ns, cellArea=10.675um^2 per 1000um}
[12/07 21:21:18    187s]   Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=583.312um, saturatedSlew=0.083ns, speed=8273.936um per ns, cellArea=13.578um^2 per 1000um}
[12/07 21:21:18    187s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=713.714um, saturatedSlew=0.118ns, speed=3919.352um per ns, cellArea=21.185um^2 per 1000um}
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] Logic Sizing Table:
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] ----------------------------------------------------------
[12/07 21:21:18    187s] Cell    Instance count    Source    Eligible library cells
[12/07 21:21:18    187s] ----------------------------------------------------------
[12/07 21:21:18    187s]   (empty table)
[12/07 21:21:18    187s] ----------------------------------------------------------
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] Clock tree balancer configuration for skew_group ideal_clock/functional_wcl_fast:
[12/07 21:21:18    187s]   Sources:                     pin clk
[12/07 21:21:18    187s]   Total number of sinks:       3136
[12/07 21:21:18    187s]   Delay constrained sinks:     3136
[12/07 21:21:18    187s]   Constrains:                  default
[12/07 21:21:18    187s]   Non-leaf sinks:              0
[12/07 21:21:18    187s]   Ignore pins:                 0
[12/07 21:21:18    187s]  Timing corner delay_corner_wcl_slow:both.late:
[12/07 21:21:18    187s]   Skew target:                 0.058ns
[12/07 21:21:18    187s] Primary reporting skew groups are:
[12/07 21:21:18    187s] skew_group ideal_clock/functional_wcl_fast with 3136 clock sinks
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] Clock DAG stats initial state:
[12/07 21:21:18    187s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/07 21:21:18    187s]   sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:18    187s]   misc counts      : r=1, pp=0
[12/07 21:21:18    187s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/07 21:21:18    187s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/07 21:21:18    187s] Clock DAG hash initial state: 13271857333854518439 9663266262543947274
[12/07 21:21:18    187s] CTS services accumulated run-time stats initial state:
[12/07 21:21:18    187s]   delay calculator: calls=8713, total_wall_time=0.212s, mean_wall_time=0.024ms
[12/07 21:21:18    187s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 21:21:18    187s]   steiner router: calls=6177, total_wall_time=0.055s, mean_wall_time=0.009ms
[12/07 21:21:18    187s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/07 21:21:18    187s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] Layer information for route type default_route_type_leaf:
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] --------------------------------------------------------------------
[12/07 21:21:18    187s] Layer    Preferred    Route    Res.          Cap.          RC
[12/07 21:21:18    187s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 21:21:18    187s] --------------------------------------------------------------------
[12/07 21:21:18    187s] M1       N            H          1.003         0.168         0.168
[12/07 21:21:18    187s] M2       N            V          0.831         0.186         0.154
[12/07 21:21:18    187s] M3       Y            H          0.831         0.185         0.154
[12/07 21:21:18    187s] M4       Y            V          0.831         0.185         0.154
[12/07 21:21:18    187s] M5       N            H          0.831         0.185         0.154
[12/07 21:21:18    187s] M6       N            V          0.831         0.185         0.154
[12/07 21:21:18    187s] M7       N            H          0.831         0.174         0.144
[12/07 21:21:18    187s] M8       N            V          0.054         0.269         0.015
[12/07 21:21:18    187s] M9       N            H          0.054         0.257         0.014
[12/07 21:21:18    187s] AP       N            V          0.007         0.360         0.003
[12/07 21:21:18    187s] --------------------------------------------------------------------
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/07 21:21:18    187s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] Layer information for route type default_route_type_nonleaf:
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] --------------------------------------------------------------------
[12/07 21:21:18    187s] Layer    Preferred    Route    Res.          Cap.          RC
[12/07 21:21:18    187s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 21:21:18    187s] --------------------------------------------------------------------
[12/07 21:21:18    187s] M1       N            H          1.648         0.242         0.399
[12/07 21:21:18    187s] M2       N            V          1.397         0.246         0.344
[12/07 21:21:18    187s] M3       Y            H          1.397         0.246         0.343
[12/07 21:21:18    187s] M4       Y            V          1.397         0.246         0.343
[12/07 21:21:18    187s] M5       N            H          1.397         0.246         0.343
[12/07 21:21:18    187s] M6       N            V          1.397         0.246         0.343
[12/07 21:21:18    187s] M7       N            H          1.397         0.244         0.341
[12/07 21:21:18    187s] M8       N            V          0.054         0.379         0.021
[12/07 21:21:18    187s] M9       N            H          0.054         0.375         0.020
[12/07 21:21:18    187s] AP       N            V          0.007         0.369         0.003
[12/07 21:21:18    187s] --------------------------------------------------------------------
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/07 21:21:18    187s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] Layer information for route type default_route_type_nonleaf:
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] --------------------------------------------------------------------
[12/07 21:21:18    187s] Layer    Preferred    Route    Res.          Cap.          RC
[12/07 21:21:18    187s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 21:21:18    187s] --------------------------------------------------------------------
[12/07 21:21:18    187s] M1       N            H          1.003         0.168         0.168
[12/07 21:21:18    187s] M2       N            V          0.831         0.186         0.154
[12/07 21:21:18    187s] M3       Y            H          0.831         0.185         0.154
[12/07 21:21:18    187s] M4       Y            V          0.831         0.185         0.154
[12/07 21:21:18    187s] M5       N            H          0.831         0.185         0.154
[12/07 21:21:18    187s] M6       N            V          0.831         0.185         0.154
[12/07 21:21:18    187s] M7       N            H          0.831         0.174         0.144
[12/07 21:21:18    187s] M8       N            V          0.054         0.269         0.015
[12/07 21:21:18    187s] M9       N            H          0.054         0.257         0.014
[12/07 21:21:18    187s] AP       N            V          0.007         0.360         0.003
[12/07 21:21:18    187s] --------------------------------------------------------------------
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] Via selection for estimated routes (rule default):
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] --------------------------------------------------------------------
[12/07 21:21:18    187s] Layer    Via Cell            Res.     Cap.     RC       Top of Stack
[12/07 21:21:18    187s] Range                        (Ohm)    (fF)     (fs)     Only
[12/07 21:21:18    187s] --------------------------------------------------------------------
[12/07 21:21:18    187s] M1-M2    VIA12_1cut          1.500    0.015    0.022    false
[12/07 21:21:18    187s] M2-M3    VIA23_1cut          1.500    0.013    0.020    false
[12/07 21:21:18    187s] M3-M4    VIA34_1cut          1.500    0.013    0.020    false
[12/07 21:21:18    187s] M4-M5    VIA45_1cut          1.500    0.013    0.020    false
[12/07 21:21:18    187s] M5-M6    VIA56_1cut          1.500    0.013    0.020    false
[12/07 21:21:18    187s] M6-M7    VIA67_1cut          1.500    0.013    0.019    false
[12/07 21:21:18    187s] M7-M8    VIA78_1cut_FAT_C    0.220    0.065    0.014    false
[12/07 21:21:18    187s] M8-M9    VIA89_1cut_FAT_C    0.220    0.055    0.012    false
[12/07 21:21:18    187s] M9-AP    VIA9AP_1cut         0.041    1.812    0.074    false
[12/07 21:21:18    187s] --------------------------------------------------------------------
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] No ideal or dont_touch nets found in the clock tree
[12/07 21:21:18    187s] No dont_touch hnets found in the clock tree
[12/07 21:21:18    187s] No dont_touch hpins found in the clock network.
[12/07 21:21:18    187s] Checking for illegal sizes of clock logic instances...
[12/07 21:21:18    187s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] Filtering reasons for cell type: buffer
[12/07 21:21:18    187s] =======================================
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] -------------------------------------------------------------------------------------------------------------
[12/07 21:21:18    187s] Clock trees    Power domain    Reason                         Library cells
[12/07 21:21:18    187s] -------------------------------------------------------------------------------------------------------------
[12/07 21:21:18    187s] all            auto-default    Unbalanced rise/fall delays    { BUFFD12 BUFFD16 BUFFD2 BUFFD4 BUFFD6 BUFFD8 }
[12/07 21:21:18    187s] all            auto-default    Library trimming               { low_swing_rx }
[12/07 21:21:18    187s] -------------------------------------------------------------------------------------------------------------
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] Filtering reasons for cell type: inverter
[12/07 21:21:18    187s] =========================================
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] -------------------------------------------------------------------------------------------------------------------------
[12/07 21:21:18    187s] Clock trees    Power domain    Reason                         Library cells
[12/07 21:21:18    187s] -------------------------------------------------------------------------------------------------------------------------
[12/07 21:21:18    187s] all            auto-default    Unbalanced rise/fall delays    { INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[12/07 21:21:18    187s] -------------------------------------------------------------------------------------------------------------------------
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.7)
[12/07 21:21:18    187s] CCOpt configuration status: all checks passed.
[12/07 21:21:18    187s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/07 21:21:18    187s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/07 21:21:18    187s]   No exclusion drivers are needed.
[12/07 21:21:18    187s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/07 21:21:18    187s] Antenna diode management...
[12/07 21:21:18    187s]   Found 0 antenna diodes in the clock trees.
[12/07 21:21:18    187s]   
[12/07 21:21:18    187s] Antenna diode management done.
[12/07 21:21:18    187s] Adding driver cells for primary IOs...
[12/07 21:21:18    187s]   
[12/07 21:21:18    187s]   ----------------------------------------------------------------------------------------------
[12/07 21:21:18    187s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/07 21:21:18    187s]   ----------------------------------------------------------------------------------------------
[12/07 21:21:18    187s]     (empty table)
[12/07 21:21:18    187s]   ----------------------------------------------------------------------------------------------
[12/07 21:21:18    187s]   
[12/07 21:21:18    187s]   
[12/07 21:21:18    187s] Adding driver cells for primary IOs done.
[12/07 21:21:18    187s] Adding driver cell for primary IO roots...
[12/07 21:21:18    187s] Adding driver cell for primary IO roots done.
[12/07 21:21:18    187s] Maximizing clock DAG abstraction...
[12/07 21:21:18    187s]   Removing clock DAG drivers
[12/07 21:21:18    187s] Maximizing clock DAG abstraction done.
[12/07 21:21:18    187s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.2 real=0:00:07.2)
[12/07 21:21:18    187s] Synthesizing clock trees...
[12/07 21:21:18    187s]   Preparing To Balance...
[12/07 21:21:18    187s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/07 21:21:18    187s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2748.1M, EPOCH TIME: 1733624478.725354
[12/07 21:21:18    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:18    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:18    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:18    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:18    187s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.036, REAL:0.036, MEM:2719.1M, EPOCH TIME: 1733624478.761832
[12/07 21:21:18    187s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:18    187s]   Leaving CCOpt scope - Initializing placement interface...
[12/07 21:21:18    187s] OPERPROF: Starting DPlace-Init at level 1, MEM:2709.5M, EPOCH TIME: 1733624478.762033
[12/07 21:21:18    187s] Processing tracks to init pin-track alignment.
[12/07 21:21:18    187s] z: 2, totalTracks: 1
[12/07 21:21:18    187s] z: 4, totalTracks: 1
[12/07 21:21:18    187s] z: 6, totalTracks: 1
[12/07 21:21:18    187s] z: 8, totalTracks: 1
[12/07 21:21:18    187s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:21:18    187s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:21:18    187s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2709.5M, EPOCH TIME: 1733624478.770451
[12/07 21:21:18    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:18    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:18    187s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:18    187s] OPERPROF:     Starting CMU at level 3, MEM:2709.5M, EPOCH TIME: 1733624478.833797
[12/07 21:21:18    187s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2709.5M, EPOCH TIME: 1733624478.835250
[12/07 21:21:18    187s] 
[12/07 21:21:18    187s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:21:18    187s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.074, REAL:0.075, MEM:2709.5M, EPOCH TIME: 1733624478.845522
[12/07 21:21:18    187s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2709.5M, EPOCH TIME: 1733624478.845572
[12/07 21:21:18    187s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2709.5M, EPOCH TIME: 1733624478.845952
[12/07 21:21:18    187s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2709.5MB).
[12/07 21:21:18    187s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.093, MEM:2709.5M, EPOCH TIME: 1733624478.855068
[12/07 21:21:18    187s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:18    187s]   Merging duplicate siblings in DAG...
[12/07 21:21:18    187s]     Clock DAG stats before merging:
[12/07 21:21:18    187s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/07 21:21:18    187s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:18    187s]       misc counts      : r=1, pp=0
[12/07 21:21:18    187s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/07 21:21:18    187s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/07 21:21:18    187s]     Clock DAG hash before merging: 13271857333854518439 9663266262543947274
[12/07 21:21:18    187s]     CTS services accumulated run-time stats before merging:
[12/07 21:21:18    187s]       delay calculator: calls=8713, total_wall_time=0.212s, mean_wall_time=0.024ms
[12/07 21:21:18    187s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 21:21:18    187s]       steiner router: calls=6177, total_wall_time=0.055s, mean_wall_time=0.009ms
[12/07 21:21:18    187s]     Resynthesising clock tree into netlist...
[12/07 21:21:18    187s]       Reset timing graph...
[12/07 21:21:18    187s] Ignoring AAE DB Resetting ...
[12/07 21:21:18    187s]       Reset timing graph done.
[12/07 21:21:18    187s]     Resynthesising clock tree into netlist done.
[12/07 21:21:18    187s]     Merging duplicate clock dag driver clones in DAG...
[12/07 21:21:18    187s]     Merging duplicate clock dag driver clones in DAG done.
[12/07 21:21:18    187s]     
[12/07 21:21:18    187s]     Disconnecting clock tree from netlist...
[12/07 21:21:18    187s]     Disconnecting clock tree from netlist done.
[12/07 21:21:18    187s]   Merging duplicate siblings in DAG done.
[12/07 21:21:18    187s]   Applying movement limits...
[12/07 21:21:18    187s]   Applying movement limits done.
[12/07 21:21:18    187s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:18    187s]   CCOpt::Phase::Construction...
[12/07 21:21:18    187s]   Stage::Clustering...
[12/07 21:21:18    187s]   Clustering...
[12/07 21:21:18    187s]     Clock DAG hash before 'Clustering': 13271857333854518439 9663266262543947274
[12/07 21:21:18    187s]     CTS services accumulated run-time stats before 'Clustering':
[12/07 21:21:18    187s]       delay calculator: calls=8713, total_wall_time=0.212s, mean_wall_time=0.024ms
[12/07 21:21:18    187s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 21:21:18    187s]       steiner router: calls=6177, total_wall_time=0.055s, mean_wall_time=0.009ms
[12/07 21:21:18    187s]     Initialize for clustering...
[12/07 21:21:18    187s]     Clock DAG stats before clustering:
[12/07 21:21:18    187s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/07 21:21:18    187s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:18    187s]       misc counts      : r=1, pp=0
[12/07 21:21:18    187s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/07 21:21:18    187s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/07 21:21:18    187s]     Clock DAG hash before clustering: 13271857333854518439 9663266262543947274
[12/07 21:21:18    187s]     CTS services accumulated run-time stats before clustering:
[12/07 21:21:18    187s]       delay calculator: calls=8713, total_wall_time=0.212s, mean_wall_time=0.024ms
[12/07 21:21:18    187s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 21:21:18    187s]       steiner router: calls=6177, total_wall_time=0.055s, mean_wall_time=0.009ms
[12/07 21:21:18    187s]     Computing max distances from locked parents...
[12/07 21:21:18    187s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/07 21:21:18    187s]     Computing max distances from locked parents done.
[12/07 21:21:18    187s]     Computing optimal clock node locations...
[12/07 21:21:18    187s]     : ...20% ...40% ...60% ...80% ...100% 
[12/07 21:21:18    187s]     Optimal path computation stats:
[12/07 21:21:18    187s]       Successful          : 0
[12/07 21:21:18    187s]       Unsuccessful        : 0
[12/07 21:21:18    187s]       Immovable           : 140166257704961
[12/07 21:21:18    187s]       lockedParentLocation: 0
[12/07 21:21:18    187s]       Region hash         : e4d0d11cb7a6f7ec
[12/07 21:21:18    187s]     Unsuccessful details:
[12/07 21:21:18    187s]     
[12/07 21:21:18    187s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:18    187s] End AAE Lib Interpolated Model. (MEM=2709.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:21:18    187s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:18    187s]     Bottom-up phase...
[12/07 21:21:18    187s]     Clustering bottom-up starting from leaves...
[12/07 21:21:18    187s]       Clustering clock_tree ideal_clock...
[12/07 21:21:20    189s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:21:20    189s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:21    189s]       Clustering clock_tree ideal_clock done.
[12/07 21:21:21    189s]     Clustering bottom-up starting from leaves done.
[12/07 21:21:21    189s]     Rebuilding the clock tree after clustering...
[12/07 21:21:21    189s]     Rebuilding the clock tree after clustering done.
[12/07 21:21:21    189s]     Clock DAG stats after bottom-up phase:
[12/07 21:21:21    189s]       cell counts      : b=119, i=0, icg=0, dcg=0, l=0, total=119
[12/07 21:21:21    189s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:21    189s]       misc counts      : r=1, pp=0
[12/07 21:21:21    189s]       cell areas       : b=385.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=385.560um^2
[12/07 21:21:21    189s]       hp wire lengths  : top=0.000um, trunk=8080.000um, leaf=8504.600um, total=16584.600um
[12/07 21:21:21    189s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/07 21:21:21    189s]        Bufs: CKBD4: 119 
[12/07 21:21:21    189s]     Clock DAG hash after bottom-up phase: 10325065750316917648 6885853135906335033
[12/07 21:21:21    189s]     CTS services accumulated run-time stats after bottom-up phase:
[12/07 21:21:21    189s]       delay calculator: calls=9528, total_wall_time=0.249s, mean_wall_time=0.026ms
[12/07 21:21:21    189s]       legalizer: calls=1908, total_wall_time=0.032s, mean_wall_time=0.017ms
[12/07 21:21:21    189s]       steiner router: calls=6912, total_wall_time=0.347s, mean_wall_time=0.050ms
[12/07 21:21:21    189s]     Bottom-up phase done. (took cpu=0:00:02.3 real=0:00:02.3)
[12/07 21:21:21    189s]     Legalizing clock trees...
[12/07 21:21:21    189s]     Resynthesising clock tree into netlist...
[12/07 21:21:21    189s]       Reset timing graph...
[12/07 21:21:21    189s] Ignoring AAE DB Resetting ...
[12/07 21:21:21    189s]       Reset timing graph done.
[12/07 21:21:21    189s]     Resynthesising clock tree into netlist done.
[12/07 21:21:21    189s]     Commiting net attributes....
[12/07 21:21:21    189s]     Commiting net attributes. done.
[12/07 21:21:21    189s]     Leaving CCOpt scope - ClockRefiner...
[12/07 21:21:21    189s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2709.5M, EPOCH TIME: 1733624481.314603
[12/07 21:21:21    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:21    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:21    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:21    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:21    189s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.029, REAL:0.029, MEM:2671.5M, EPOCH TIME: 1733624481.343515
[12/07 21:21:21    189s]     Assigned high priority to 3255 instances.
[12/07 21:21:21    189s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/07 21:21:21    189s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/07 21:21:21    189s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2671.5M, EPOCH TIME: 1733624481.345986
[12/07 21:21:21    189s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2671.5M, EPOCH TIME: 1733624481.346070
[12/07 21:21:21    189s] Processing tracks to init pin-track alignment.
[12/07 21:21:21    189s] z: 2, totalTracks: 1
[12/07 21:21:21    189s] z: 4, totalTracks: 1
[12/07 21:21:21    189s] z: 6, totalTracks: 1
[12/07 21:21:21    189s] z: 8, totalTracks: 1
[12/07 21:21:21    189s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:21:21    189s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:21:21    189s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2671.5M, EPOCH TIME: 1733624481.354562
[12/07 21:21:21    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:21    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:21    189s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:21:21    189s] 
[12/07 21:21:21    189s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:21    189s] OPERPROF:       Starting CMU at level 4, MEM:2671.5M, EPOCH TIME: 1733624481.413101
[12/07 21:21:21    189s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2671.5M, EPOCH TIME: 1733624481.414582
[12/07 21:21:21    189s] 
[12/07 21:21:21    189s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:21:21    189s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.069, REAL:0.070, MEM:2671.5M, EPOCH TIME: 1733624481.424878
[12/07 21:21:21    189s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2671.5M, EPOCH TIME: 1733624481.424929
[12/07 21:21:21    189s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2671.5M, EPOCH TIME: 1733624481.425306
[12/07 21:21:21    189s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2671.5MB).
[12/07 21:21:21    189s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.087, REAL:0.088, MEM:2671.5M, EPOCH TIME: 1733624481.434552
[12/07 21:21:21    189s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.088, REAL:0.089, MEM:2671.5M, EPOCH TIME: 1733624481.434581
[12/07 21:21:21    189s] TDRefine: refinePlace mode is spiral
[12/07 21:21:21    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3511916.2
[12/07 21:21:21    189s] OPERPROF: Starting RefinePlace at level 1, MEM:2671.5M, EPOCH TIME: 1733624481.434639
[12/07 21:21:21    189s] *** Starting refinePlace (0:03:10 mem=2671.5M) ***
[12/07 21:21:21    189s] Total net bbox length = 9.075e+05 (3.832e+05 5.243e+05) (ext = 1.718e+04)
[12/07 21:21:21    189s] 
[12/07 21:21:21    189s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:21    189s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:21:21    189s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:21    189s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:21    189s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2671.5M, EPOCH TIME: 1733624481.461120
[12/07 21:21:21    189s] Starting refinePlace ...
[12/07 21:21:21    189s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:21    189s] One DDP V2 for no tweak run.
[12/07 21:21:21    189s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:21    189s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2682.1M, EPOCH TIME: 1733624481.551323
[12/07 21:21:21    189s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:21:21    189s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2682.1M, EPOCH TIME: 1733624481.551418
[12/07 21:21:21    189s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.016, REAL:0.016, MEM:2682.1M, EPOCH TIME: 1733624481.567060
[12/07 21:21:21    189s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2682.1M, EPOCH TIME: 1733624481.567137
[12/07 21:21:21    189s] DDP markSite nrRow 831 nrJob 831
[12/07 21:21:21    189s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.017, REAL:0.018, MEM:2682.1M, EPOCH TIME: 1733624481.584653
[12/07 21:21:21    189s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.033, REAL:0.033, MEM:2682.1M, EPOCH TIME: 1733624481.584756
[12/07 21:21:21    189s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2682.1M, EPOCH TIME: 1733624481.596639
[12/07 21:21:21    189s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2682.1M, EPOCH TIME: 1733624481.596717
[12/07 21:21:21    189s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2682.1M, EPOCH TIME: 1733624481.597601
[12/07 21:21:21    189s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2682.1M, EPOCH TIME: 1733624481.597685
[12/07 21:21:21    190s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.097, REAL:0.098, MEM:2682.1M, EPOCH TIME: 1733624481.695221
[12/07 21:21:21    190s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:21:21    190s]  ** Cut row section real time 0:00:00.0.
[12/07 21:21:21    190s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.098, REAL:0.098, MEM:2682.1M, EPOCH TIME: 1733624481.695991
[12/07 21:21:21    190s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 21:21:21    190s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2682.1MB) @(0:03:10 - 0:03:10).
[12/07 21:21:21    190s] Move report: preRPlace moves 68 insts, mean move: 1.58 um, max move: 3.20 um 
[12/07 21:21:21    190s] 	Max move on inst (CTS_ccl_a_buf_00104): (1048.60, 259.40) --> (1045.40, 259.40)
[12/07 21:21:21    190s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
[12/07 21:21:21    190s] wireLenOptFixPriorityInst 3136 inst fixed
[12/07 21:21:21    190s] 
[12/07 21:21:21    190s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:21:22    190s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:21:22    190s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:21:22    190s] Move report: legalization moves 678 insts, mean move: 13.13 um, max move: 57.60 um spiral
[12/07 21:21:22    190s] 	Max move on inst (ys[2].xs[2].msg_txrx[33].south_tx): (1354.20, 1490.60) --> (1354.20, 1433.00)
[12/07 21:21:22    190s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[12/07 21:21:22    190s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.1, real=0:00:00.0)
[12/07 21:21:22    190s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2658.1MB) @(0:03:10 - 0:03:11).
[12/07 21:21:22    190s] Move report: Detail placement moves 740 insts, mean move: 12.17 um, max move: 57.60 um 
[12/07 21:21:22    190s] 	Max move on inst (ys[2].xs[2].msg_txrx[33].south_tx): (1354.20, 1490.60) --> (1354.20, 1433.00)
[12/07 21:21:22    190s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2658.1MB
[12/07 21:21:22    190s] Statistics of distance of Instance movement in refine placement:
[12/07 21:21:22    190s]   maximum (X+Y) =        57.60 um
[12/07 21:21:22    190s]   inst (ys[2].xs[2].msg_txrx[33].south_tx) with max move: (1354.2, 1490.6) -> (1354.2, 1433)
[12/07 21:21:22    190s]   mean    (X+Y) =        12.17 um
[12/07 21:21:22    190s] Summary Report:
[12/07 21:21:22    190s] Instances move: 740 (out of 6681 movable)
[12/07 21:21:22    190s] Instances flipped: 0
[12/07 21:21:22    190s] Mean displacement: 12.17 um
[12/07 21:21:22    190s] Max displacement: 57.60 um (Instance: ys[2].xs[2].msg_txrx[33].south_tx) (1354.2, 1490.6) -> (1354.2, 1433)
[12/07 21:21:22    190s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 21:21:22    190s] Total instances moved : 740
[12/07 21:21:22    190s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.815, REAL:0.808, MEM:2658.1M, EPOCH TIME: 1733624482.269241
[12/07 21:21:22    190s] Total net bbox length = 9.107e+05 (3.867e+05 5.240e+05) (ext = 1.712e+04)
[12/07 21:21:22    190s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2658.1MB
[12/07 21:21:22    190s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2658.1MB) @(0:03:10 - 0:03:11).
[12/07 21:21:22    190s] *** Finished refinePlace (0:03:11 mem=2658.1M) ***
[12/07 21:21:22    190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3511916.2
[12/07 21:21:22    190s] OPERPROF: Finished RefinePlace at level 1, CPU:0.844, REAL:0.837, MEM:2658.1M, EPOCH TIME: 1733624482.271535
[12/07 21:21:22    190s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2658.1M, EPOCH TIME: 1733624482.271571
[12/07 21:21:22    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8441).
[12/07 21:21:22    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    190s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.031, REAL:0.031, MEM:2646.1M, EPOCH TIME: 1733624482.302771
[12/07 21:21:22    190s]     ClockRefiner summary
[12/07 21:21:22    190s]     All clock instances: Moved 123, flipped 65 and cell swapped 0 (out of a total of 3255).
[12/07 21:21:22    190s]     The largest move was 15.4 um for ys[1].xs[2].torus_switch_xy/e_out_data_reg_reg[9].
[12/07 21:21:22    190s]     Non-sink clock instances: Moved 13, flipped 0 and cell swapped 0 (out of a total of 119).
[12/07 21:21:22    190s]     The largest move was 3.2 um for CTS_ccl_a_buf_00104.
[12/07 21:21:22    190s]     Clock sinks: Moved 110, flipped 65 and cell swapped 0 (out of a total of 3136).
[12/07 21:21:22    190s]     The largest move was 15.4 um for ys[1].xs[2].torus_switch_xy/e_out_data_reg_reg[9].
[12/07 21:21:22    190s]     Revert refine place priority changes on 0 instances.
[12/07 21:21:22    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:2646.1M, EPOCH TIME: 1733624482.307236
[12/07 21:21:22    190s] Processing tracks to init pin-track alignment.
[12/07 21:21:22    190s] z: 2, totalTracks: 1
[12/07 21:21:22    190s] z: 4, totalTracks: 1
[12/07 21:21:22    190s] z: 6, totalTracks: 1
[12/07 21:21:22    190s] z: 8, totalTracks: 1
[12/07 21:21:22    190s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:21:22    190s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:21:22    190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2646.1M, EPOCH TIME: 1733624482.315508
[12/07 21:21:22    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    190s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:21:22    190s] 
[12/07 21:21:22    190s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:22    190s] OPERPROF:     Starting CMU at level 3, MEM:2646.1M, EPOCH TIME: 1733624482.370879
[12/07 21:21:22    190s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.002, MEM:2646.1M, EPOCH TIME: 1733624482.372641
[12/07 21:21:22    190s] 
[12/07 21:21:22    190s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:21:22    190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.067, REAL:0.067, MEM:2646.1M, EPOCH TIME: 1733624482.382926
[12/07 21:21:22    190s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2646.1M, EPOCH TIME: 1733624482.382975
[12/07 21:21:22    190s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2662.1M, EPOCH TIME: 1733624482.383572
[12/07 21:21:22    190s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2662.1MB).
[12/07 21:21:22    190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.084, REAL:0.085, MEM:2662.1M, EPOCH TIME: 1733624482.392599
[12/07 21:21:22    190s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/07 21:21:22    190s]     Disconnecting clock tree from netlist...
[12/07 21:21:22    190s]     Disconnecting clock tree from netlist done.
[12/07 21:21:22    190s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/07 21:21:22    190s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2662.1M, EPOCH TIME: 1733624482.397363
[12/07 21:21:22    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    190s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.022, REAL:0.022, MEM:2662.1M, EPOCH TIME: 1733624482.419764
[12/07 21:21:22    190s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:22    190s]     Leaving CCOpt scope - Initializing placement interface...
[12/07 21:21:22    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:2662.1M, EPOCH TIME: 1733624482.420482
[12/07 21:21:22    190s] Processing tracks to init pin-track alignment.
[12/07 21:21:22    190s] z: 2, totalTracks: 1
[12/07 21:21:22    190s] z: 4, totalTracks: 1
[12/07 21:21:22    190s] z: 6, totalTracks: 1
[12/07 21:21:22    190s] z: 8, totalTracks: 1
[12/07 21:21:22    190s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:21:22    190s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:21:22    190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2662.1M, EPOCH TIME: 1733624482.429911
[12/07 21:21:22    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    190s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:21:22    190s] 
[12/07 21:21:22    190s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:22    190s] OPERPROF:     Starting CMU at level 3, MEM:2662.1M, EPOCH TIME: 1733624482.496019
[12/07 21:21:22    190s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2662.1M, EPOCH TIME: 1733624482.497119
[12/07 21:21:22    190s] 
[12/07 21:21:22    190s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:21:22    190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.077, REAL:0.077, MEM:2662.1M, EPOCH TIME: 1733624482.507378
[12/07 21:21:22    190s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2662.1M, EPOCH TIME: 1733624482.507429
[12/07 21:21:22    190s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2662.1M, EPOCH TIME: 1733624482.507805
[12/07 21:21:22    190s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2662.1MB).
[12/07 21:21:22    190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.096, MEM:2662.1M, EPOCH TIME: 1733624482.516607
[12/07 21:21:22    190s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:22    190s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:21:22    190s] End AAE Lib Interpolated Model. (MEM=2662.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:21:22    190s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:22    190s]     
[12/07 21:21:22    190s]     Clock tree legalization - Histogram:
[12/07 21:21:22    190s]     ====================================
[12/07 21:21:22    190s]     
[12/07 21:21:22    190s]     --------------------------------
[12/07 21:21:22    190s]     Movement (um)    Number of cells
[12/07 21:21:22    190s]     --------------------------------
[12/07 21:21:22    190s]     [0.6,1.25)              1
[12/07 21:21:22    190s]     [1.25,1.9)              1
[12/07 21:21:22    190s]     [1.9,2.55)             10
[12/07 21:21:22    190s]     [2.55,3.2)              1
[12/07 21:21:22    190s]     --------------------------------
[12/07 21:21:22    190s]     
[12/07 21:21:22    190s]     
[12/07 21:21:22    190s]     Clock tree legalization - Top 10 Movements:
[12/07 21:21:22    190s]     ===========================================
[12/07 21:21:22    190s]     
[12/07 21:21:22    190s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:21:22    190s]     Movement (um)    Desired                Achieved               Node
[12/07 21:21:22    190s]                      location               location               
[12/07 21:21:22    190s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:21:22    190s]          3.2         (1048.600,259.400)     (1045.400,259.400)     CTS_ccl_a_buf_00104 (a lib_cell CKBD4) at (1045.400,259.400), in power domain auto-default
[12/07 21:21:22    190s]          2.4         (1328.400,259.400)     (1326.000,259.400)     CTS_ccl_a_buf_00095 (a lib_cell CKBD4) at (1326.000,259.400), in power domain auto-default
[12/07 21:21:22    190s]          2.4         (1294.000,1388.000)    (1291.600,1388.000)    CTS_ccl_a_buf_00087 (a lib_cell CKBD4) at (1291.600,1388.000), in power domain auto-default
[12/07 21:21:22    190s]          2.4         (578.600,1361.000)     (576.200,1361.000)     CTS_ccl_a_buf_00086 (a lib_cell CKBD4) at (576.200,1361.000), in power domain auto-default
[12/07 21:21:22    190s]          2.4         (540.400,246.800)      (538.000,246.800)      CTS_ccl_a_buf_00105 (a lib_cell CKBD4) at (538.000,246.800), in power domain auto-default
[12/07 21:21:22    190s]          2.4         (810.000,273.800)      (807.600,273.800)      CTS_ccl_buf_00111 (a lib_cell CKBD4) at (807.600,273.800), in power domain auto-default
[12/07 21:21:22    190s]          2.4         (810.000,273.800)      (812.400,273.800)      CTS_ccl_buf_00114 (a lib_cell CKBD4) at (812.400,273.800), in power domain auto-default
[12/07 21:21:22    190s]          2.4         (1081.800,821.000)     (1079.400,821.000)     CTS_ccl_buf_00112 (a lib_cell CKBD4) at (1079.400,821.000), in power domain auto-default
[12/07 21:21:22    190s]          2.4         (448.200,810.200)      (445.800,810.200)      CTS_ccl_buf_00113 (a lib_cell CKBD4) at (445.800,810.200), in power domain auto-default
[12/07 21:21:22    190s]          2.4         (959.400,423.200)      (957.000,423.200)      CTS_ccl_buf_00119 (a lib_cell CKBD4) at (957.000,423.200), in power domain auto-default
[12/07 21:21:22    190s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:21:22    190s]     
[12/07 21:21:22    190s]     Legalizing clock trees done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/07 21:21:22    190s]     Clock DAG stats after 'Clustering':
[12/07 21:21:22    190s]       cell counts      : b=119, i=0, icg=0, dcg=0, l=0, total=119
[12/07 21:21:22    190s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:22    190s]       misc counts      : r=1, pp=0
[12/07 21:21:22    190s]       cell areas       : b=385.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=385.560um^2
[12/07 21:21:22    190s]       cell capacitance : b=0.217pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.217pF
[12/07 21:21:22    190s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:22    190s]       wire capacitance : top=0.000pF, trunk=0.983pF, leaf=1.962pF, total=2.945pF
[12/07 21:21:22    190s]       wire lengths     : top=0.000um, trunk=8995.600um, leaf=15298.773um, total=24294.373um
[12/07 21:21:22    190s]       hp wire lengths  : top=0.000um, trunk=8083.000um, leaf=8528.400um, total=16611.400um
[12/07 21:21:22    190s]     Clock DAG net violations after 'Clustering':
[12/07 21:21:22    190s]       Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
[12/07 21:21:22    190s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/07 21:21:22    190s]       Trunk : target=0.133ns count=39 avg=0.069ns sd=0.015ns min=0.020ns max=0.096ns {30 <= 0.080ns, 9 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/07 21:21:22    190s]       Leaf  : target=0.133ns count=81 avg=0.113ns sd=0.013ns min=0.073ns max=0.134ns {1 <= 0.080ns, 24 <= 0.106ns, 30 <= 0.120ns, 14 <= 0.126ns, 11 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:22    190s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/07 21:21:22    190s]        Bufs: CKBD4: 119 
[12/07 21:21:22    190s]     Clock DAG hash after 'Clustering': 14115536726514467575 6574730783780878094
[12/07 21:21:22    190s]     CTS services accumulated run-time stats after 'Clustering':
[12/07 21:21:22    190s]       delay calculator: calls=9648, total_wall_time=0.254s, mean_wall_time=0.026ms
[12/07 21:21:22    190s]       legalizer: calls=2265, total_wall_time=0.036s, mean_wall_time=0.016ms
[12/07 21:21:22    190s]       steiner router: calls=7032, total_wall_time=0.384s, mean_wall_time=0.055ms
[12/07 21:21:22    191s]     Primary reporting skew groups after 'Clustering':
[12/07 21:21:22    191s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.491, max=0.615, avg=0.558, sd=0.036], skew [0.124 vs 0.058*], 61.7% {0.551, 0.610} (wid=0.042 ws=0.033) (gid=0.582 gs=0.105)
[12/07 21:21:22    191s]           min path sink: ys[0].xs[2].torus_switch_xy/s_out_x_reg_reg[1]/CP
[12/07 21:21:22    191s]           max path sink: ys[3].xs[3].torus_switch_xy/e_out_data_reg_reg[7]/CP
[12/07 21:21:22    191s]     Skew group summary after 'Clustering':
[12/07 21:21:22    191s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.491, max=0.615, avg=0.558, sd=0.036], skew [0.124 vs 0.058*], 61.7% {0.551, 0.610} (wid=0.042 ws=0.033) (gid=0.582 gs=0.105)
[12/07 21:21:22    191s]     Legalizer API calls during this step: 2265 succeeded with high effort: 2265 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:22    191s]   Clustering done. (took cpu=0:00:03.8 real=0:00:03.8)
[12/07 21:21:22    191s]   
[12/07 21:21:22    191s]   Post-Clustering Statistics Report
[12/07 21:21:22    191s]   =================================
[12/07 21:21:22    191s]   
[12/07 21:21:22    191s]   Fanout Statistics:
[12/07 21:21:22    191s]   
[12/07 21:21:22    191s]   ----------------------------------------------------------------------------------------------------------------
[12/07 21:21:22    191s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/07 21:21:22    191s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/07 21:21:22    191s]   ----------------------------------------------------------------------------------------------------------------
[12/07 21:21:22    191s]   Trunk        40       3.000       1         6        1.754      {24 <= 2, 16 <= 6}
[12/07 21:21:22    191s]   Leaf         81      38.716      26        52        5.400      {7 <= 31, 27 <= 37, 32 <= 43, 14 <= 49, 1 <= 55}
[12/07 21:21:22    191s]   ----------------------------------------------------------------------------------------------------------------
[12/07 21:21:22    191s]   
[12/07 21:21:22    191s]   Clustering Failure Statistics:
[12/07 21:21:22    191s]   
[12/07 21:21:22    191s]   -------------------------------------------------------------------------
[12/07 21:21:22    191s]   Net Type    Clusters    Clusters    Capacitance    Net Skew    Transition
[12/07 21:21:22    191s]               Tried       Failed      Failures       Failures    Failures
[12/07 21:21:22    191s]   -------------------------------------------------------------------------
[12/07 21:21:22    191s]   Trunk          487        136            9            36          136
[12/07 21:21:22    191s]   Leaf          2722        306            0             0          306
[12/07 21:21:22    191s]   -------------------------------------------------------------------------
[12/07 21:21:22    191s]   
[12/07 21:21:22    191s]   Clustering Partition Statistics:
[12/07 21:21:22    191s]   
[12/07 21:21:22    191s]   --------------------------------------------------------------------------------------
[12/07 21:21:22    191s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[12/07 21:21:22    191s]               Fraction    Fraction    Count        Size        Size    Size    Size
[12/07 21:21:22    191s]   --------------------------------------------------------------------------------------
[12/07 21:21:22    191s]   Trunk        0.000       1.000          6          19.500       3      81     30.507
[12/07 21:21:22    191s]   Leaf         0.000       1.000          1        3136.000    3136    3136      0.000
[12/07 21:21:22    191s]   --------------------------------------------------------------------------------------
[12/07 21:21:22    191s]   
[12/07 21:21:22    191s]   Longest 5 runtime clustering solutions:
[12/07 21:21:22    191s]   
[12/07 21:21:22    191s]   ----------------------------------------------------------------------------------
[12/07 21:21:22    191s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree     Driver
[12/07 21:21:22    191s]   ----------------------------------------------------------------------------------
[12/07 21:21:22    191s]     2.298       3136        0                  0          ideal_clock    ideal_clock
[12/07 21:21:22    191s]   ----------------------------------------------------------------------------------
[12/07 21:21:22    191s]   
[12/07 21:21:22    191s]   Bottom-up runtime statistics:
[12/07 21:21:22    191s]   
[12/07 21:21:22    191s]   --------------------------------------------
[12/07 21:21:22    191s]   Mean     Min      Max      Std. Dev    Count
[12/07 21:21:22    191s]   --------------------------------------------
[12/07 21:21:22    191s]   2.298    2.298    2.298     0.000         1
[12/07 21:21:22    191s]   --------------------------------------------
[12/07 21:21:22    191s]   
[12/07 21:21:22    191s]   
[12/07 21:21:22    191s]   Looking for fanout violations...
[12/07 21:21:22    191s]   Looking for fanout violations done.
[12/07 21:21:22    191s]   CongRepair After Initial Clustering...
[12/07 21:21:22    191s]   Reset timing graph...
[12/07 21:21:22    191s] Ignoring AAE DB Resetting ...
[12/07 21:21:22    191s]   Reset timing graph done.
[12/07 21:21:22    191s]   Leaving CCOpt scope - Early Global Route...
[12/07 21:21:22    191s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2700.3M, EPOCH TIME: 1733624482.755390
[12/07 21:21:22    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3136).
[12/07 21:21:22    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    191s] All LLGs are deleted
[12/07 21:21:22    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:22    191s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2700.3M, EPOCH TIME: 1733624482.783128
[12/07 21:21:22    191s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2669.8M, EPOCH TIME: 1733624482.783735
[12/07 21:21:22    191s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.031, REAL:0.031, MEM:2631.8M, EPOCH TIME: 1733624482.786580
[12/07 21:21:22    191s]   Clock implementation routing...
[12/07 21:21:22    191s] Net route status summary:
[12/07 21:21:22    191s]   Clock:       120 (unrouted=120, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:21:22    191s]   Non-clock: 16783 (unrouted=9614, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9613, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:21:22    191s]     Routing using eGR only...
[12/07 21:21:22    191s]       Early Global Route - eGR only step...
[12/07 21:21:22    191s] (ccopt eGR): There are 120 nets to be routed. 0 nets have skip routing designation.
[12/07 21:21:22    191s] (ccopt eGR): There are 120 nets for routing of which 120 have one or more fixed wires.
[12/07 21:21:22    191s] (ccopt eGR): Start to route 120 all nets
[12/07 21:21:22    191s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2631.82 MB )
[12/07 21:21:22    191s] (I)      ==================== Layers =====================
[12/07 21:21:22    191s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:22    191s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:21:22    191s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:22    191s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:21:22    191s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:21:22    191s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:21:22    191s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:21:22    191s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:21:22    191s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:21:22    191s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:21:22    191s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:21:22    191s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:21:22    191s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:21:22    191s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:21:22    191s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:21:22    191s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:21:22    191s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:21:22    191s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:21:22    191s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:21:22    191s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:21:22    191s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:21:22    191s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:21:22    191s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:21:22    191s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:22    191s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:21:22    191s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:21:22    191s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:22    191s] (I)      Started Import and model ( Curr Mem: 2631.82 MB )
[12/07 21:21:22    191s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:23    191s] (I)      == Non-default Options ==
[12/07 21:21:23    191s] (I)      Clean congestion better                            : true
[12/07 21:21:23    191s] (I)      Estimate vias on DPT layer                         : true
[12/07 21:21:23    191s] (I)      Clean congestion layer assignment rounds           : 3
[12/07 21:21:23    191s] (I)      Layer constraints as soft constraints              : true
[12/07 21:21:23    191s] (I)      Soft top layer                                     : true
[12/07 21:21:23    191s] (I)      Skip prospective layer relax nets                  : true
[12/07 21:21:23    191s] (I)      Better NDR handling                                : true
[12/07 21:21:23    191s] (I)      Improved NDR modeling in LA                        : true
[12/07 21:21:23    191s] (I)      Routing cost fix for NDR handling                  : true
[12/07 21:21:23    191s] (I)      Block tracks for preroutes                         : true
[12/07 21:21:23    191s] (I)      Assign IRoute by net group key                     : true
[12/07 21:21:23    191s] (I)      Block unroutable channels                          : true
[12/07 21:21:23    191s] (I)      Block unroutable channels 3D                       : true
[12/07 21:21:23    191s] (I)      Bound layer relaxed segment wl                     : true
[12/07 21:21:23    191s] (I)      Blocked pin reach length threshold                 : 2
[12/07 21:21:23    191s] (I)      Check blockage within NDR space in TA              : true
[12/07 21:21:23    191s] (I)      Skip must join for term with via pillar            : true
[12/07 21:21:23    191s] (I)      Model find APA for IO pin                          : true
[12/07 21:21:23    191s] (I)      On pin location for off pin term                   : true
[12/07 21:21:23    191s] (I)      Handle EOL spacing                                 : true
[12/07 21:21:23    191s] (I)      Merge PG vias by gap                               : true
[12/07 21:21:23    191s] (I)      Maximum routing layer                              : 10
[12/07 21:21:23    191s] (I)      Route selected nets only                           : true
[12/07 21:21:23    191s] (I)      Refine MST                                         : true
[12/07 21:21:23    191s] (I)      Honor PRL                                          : true
[12/07 21:21:23    191s] (I)      Strong congestion aware                            : true
[12/07 21:21:23    191s] (I)      Improved initial location for IRoutes              : true
[12/07 21:21:23    191s] (I)      Multi panel TA                                     : true
[12/07 21:21:23    191s] (I)      Penalize wire overlap                              : true
[12/07 21:21:23    191s] (I)      Expand small instance blockage                     : true
[12/07 21:21:23    191s] (I)      Reduce via in TA                                   : true
[12/07 21:21:23    191s] (I)      SS-aware routing                                   : true
[12/07 21:21:23    191s] (I)      Improve tree edge sharing                          : true
[12/07 21:21:23    191s] (I)      Improve 2D via estimation                          : true
[12/07 21:21:23    191s] (I)      Refine Steiner tree                                : true
[12/07 21:21:23    191s] (I)      Build spine tree                                   : true
[12/07 21:21:23    191s] (I)      Model pass through capacity                        : true
[12/07 21:21:23    191s] (I)      Extend blockages by a half GCell                   : true
[12/07 21:21:23    191s] (I)      Consider pin shapes                                : true
[12/07 21:21:23    191s] (I)      Consider pin shapes for all nodes                  : true
[12/07 21:21:23    191s] (I)      Consider NR APA                                    : true
[12/07 21:21:23    191s] (I)      Consider IO pin shape                              : true
[12/07 21:21:23    191s] (I)      Fix pin connection bug                             : true
[12/07 21:21:23    191s] (I)      Consider layer RC for local wires                  : true
[12/07 21:21:23    191s] (I)      Route to clock mesh pin                            : true
[12/07 21:21:23    191s] (I)      LA-aware pin escape length                         : 2
[12/07 21:21:23    191s] (I)      Connect multiple ports                             : true
[12/07 21:21:23    191s] (I)      Split for must join                                : true
[12/07 21:21:23    191s] (I)      Number of threads                                  : 1
[12/07 21:21:23    191s] (I)      Routing effort level                               : 10000
[12/07 21:21:23    191s] (I)      Prefer layer length threshold                      : 8
[12/07 21:21:23    191s] (I)      Overflow penalty cost                              : 10
[12/07 21:21:23    191s] (I)      A-star cost                                        : 0.300000
[12/07 21:21:23    191s] (I)      Misalignment cost                                  : 10.000000
[12/07 21:21:23    191s] (I)      Threshold for short IRoute                         : 6
[12/07 21:21:23    191s] (I)      Via cost during post routing                       : 1.000000
[12/07 21:21:23    191s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/07 21:21:23    191s] (I)      Source-to-sink ratio                               : 0.300000
[12/07 21:21:23    191s] (I)      Scenic ratio bound                                 : 3.000000
[12/07 21:21:23    191s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/07 21:21:23    191s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/07 21:21:23    191s] (I)      PG-aware similar topology routing                  : true
[12/07 21:21:23    191s] (I)      Maze routing via cost fix                          : true
[12/07 21:21:23    191s] (I)      Apply PRL on PG terms                              : true
[12/07 21:21:23    191s] (I)      Apply PRL on obs objects                           : true
[12/07 21:21:23    191s] (I)      Handle range-type spacing rules                    : true
[12/07 21:21:23    191s] (I)      PG gap threshold multiplier                        : 10.000000
[12/07 21:21:23    191s] (I)      Parallel spacing query fix                         : true
[12/07 21:21:23    191s] (I)      Force source to root IR                            : true
[12/07 21:21:23    191s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/07 21:21:23    191s] (I)      Do not relax to DPT layer                          : true
[12/07 21:21:23    191s] (I)      No DPT in post routing                             : true
[12/07 21:21:23    191s] (I)      Modeling PG via merging fix                        : true
[12/07 21:21:23    191s] (I)      Shield aware TA                                    : true
[12/07 21:21:23    191s] (I)      Strong shield aware TA                             : true
[12/07 21:21:23    191s] (I)      Overflow calculation fix in LA                     : true
[12/07 21:21:23    191s] (I)      Post routing fix                                   : true
[12/07 21:21:23    191s] (I)      Strong post routing                                : true
[12/07 21:21:23    191s] (I)      NDR via pillar fix                                 : true
[12/07 21:21:23    191s] (I)      Violation on path threshold                        : 1
[12/07 21:21:23    191s] (I)      Pass through capacity modeling                     : true
[12/07 21:21:23    191s] (I)      Select the non-relaxed segments in post routing stage : true
[12/07 21:21:23    191s] (I)      Select term pin box for io pin                     : true
[12/07 21:21:23    191s] (I)      Penalize NDR sharing                               : true
[12/07 21:21:23    191s] (I)      Enable special modeling                            : false
[12/07 21:21:23    191s] (I)      Keep fixed segments                                : true
[12/07 21:21:23    191s] (I)      Reorder net groups by key                          : true
[12/07 21:21:23    191s] (I)      Increase net scenic ratio                          : true
[12/07 21:21:23    191s] (I)      Method to set GCell size                           : row
[12/07 21:21:23    191s] (I)      Connect multiple ports and must join fix           : true
[12/07 21:21:23    191s] (I)      Avoid high resistance layers                       : true
[12/07 21:21:23    191s] (I)      Model find APA for IO pin fix                      : true
[12/07 21:21:23    191s] (I)      Avoid connecting non-metal layers                  : true
[12/07 21:21:23    191s] (I)      Use track pitch for NDR                            : true
[12/07 21:21:23    191s] (I)      Enable layer relax to lower layer                  : true
[12/07 21:21:23    191s] (I)      Enable layer relax to upper layer                  : true
[12/07 21:21:23    191s] (I)      Top layer relaxation fix                           : true
[12/07 21:21:23    191s] (I)      Handle non-default track width                     : false
[12/07 21:21:23    191s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:21:23    191s] (I)      Use row-based GCell size
[12/07 21:21:23    191s] (I)      Use row-based GCell align
[12/07 21:21:23    191s] (I)      layer 0 area = 168000
[12/07 21:21:23    191s] (I)      layer 1 area = 208000
[12/07 21:21:23    191s] (I)      layer 2 area = 208000
[12/07 21:21:23    191s] (I)      layer 3 area = 208000
[12/07 21:21:23    191s] (I)      layer 4 area = 208000
[12/07 21:21:23    191s] (I)      layer 5 area = 208000
[12/07 21:21:23    191s] (I)      layer 6 area = 208000
[12/07 21:21:23    191s] (I)      layer 7 area = 2259999
[12/07 21:21:23    191s] (I)      layer 8 area = 2259999
[12/07 21:21:23    191s] (I)      layer 9 area = 0
[12/07 21:21:23    191s] (I)      GCell unit size   : 3600
[12/07 21:21:23    191s] (I)      GCell multiplier  : 1
[12/07 21:21:23    191s] (I)      GCell row height  : 3600
[12/07 21:21:23    191s] (I)      Actual row height : 3600
[12/07 21:21:23    191s] (I)      GCell align ref   : 4000 4000
[12/07 21:21:23    191s] [NR-eGR] Track table information for default rule: 
[12/07 21:21:23    191s] [NR-eGR] M1 has single uniform track structure
[12/07 21:21:23    191s] [NR-eGR] M2 has single uniform track structure
[12/07 21:21:23    191s] [NR-eGR] M3 has single uniform track structure
[12/07 21:21:23    191s] [NR-eGR] M4 has single uniform track structure
[12/07 21:21:23    191s] [NR-eGR] M5 has single uniform track structure
[12/07 21:21:23    191s] [NR-eGR] M6 has single uniform track structure
[12/07 21:21:23    191s] [NR-eGR] M7 has single uniform track structure
[12/07 21:21:23    191s] [NR-eGR] M8 has single uniform track structure
[12/07 21:21:23    191s] [NR-eGR] M9 has single uniform track structure
[12/07 21:21:23    191s] [NR-eGR] AP has single uniform track structure
[12/07 21:21:23    191s] (I)      ================== Default via ==================
[12/07 21:21:23    191s] (I)      +---+--------------------+----------------------+
[12/07 21:21:23    191s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:21:23    191s] (I)      +---+--------------------+----------------------+
[12/07 21:21:23    191s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:21:23    191s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:21:23    191s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:21:23    191s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:21:23    191s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:21:23    191s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:21:23    191s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:21:23    191s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:21:23    191s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:21:23    191s] (I)      +---+--------------------+----------------------+
[12/07 21:21:23    191s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:21:23    191s] [NR-eGR] Read 2209622 PG shapes
[12/07 21:21:23    191s] [NR-eGR] Read 0 clock shapes
[12/07 21:21:23    191s] [NR-eGR] Read 0 other shapes
[12/07 21:21:23    191s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:21:23    191s] [NR-eGR] #Instance Blockages : 3552
[12/07 21:21:23    191s] [NR-eGR] #PG Blockages       : 2209622
[12/07 21:21:23    191s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:21:23    191s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:21:23    191s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:21:23    191s] [NR-eGR] #Other Blockages    : 0
[12/07 21:21:23    191s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:21:23    191s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:21:23    191s] [NR-eGR] Read 7289 nets ( ignored 7169 )
[12/07 21:21:23    191s] [NR-eGR] Connected 0 must-join pins/ports
[12/07 21:21:23    191s] (I)      early_global_route_priority property id does not exist.
[12/07 21:21:23    191s] (I)      Read Num Blocks=2217828  Num Prerouted Wires=0  Num CS=0
[12/07 21:21:23    191s] (I)      Layer 1 (V) : #blockages 4449 : #preroutes 0
[12/07 21:21:23    192s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/07 21:21:23    192s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/07 21:21:23    192s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/07 21:21:24    192s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/07 21:21:24    192s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:21:24    192s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:21:24    192s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:21:24    192s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:21:24    192s] (I)      Moved 0 terms for better access 
[12/07 21:21:24    192s] (I)      Number of ignored nets                =      0
[12/07 21:21:24    192s] (I)      Number of connected nets              =      0
[12/07 21:21:24    192s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:21:24    192s] (I)      Number of clock nets                  =    120.  Ignored: No
[12/07 21:21:24    192s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:21:24    192s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:21:24    192s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:21:24    192s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:21:24    192s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:21:24    192s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:21:24    192s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:21:24    192s] [NR-eGR] There are 120 clock nets ( 120 with NDR ).
[12/07 21:21:24    192s] (I)      Ndr track 0 does not exist
[12/07 21:21:24    192s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:21:24    192s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:21:24    192s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:21:24    192s] (I)      Site width          :   400  (dbu)
[12/07 21:21:24    192s] (I)      Row height          :  3600  (dbu)
[12/07 21:21:24    192s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:21:24    192s] (I)      GCell width         :  3600  (dbu)
[12/07 21:21:24    192s] (I)      GCell height        :  3600  (dbu)
[12/07 21:21:24    192s] (I)      Grid                :   834   834    10
[12/07 21:21:24    192s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:21:24    192s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:21:24    192s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:21:24    192s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:21:24    192s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:21:24    192s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:21:24    192s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:21:24    192s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:21:24    192s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:21:24    192s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:21:24    192s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:21:24    192s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:21:24    192s] (I)      --------------------------------------------------------
[12/07 21:21:24    192s] 
[12/07 21:21:24    192s] [NR-eGR] ============ Routing rule table ============
[12/07 21:21:24    192s] [NR-eGR] Rule id: 0  Nets: 120
[12/07 21:21:24    192s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 21:21:24    192s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:21:24    192s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/07 21:21:24    192s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/07 21:21:24    192s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:21:24    192s] [NR-eGR] ========================================
[12/07 21:21:24    192s] [NR-eGR] 
[12/07 21:21:24    192s] (I)      =============== Blocked Tracks ===============
[12/07 21:21:24    192s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:24    192s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:21:24    192s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:24    192s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:21:24    192s] (I)      |     2 | 6255000 |  1799252 |        28.77% |
[12/07 21:21:24    192s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/07 21:21:24    192s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:21:24    192s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/07 21:21:24    192s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/07 21:21:24    192s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:21:24    192s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:21:24    192s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:21:24    192s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:21:24    192s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:24    192s] (I)      Finished Import and model ( CPU: 1.22 sec, Real: 1.23 sec, Curr Mem: 2774.04 MB )
[12/07 21:21:24    192s] (I)      Reset routing kernel
[12/07 21:21:24    192s] (I)      Started Global Routing ( Curr Mem: 2774.04 MB )
[12/07 21:21:24    192s] (I)      totalPins=3374  totalGlobalPin=3303 (97.90%)
[12/07 21:21:24    192s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/07 21:21:24    192s] [NR-eGR] Layer group 1: route 120 net(s) in layer range [3, 4]
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1a Route ============
[12/07 21:21:24    192s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:21:24    192s] (I)      Usage: 13366 = (6216 H, 7150 V) = (0.15% H, 0.16% V) = (1.119e+04um H, 1.287e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1b Route ============
[12/07 21:21:24    192s] (I)      Usage: 13366 = (6216 H, 7150 V) = (0.15% H, 0.16% V) = (1.119e+04um H, 1.287e+04um V)
[12/07 21:21:24    192s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.405880e+04um
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1c Route ============
[12/07 21:21:24    192s] (I)      Level2 Grid: 167 x 167
[12/07 21:21:24    192s] (I)      Usage: 13366 = (6216 H, 7150 V) = (0.15% H, 0.16% V) = (1.119e+04um H, 1.287e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1d Route ============
[12/07 21:21:24    192s] (I)      Usage: 13375 = (6219 H, 7156 V) = (0.15% H, 0.16% V) = (1.119e+04um H, 1.288e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1e Route ============
[12/07 21:21:24    192s] (I)      Usage: 13375 = (6219 H, 7156 V) = (0.15% H, 0.16% V) = (1.119e+04um H, 1.288e+04um V)
[12/07 21:21:24    192s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.407500e+04um
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1f Route ============
[12/07 21:21:24    192s] (I)      Usage: 13375 = (6219 H, 7156 V) = (0.15% H, 0.16% V) = (1.119e+04um H, 1.288e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1g Route ============
[12/07 21:21:24    192s] (I)      Usage: 13282 = (6167 H, 7115 V) = (0.15% H, 0.16% V) = (1.110e+04um H, 1.281e+04um V)
[12/07 21:21:24    192s] (I)      #Nets         : 120
[12/07 21:21:24    192s] (I)      #Relaxed nets : 14
[12/07 21:21:24    192s] (I)      Wire length   : 11831
[12/07 21:21:24    192s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 6]
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1h Route ============
[12/07 21:21:24    192s] (I)      Usage: 13288 = (6171 H, 7117 V) = (0.15% H, 0.16% V) = (1.111e+04um H, 1.281e+04um V)
[12/07 21:21:24    192s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/07 21:21:24    192s] [NR-eGR] Layer group 2: route 14 net(s) in layer range [3, 6]
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1a Route ============
[12/07 21:21:24    192s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:21:24    192s] (I)      Usage: 14818 = (6861 H, 7957 V) = (0.11% H, 0.11% V) = (1.235e+04um H, 1.432e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1b Route ============
[12/07 21:21:24    192s] (I)      Usage: 14818 = (6861 H, 7957 V) = (0.11% H, 0.11% V) = (1.235e+04um H, 1.432e+04um V)
[12/07 21:21:24    192s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.667240e+04um
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1c Route ============
[12/07 21:21:24    192s] (I)      Level2 Grid: 167 x 167
[12/07 21:21:24    192s] (I)      Usage: 14818 = (6861 H, 7957 V) = (0.11% H, 0.11% V) = (1.235e+04um H, 1.432e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1d Route ============
[12/07 21:21:24    192s] (I)      Usage: 14819 = (6862 H, 7957 V) = (0.11% H, 0.11% V) = (1.235e+04um H, 1.432e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1e Route ============
[12/07 21:21:24    192s] (I)      Usage: 14819 = (6862 H, 7957 V) = (0.11% H, 0.11% V) = (1.235e+04um H, 1.432e+04um V)
[12/07 21:21:24    192s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.667420e+04um
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1f Route ============
[12/07 21:21:24    192s] (I)      Usage: 14819 = (6862 H, 7957 V) = (0.11% H, 0.11% V) = (1.235e+04um H, 1.432e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1g Route ============
[12/07 21:21:24    192s] (I)      Usage: 14739 = (6821 H, 7918 V) = (0.11% H, 0.11% V) = (1.228e+04um H, 1.425e+04um V)
[12/07 21:21:24    192s] (I)      #Nets         : 14
[12/07 21:21:24    192s] (I)      #Relaxed nets : 14
[12/07 21:21:24    192s] (I)      Wire length   : 0
[12/07 21:21:24    192s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 8]
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1h Route ============
[12/07 21:21:24    192s] (I)      Usage: 14739 = (6821 H, 7918 V) = (0.11% H, 0.11% V) = (1.228e+04um H, 1.425e+04um V)
[12/07 21:21:24    192s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/07 21:21:24    192s] [NR-eGR] Layer group 3: route 14 net(s) in layer range [3, 8]
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1a Route ============
[12/07 21:21:24    192s] (I)      Usage: 16269 = (7511 H, 8758 V) = (0.06% H, 0.10% V) = (1.352e+04um H, 1.576e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1b Route ============
[12/07 21:21:24    192s] (I)      Usage: 16269 = (7511 H, 8758 V) = (0.06% H, 0.10% V) = (1.352e+04um H, 1.576e+04um V)
[12/07 21:21:24    192s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.928420e+04um
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1c Route ============
[12/07 21:21:24    192s] (I)      Usage: 16269 = (7511 H, 8758 V) = (0.06% H, 0.10% V) = (1.352e+04um H, 1.576e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1d Route ============
[12/07 21:21:24    192s] (I)      Usage: 16269 = (7511 H, 8758 V) = (0.06% H, 0.10% V) = (1.352e+04um H, 1.576e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1e Route ============
[12/07 21:21:24    192s] (I)      Usage: 16269 = (7511 H, 8758 V) = (0.06% H, 0.10% V) = (1.352e+04um H, 1.576e+04um V)
[12/07 21:21:24    192s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.928420e+04um
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1f Route ============
[12/07 21:21:24    192s] (I)      Usage: 16269 = (7511 H, 8758 V) = (0.06% H, 0.10% V) = (1.352e+04um H, 1.576e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1g Route ============
[12/07 21:21:24    192s] (I)      Usage: 16201 = (7480 H, 8721 V) = (0.06% H, 0.10% V) = (1.346e+04um H, 1.570e+04um V)
[12/07 21:21:24    192s] (I)      #Nets         : 14
[12/07 21:21:24    192s] (I)      #Relaxed nets : 13
[12/07 21:21:24    192s] (I)      Wire length   : 118
[12/07 21:21:24    192s] [NR-eGR] Create a new net group with 13 nets and layer range [3, 10]
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1h Route ============
[12/07 21:21:24    192s] (I)      Usage: 16201 = (7480 H, 8721 V) = (0.06% H, 0.10% V) = (1.346e+04um H, 1.570e+04um V)
[12/07 21:21:24    192s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/07 21:21:24    192s] [NR-eGR] Layer group 4: route 13 net(s) in layer range [3, 10]
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1a Route ============
[12/07 21:21:24    192s] (I)      Usage: 17613 = (8104 H, 9509 V) = (0.06% H, 0.10% V) = (1.459e+04um H, 1.712e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1b Route ============
[12/07 21:21:24    192s] (I)      Usage: 17613 = (8104 H, 9509 V) = (0.06% H, 0.10% V) = (1.459e+04um H, 1.712e+04um V)
[12/07 21:21:24    192s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.170340e+04um
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1c Route ============
[12/07 21:21:24    192s] (I)      Usage: 17613 = (8104 H, 9509 V) = (0.06% H, 0.10% V) = (1.459e+04um H, 1.712e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1d Route ============
[12/07 21:21:24    192s] (I)      Usage: 17613 = (8104 H, 9509 V) = (0.06% H, 0.10% V) = (1.459e+04um H, 1.712e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1e Route ============
[12/07 21:21:24    192s] (I)      Usage: 17613 = (8104 H, 9509 V) = (0.06% H, 0.10% V) = (1.459e+04um H, 1.712e+04um V)
[12/07 21:21:24    192s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.170340e+04um
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1f Route ============
[12/07 21:21:24    192s] (I)      Usage: 17613 = (8104 H, 9509 V) = (0.06% H, 0.10% V) = (1.459e+04um H, 1.712e+04um V)
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1g Route ============
[12/07 21:21:24    192s] (I)      Usage: 17545 = (8072 H, 9473 V) = (0.06% H, 0.10% V) = (1.453e+04um H, 1.705e+04um V)
[12/07 21:21:24    192s] (I)      #Nets         : 13
[12/07 21:21:24    192s] (I)      #Relaxed nets : 13
[12/07 21:21:24    192s] (I)      Wire length   : 0
[12/07 21:21:24    192s] [NR-eGR] Create a new net group with 13 nets and layer range [2, 10]
[12/07 21:21:24    192s] (I)      
[12/07 21:21:24    192s] (I)      ============  Phase 1h Route ============
[12/07 21:21:24    192s] (I)      Usage: 17545 = (8072 H, 9473 V) = (0.06% H, 0.10% V) = (1.453e+04um H, 1.705e+04um V)
[12/07 21:21:24    193s] (I)      total 2D Cap : 27657313 = (13910794 H, 13746519 V)
[12/07 21:21:24    193s] [NR-eGR] Layer group 5: route 13 net(s) in layer range [2, 10]
[12/07 21:21:24    193s] (I)      
[12/07 21:21:24    193s] (I)      ============  Phase 1a Route ============
[12/07 21:21:24    193s] (I)      Usage: 20321 = (9301 H, 11020 V) = (0.07% H, 0.08% V) = (1.674e+04um H, 1.984e+04um V)
[12/07 21:21:24    193s] (I)      
[12/07 21:21:24    193s] (I)      ============  Phase 1b Route ============
[12/07 21:21:24    193s] (I)      Usage: 20321 = (9301 H, 11020 V) = (0.07% H, 0.08% V) = (1.674e+04um H, 1.984e+04um V)
[12/07 21:21:24    193s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.657780e+04um
[12/07 21:21:24    193s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:21:24    193s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:21:24    193s] (I)      
[12/07 21:21:24    193s] (I)      ============  Phase 1c Route ============
[12/07 21:21:24    193s] (I)      Usage: 20321 = (9301 H, 11020 V) = (0.07% H, 0.08% V) = (1.674e+04um H, 1.984e+04um V)
[12/07 21:21:24    193s] (I)      
[12/07 21:21:24    193s] (I)      ============  Phase 1d Route ============
[12/07 21:21:24    193s] (I)      Usage: 20321 = (9301 H, 11020 V) = (0.07% H, 0.08% V) = (1.674e+04um H, 1.984e+04um V)
[12/07 21:21:24    193s] (I)      
[12/07 21:21:24    193s] (I)      ============  Phase 1e Route ============
[12/07 21:21:24    193s] (I)      Usage: 20321 = (9301 H, 11020 V) = (0.07% H, 0.08% V) = (1.674e+04um H, 1.984e+04um V)
[12/07 21:21:24    193s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.657780e+04um
[12/07 21:21:24    193s] (I)      
[12/07 21:21:24    193s] (I)      ============  Phase 1f Route ============
[12/07 21:21:24    193s] (I)      Usage: 20321 = (9301 H, 11020 V) = (0.07% H, 0.08% V) = (1.674e+04um H, 1.984e+04um V)
[12/07 21:21:24    193s] (I)      
[12/07 21:21:24    193s] (I)      ============  Phase 1g Route ============
[12/07 21:21:24    193s] (I)      Usage: 20314 = (9290 H, 11024 V) = (0.07% H, 0.08% V) = (1.672e+04um H, 1.984e+04um V)
[12/07 21:21:24    193s] (I)      
[12/07 21:21:24    193s] (I)      ============  Phase 1h Route ============
[12/07 21:21:24    193s] (I)      Usage: 20314 = (9290 H, 11024 V) = (0.07% H, 0.08% V) = (1.672e+04um H, 1.984e+04um V)
[12/07 21:21:24    193s] (I)      
[12/07 21:21:24    193s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:21:24    193s] [NR-eGR]                        OverCon            
[12/07 21:21:24    193s] [NR-eGR]                         #Gcell     %Gcell
[12/07 21:21:24    193s] [NR-eGR]        Layer               (1)    OverCon
[12/07 21:21:24    193s] [NR-eGR] ----------------------------------------------
[12/07 21:21:24    193s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:24    193s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:24    193s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:24    193s] [NR-eGR]      M4 ( 4)         1( 0.00%)   ( 0.00%) 
[12/07 21:21:24    193s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:24    193s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:24    193s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:24    193s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:24    193s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:24    193s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:24    193s] [NR-eGR] ----------------------------------------------
[12/07 21:21:24    193s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[12/07 21:21:24    193s] [NR-eGR] 
[12/07 21:21:24    193s] (I)      Finished Global Routing ( CPU: 0.71 sec, Real: 0.71 sec, Curr Mem: 2774.04 MB )
[12/07 21:21:25    193s] (I)      total 2D Cap : 28269138 = (14218329 H, 14050809 V)
[12/07 21:21:25    193s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:21:25    193s] (I)      ============= Track Assignment ============
[12/07 21:21:25    193s] (I)      Started Track Assignment (1T) ( Curr Mem: 2774.04 MB )
[12/07 21:21:25    193s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:21:25    193s] (I)      Run Multi-thread track assignment
[12/07 21:21:25    193s] (I)      Finished Track Assignment (1T) ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2774.04 MB )
[12/07 21:21:25    193s] (I)      Started Export ( Curr Mem: 2774.04 MB )
[12/07 21:21:25    193s] [NR-eGR]             Length (um)   Vias 
[12/07 21:21:25    193s] [NR-eGR] -------------------------------
[12/07 21:21:25    193s] [NR-eGR]  M1  (1H)             0  26735 
[12/07 21:21:25    193s] [NR-eGR]  M2  (2V)        105433  38185 
[12/07 21:21:25    193s] [NR-eGR]  M3  (3H)        123904   7449 
[12/07 21:21:25    193s] [NR-eGR]  M4  (4V)         65475   2708 
[12/07 21:21:25    193s] [NR-eGR]  M5  (5H)          1498   2542 
[12/07 21:21:25    193s] [NR-eGR]  M6  (6V)         16718   2635 
[12/07 21:21:25    193s] [NR-eGR]  M7  (7H)        260392   1262 
[12/07 21:21:25    193s] [NR-eGR]  M8  (8V)        345488      0 
[12/07 21:21:25    193s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:21:25    193s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:21:25    193s] [NR-eGR] -------------------------------
[12/07 21:21:25    193s] [NR-eGR]      Total       918908  81516 
[12/07 21:21:25    193s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:25    193s] [NR-eGR] Total half perimeter of net bounding box: 910681um
[12/07 21:21:25    193s] [NR-eGR] Total length: 918908um, number of vias: 81516
[12/07 21:21:25    193s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:25    193s] [NR-eGR] Total eGR-routed clock nets wire length: 24489um, number of vias: 9210
[12/07 21:21:25    193s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:25    193s] [NR-eGR] Report for selected net(s) only.
[12/07 21:21:25    193s] [NR-eGR]             Length (um)  Vias 
[12/07 21:21:25    193s] [NR-eGR] ------------------------------
[12/07 21:21:25    193s] [NR-eGR]  M1  (1H)             0  3374 
[12/07 21:21:25    193s] [NR-eGR]  M2  (2V)          2618  3719 
[12/07 21:21:25    193s] [NR-eGR]  M3  (3H)         11378  2100 
[12/07 21:21:25    193s] [NR-eGR]  M4  (4V)         10446     5 
[12/07 21:21:25    193s] [NR-eGR]  M5  (5H)             0     5 
[12/07 21:21:25    193s] [NR-eGR]  M6  (6V)             2     5 
[12/07 21:21:25    193s] [NR-eGR]  M7  (7H)            43     2 
[12/07 21:21:25    193s] [NR-eGR]  M8  (8V)             4     0 
[12/07 21:21:25    193s] [NR-eGR]  M9  (9H)             0     0 
[12/07 21:21:25    193s] [NR-eGR]  AP  (10V)            0     0 
[12/07 21:21:25    193s] [NR-eGR] ------------------------------
[12/07 21:21:25    193s] [NR-eGR]      Total        24489  9210 
[12/07 21:21:25    193s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:25    193s] [NR-eGR] Total half perimeter of net bounding box: 17354um
[12/07 21:21:25    193s] [NR-eGR] Total length: 24489um, number of vias: 9210
[12/07 21:21:25    193s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:25    193s] [NR-eGR] Total routed clock nets wire length: 24489um, number of vias: 9210
[12/07 21:21:25    193s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:25    193s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2774.04 MB )
[12/07 21:21:25    193s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.44 sec, Real: 2.45 sec, Curr Mem: 2674.04 MB )
[12/07 21:21:25    193s] (I)      ======================================= Runtime Summary =======================================
[12/07 21:21:25    193s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/07 21:21:25    193s] (I)      -----------------------------------------------------------------------------------------------
[12/07 21:21:25    193s] (I)       Early Global Route kernel                   100.00%  82.28 sec  84.73 sec  2.45 sec  2.44 sec 
[12/07 21:21:25    193s] (I)       +-Import and model                           50.23%  82.29 sec  83.52 sec  1.23 sec  1.22 sec 
[12/07 21:21:25    193s] (I)       | +-Create place DB                           0.80%  82.29 sec  82.31 sec  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)       | | +-Import place data                       0.79%  82.29 sec  82.31 sec  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)       | | | +-Read instances and placement          0.22%  82.29 sec  82.29 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | | +-Read nets                             0.56%  82.29 sec  82.31 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | +-Create route DB                          47.18%  82.31 sec  83.46 sec  1.16 sec  1.15 sec 
[12/07 21:21:25    193s] (I)       | | +-Import route data (1T)                 47.10%  82.31 sec  83.46 sec  1.16 sec  1.15 sec 
[12/07 21:21:25    193s] (I)       | | | +-Read blockages ( Layer 2-10 )        19.95%  82.31 sec  82.80 sec  0.49 sec  0.49 sec 
[12/07 21:21:25    193s] (I)       | | | | +-Read routing blockages              0.00%  82.31 sec  82.31 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | | +-Read instance blockages             0.06%  82.31 sec  82.31 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | | +-Read PG blockages                  19.85%  82.31 sec  82.80 sec  0.49 sec  0.49 sec 
[12/07 21:21:25    193s] (I)       | | | | +-Read clock blockages                0.00%  82.80 sec  82.80 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | | +-Read other blockages                0.00%  82.80 sec  82.80 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | | +-Read halo blockages                 0.01%  82.80 sec  82.80 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | | +-Read boundary cut boxes             0.00%  82.80 sec  82.80 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Read blackboxes                       0.01%  82.80 sec  82.80 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Read prerouted                        0.13%  82.80 sec  82.81 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Read unlegalized nets                 0.04%  82.81 sec  82.81 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Read nets                             0.01%  82.81 sec  82.81 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Set up via pillars                    0.00%  82.81 sec  82.81 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Initialize 3D grid graph              1.15%  82.81 sec  82.84 sec  0.03 sec  0.03 sec 
[12/07 21:21:25    193s] (I)       | | | +-Model blockage capacity              25.54%  82.84 sec  83.46 sec  0.63 sec  0.63 sec 
[12/07 21:21:25    193s] (I)       | | | | +-Initialize 3D capacity             24.02%  82.84 sec  83.43 sec  0.59 sec  0.59 sec 
[12/07 21:21:25    193s] (I)       | | | +-Move terms for access (1T)            0.05%  83.46 sec  83.46 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | +-Read aux data                             0.00%  83.46 sec  83.46 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | +-Others data preparation                   0.07%  83.46 sec  83.47 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | +-Create route kernel                       2.12%  83.47 sec  83.52 sec  0.05 sec  0.05 sec 
[12/07 21:21:25    193s] (I)       +-Global Routing                             29.04%  83.52 sec  84.23 sec  0.71 sec  0.71 sec 
[12/07 21:21:25    193s] (I)       | +-Initialization                            0.15%  83.52 sec  83.52 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | +-Net group 1                               5.96%  83.52 sec  83.67 sec  0.15 sec  0.15 sec 
[12/07 21:21:25    193s] (I)       | | +-Generate topology                       0.47%  83.52 sec  83.54 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1a                                0.52%  83.58 sec  83.59 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | | +-Pattern routing (1T)                  0.17%  83.58 sec  83.58 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.29%  83.58 sec  83.59 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1b                                0.41%  83.59 sec  83.60 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | | +-Monotonic routing (1T)                0.25%  83.59 sec  83.60 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1c                                0.47%  83.60 sec  83.61 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | | +-Two level Routing                     0.47%  83.60 sec  83.61 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  83.61 sec  83.61 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  83.61 sec  83.61 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1d                                0.19%  83.61 sec  83.62 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Detoured routing (1T)                 0.19%  83.61 sec  83.62 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1e                                0.08%  83.62 sec  83.62 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Route legalization                    0.00%  83.62 sec  83.62 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1f                                0.00%  83.62 sec  83.62 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1g                                0.51%  83.62 sec  83.63 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | | +-Post Routing                          0.51%  83.62 sec  83.63 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1h                                0.46%  83.63 sec  83.65 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | | +-Post Routing                          0.45%  83.63 sec  83.65 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | +-Layer assignment (1T)                   0.98%  83.65 sec  83.67 sec  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)       | +-Net group 2                               4.25%  83.67 sec  83.77 sec  0.10 sec  0.10 sec 
[12/07 21:21:25    193s] (I)       | | +-Generate topology                       0.12%  83.67 sec  83.67 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1a                                0.42%  83.73 sec  83.74 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | | +-Pattern routing (1T)                  0.14%  83.73 sec  83.74 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.27%  83.74 sec  83.74 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1b                                0.23%  83.74 sec  83.75 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | | +-Monotonic routing (1T)                0.14%  83.74 sec  83.75 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1c                                0.46%  83.75 sec  83.76 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | | +-Two level Routing                     0.45%  83.75 sec  83.76 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  83.75 sec  83.76 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  83.76 sec  83.76 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1d                                0.16%  83.76 sec  83.76 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Detoured routing (1T)                 0.15%  83.76 sec  83.76 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1e                                0.08%  83.76 sec  83.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Route legalization                    0.00%  83.76 sec  83.76 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1f                                0.00%  83.77 sec  83.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1g                                0.18%  83.77 sec  83.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Post Routing                          0.18%  83.77 sec  83.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1h                                0.13%  83.77 sec  83.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Post Routing                          0.13%  83.77 sec  83.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | +-Net group 3                               3.78%  83.77 sec  83.87 sec  0.09 sec  0.09 sec 
[12/07 21:21:25    193s] (I)       | | +-Generate topology                       0.09%  83.77 sec  83.78 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1a                                0.15%  83.85 sec  83.85 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Pattern routing (1T)                  0.14%  83.85 sec  83.85 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1b                                0.09%  83.85 sec  83.86 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1c                                0.00%  83.86 sec  83.86 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1d                                0.01%  83.86 sec  83.86 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1e                                0.09%  83.86 sec  83.86 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Route legalization                    0.00%  83.86 sec  83.86 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1f                                0.00%  83.86 sec  83.86 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1g                                0.18%  83.86 sec  83.86 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Post Routing                          0.18%  83.86 sec  83.86 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1h                                0.13%  83.86 sec  83.87 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Post Routing                          0.13%  83.86 sec  83.87 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Layer assignment (1T)                   0.04%  83.87 sec  83.87 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | +-Net group 4                               4.53%  83.87 sec  83.98 sec  0.11 sec  0.11 sec 
[12/07 21:21:25    193s] (I)       | | +-Generate topology                       0.08%  83.87 sec  83.87 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1a                                0.15%  83.96 sec  83.97 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Pattern routing (1T)                  0.14%  83.96 sec  83.97 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1b                                0.09%  83.97 sec  83.97 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1c                                0.00%  83.97 sec  83.97 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1d                                0.01%  83.97 sec  83.97 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1e                                0.09%  83.97 sec  83.97 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Route legalization                    0.00%  83.97 sec  83.97 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1f                                0.00%  83.97 sec  83.97 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1g                                0.18%  83.97 sec  83.98 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Post Routing                          0.18%  83.97 sec  83.98 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1h                                0.13%  83.98 sec  83.98 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Post Routing                          0.12%  83.98 sec  83.98 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | +-Net group 5                               7.30%  83.98 sec  84.16 sec  0.18 sec  0.18 sec 
[12/07 21:21:25    193s] (I)       | | +-Generate topology                       0.00%  83.98 sec  83.98 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1a                                0.32%  84.08 sec  84.09 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | | +-Pattern routing (1T)                  0.13%  84.08 sec  84.09 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Add via demand to 2D                  0.18%  84.09 sec  84.09 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1b                                0.09%  84.09 sec  84.09 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1c                                0.00%  84.09 sec  84.09 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1d                                0.01%  84.09 sec  84.09 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1e                                0.09%  84.09 sec  84.10 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Route legalization                    0.00%  84.09 sec  84.09 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1f                                0.00%  84.10 sec  84.10 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1g                                0.13%  84.10 sec  84.10 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Post Routing                          0.13%  84.10 sec  84.10 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Phase 1h                                0.13%  84.10 sec  84.10 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | | +-Post Routing                          0.13%  84.10 sec  84.10 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | | +-Layer assignment (1T)                   0.15%  84.15 sec  84.16 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       +-Export 3D cong map                          8.39%  84.23 sec  84.44 sec  0.21 sec  0.21 sec 
[12/07 21:21:25    193s] (I)       | +-Export 2D cong map                        0.67%  84.42 sec  84.44 sec  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)       +-Extract Global 3D Wires                     0.01%  84.44 sec  84.44 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       +-Track Assignment (1T)                      10.18%  84.44 sec  84.69 sec  0.25 sec  0.25 sec 
[12/07 21:21:25    193s] (I)       | +-Initialization                            0.00%  84.44 sec  84.44 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | +-Track Assignment Kernel                  10.14%  84.44 sec  84.69 sec  0.25 sec  0.25 sec 
[12/07 21:21:25    193s] (I)       | +-Free Memory                               0.00%  84.69 sec  84.69 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       +-Export                                      1.54%  84.69 sec  84.73 sec  0.04 sec  0.04 sec 
[12/07 21:21:25    193s] (I)       | +-Export DB wires                           0.31%  84.69 sec  84.70 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | +-Export all nets                         0.25%  84.69 sec  84.70 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | | +-Set wire vias                           0.03%  84.70 sec  84.70 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       | +-Report wirelength                         0.75%  84.70 sec  84.71 sec  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)       | +-Update net boxes                          0.46%  84.71 sec  84.73 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)       | +-Update timing                             0.00%  84.73 sec  84.73 sec  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)       +-Postprocess design                          0.26%  84.73 sec  84.73 sec  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)      ======================= Summary by functions ========================
[12/07 21:21:25    193s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:21:25    193s] (I)      ---------------------------------------------------------------------
[12/07 21:21:25    193s] (I)        0  Early Global Route kernel           100.00%  2.45 sec  2.44 sec 
[12/07 21:21:25    193s] (I)        1  Import and model                     50.23%  1.23 sec  1.22 sec 
[12/07 21:21:25    193s] (I)        1  Global Routing                       29.04%  0.71 sec  0.71 sec 
[12/07 21:21:25    193s] (I)        1  Track Assignment (1T)                10.18%  0.25 sec  0.25 sec 
[12/07 21:21:25    193s] (I)        1  Export 3D cong map                    8.39%  0.21 sec  0.21 sec 
[12/07 21:21:25    193s] (I)        1  Export                                1.54%  0.04 sec  0.04 sec 
[12/07 21:21:25    193s] (I)        1  Postprocess design                    0.26%  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        2  Create route DB                      47.18%  1.16 sec  1.15 sec 
[12/07 21:21:25    193s] (I)        2  Track Assignment Kernel              10.14%  0.25 sec  0.25 sec 
[12/07 21:21:25    193s] (I)        2  Net group 5                           7.30%  0.18 sec  0.18 sec 
[12/07 21:21:25    193s] (I)        2  Net group 1                           5.96%  0.15 sec  0.15 sec 
[12/07 21:21:25    193s] (I)        2  Net group 4                           4.53%  0.11 sec  0.11 sec 
[12/07 21:21:25    193s] (I)        2  Net group 2                           4.25%  0.10 sec  0.10 sec 
[12/07 21:21:25    193s] (I)        2  Net group 3                           3.78%  0.09 sec  0.09 sec 
[12/07 21:21:25    193s] (I)        2  Create route kernel                   2.12%  0.05 sec  0.05 sec 
[12/07 21:21:25    193s] (I)        2  Create place DB                       0.80%  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)        2  Report wirelength                     0.75%  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)        2  Export 2D cong map                    0.67%  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)        2  Update net boxes                      0.46%  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)        2  Export DB wires                       0.31%  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)        2  Initialization                        0.16%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        2  Others data preparation               0.07%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        3  Import route data (1T)               47.10%  1.16 sec  1.15 sec 
[12/07 21:21:25    193s] (I)        3  Phase 1a                              1.55%  0.04 sec  0.04 sec 
[12/07 21:21:25    193s] (I)        3  Phase 1g                              1.19%  0.03 sec  0.03 sec 
[12/07 21:21:25    193s] (I)        3  Layer assignment (1T)                 1.17%  0.03 sec  0.03 sec 
[12/07 21:21:25    193s] (I)        3  Phase 1h                              0.98%  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)        3  Phase 1c                              0.93%  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)        3  Phase 1b                              0.90%  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)        3  Import place data                     0.79%  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)        3  Generate topology                     0.76%  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)        3  Phase 1e                              0.42%  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)        3  Phase 1d                              0.37%  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)        3  Export all nets                       0.25%  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)        3  Set wire vias                         0.03%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        3  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        4  Model blockage capacity              25.54%  0.63 sec  0.63 sec 
[12/07 21:21:25    193s] (I)        4  Read blockages ( Layer 2-10 )        19.95%  0.49 sec  0.49 sec 
[12/07 21:21:25    193s] (I)        4  Post Routing                          2.13%  0.05 sec  0.05 sec 
[12/07 21:21:25    193s] (I)        4  Initialize 3D grid graph              1.15%  0.03 sec  0.03 sec 
[12/07 21:21:25    193s] (I)        4  Two level Routing                     0.92%  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)        4  Pattern routing (1T)                  0.72%  0.02 sec  0.02 sec 
[12/07 21:21:25    193s] (I)        4  Read nets                             0.58%  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)        4  Pattern Routing Avoiding Blockages    0.56%  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)        4  Monotonic routing (1T)                0.39%  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)        4  Detoured routing (1T)                 0.34%  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)        4  Read instances and placement          0.22%  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)        4  Add via demand to 2D                  0.18%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        4  Read prerouted                        0.13%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        4  Move terms for access (1T)            0.05%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        5  Initialize 3D capacity               24.02%  0.59 sec  0.59 sec 
[12/07 21:21:25    193s] (I)        5  Read PG blockages                    19.85%  0.49 sec  0.49 sec 
[12/07 21:21:25    193s] (I)        5  Two Level Routing (Regular)           0.26%  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)        5  Two Level Routing (Strong)            0.25%  0.01 sec  0.01 sec 
[12/07 21:21:25    193s] (I)        5  Read instance blockages               0.06%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:21:25    193s]       Early Global Route - eGR only step done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/07 21:21:25    193s]     Routing using eGR only done.
[12/07 21:21:25    193s] Net route status summary:
[12/07 21:21:25    193s]   Clock:       120 (unrouted=0, trialRouted=0, noStatus=0, routed=120, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:21:25    193s]   Non-clock: 16783 (unrouted=9614, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9613, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:21:25    193s] 
[12/07 21:21:25    193s] CCOPT: Done with clock implementation routing.
[12/07 21:21:25    193s] 
[12/07 21:21:25    193s]   Clock implementation routing done.
[12/07 21:21:25    193s]   Fixed 120 wires.
[12/07 21:21:25    193s]   CCOpt: Starting congestion repair using flow wrapper...
[12/07 21:21:25    193s]     Congestion Repair...
[12/07 21:21:25    193s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:03:13.8/0:03:17.4 (1.0), mem = 2674.0M
[12/07 21:21:25    193s] Info: Disable timing driven in postCTS congRepair.
[12/07 21:21:25    193s] 
[12/07 21:21:25    193s] Starting congRepair ...
[12/07 21:21:25    193s] User Input Parameters:
[12/07 21:21:25    193s] - Congestion Driven    : On
[12/07 21:21:25    193s] - Timing Driven        : Off
[12/07 21:21:25    193s] - Area-Violation Based : On
[12/07 21:21:25    193s] - Start Rollback Level : -5
[12/07 21:21:25    193s] - Legalized            : On
[12/07 21:21:25    193s] - Window Based         : Off
[12/07 21:21:25    193s] - eDen incr mode       : Off
[12/07 21:21:25    193s] - Small incr mode      : Off
[12/07 21:21:25    193s] 
[12/07 21:21:25    193s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2674.0M, EPOCH TIME: 1733624485.525331
[12/07 21:21:25    193s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:2674.0M, EPOCH TIME: 1733624485.530095
[12/07 21:21:25    193s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2674.0M, EPOCH TIME: 1733624485.530152
[12/07 21:21:25    193s] Starting Early Global Route congestion estimation: mem = 2674.0M
[12/07 21:21:25    193s] (I)      ==================== Layers =====================
[12/07 21:21:25    193s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:25    193s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:21:25    193s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:25    193s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:21:25    193s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:21:25    193s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:21:25    193s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:21:25    193s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:21:25    193s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:21:25    193s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:21:25    193s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:21:25    193s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:21:25    193s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:21:25    193s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:21:25    193s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:21:25    193s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:21:25    193s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:21:25    193s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:21:25    193s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:21:25    193s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:21:25    193s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:21:25    193s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:21:25    193s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:21:25    193s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:25    193s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:21:25    193s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:21:25    193s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:25    193s] (I)      Started Import and model ( Curr Mem: 2674.04 MB )
[12/07 21:21:25    193s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:25    193s] (I)      == Non-default Options ==
[12/07 21:21:25    193s] (I)      Maximum routing layer                              : 10
[12/07 21:21:25    193s] (I)      Number of threads                                  : 1
[12/07 21:21:25    193s] (I)      Use non-blocking free Dbs wires                    : false
[12/07 21:21:25    193s] (I)      Method to set GCell size                           : row
[12/07 21:21:25    193s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:21:25    193s] (I)      Use row-based GCell size
[12/07 21:21:25    193s] (I)      Use row-based GCell align
[12/07 21:21:25    193s] (I)      layer 0 area = 168000
[12/07 21:21:25    193s] (I)      layer 1 area = 208000
[12/07 21:21:25    193s] (I)      layer 2 area = 208000
[12/07 21:21:25    193s] (I)      layer 3 area = 208000
[12/07 21:21:25    193s] (I)      layer 4 area = 208000
[12/07 21:21:25    193s] (I)      layer 5 area = 208000
[12/07 21:21:25    193s] (I)      layer 6 area = 208000
[12/07 21:21:25    193s] (I)      layer 7 area = 2259999
[12/07 21:21:25    193s] (I)      layer 8 area = 2259999
[12/07 21:21:25    193s] (I)      layer 9 area = 0
[12/07 21:21:25    193s] (I)      GCell unit size   : 3600
[12/07 21:21:25    193s] (I)      GCell multiplier  : 1
[12/07 21:21:25    193s] (I)      GCell row height  : 3600
[12/07 21:21:25    193s] (I)      Actual row height : 3600
[12/07 21:21:25    193s] (I)      GCell align ref   : 4000 4000
[12/07 21:21:25    193s] [NR-eGR] Track table information for default rule: 
[12/07 21:21:25    193s] [NR-eGR] M1 has single uniform track structure
[12/07 21:21:25    193s] [NR-eGR] M2 has single uniform track structure
[12/07 21:21:25    193s] [NR-eGR] M3 has single uniform track structure
[12/07 21:21:25    193s] [NR-eGR] M4 has single uniform track structure
[12/07 21:21:25    193s] [NR-eGR] M5 has single uniform track structure
[12/07 21:21:25    193s] [NR-eGR] M6 has single uniform track structure
[12/07 21:21:25    193s] [NR-eGR] M7 has single uniform track structure
[12/07 21:21:25    193s] [NR-eGR] M8 has single uniform track structure
[12/07 21:21:25    193s] [NR-eGR] M9 has single uniform track structure
[12/07 21:21:25    193s] [NR-eGR] AP has single uniform track structure
[12/07 21:21:25    193s] (I)      ================== Default via ==================
[12/07 21:21:25    193s] (I)      +---+--------------------+----------------------+
[12/07 21:21:25    193s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:21:25    193s] (I)      +---+--------------------+----------------------+
[12/07 21:21:25    193s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:21:25    193s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:21:25    193s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:21:25    193s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:21:25    193s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:21:25    193s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:21:25    193s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:21:25    193s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:21:25    193s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:21:25    193s] (I)      +---+--------------------+----------------------+
[12/07 21:21:25    193s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:21:25    194s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:21:25    194s] [NR-eGR] Read 0 clock shapes
[12/07 21:21:25    194s] [NR-eGR] Read 0 other shapes
[12/07 21:21:25    194s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:21:25    194s] [NR-eGR] #Instance Blockages : 3552
[12/07 21:21:25    194s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:21:25    194s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:21:25    194s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:21:25    194s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:21:25    194s] [NR-eGR] #Other Blockages    : 0
[12/07 21:21:25    194s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:21:25    194s] [NR-eGR] Num Prerouted Nets = 120  Num Prerouted Wires = 9164
[12/07 21:21:25    194s] [NR-eGR] Read 7289 nets ( ignored 120 )
[12/07 21:21:25    194s] (I)      early_global_route_priority property id does not exist.
[12/07 21:21:25    194s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=9164  Num CS=0
[12/07 21:21:25    194s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 4707
[12/07 21:21:25    194s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 3866
[12/07 21:21:25    194s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 575
[12/07 21:21:26    194s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 5
[12/07 21:21:26    194s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 7
[12/07 21:21:26    194s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 3
[12/07 21:21:26    194s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 1
[12/07 21:21:26    194s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:21:26    194s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:21:26    194s] (I)      Number of ignored nets                =    120
[12/07 21:21:26    194s] (I)      Number of connected nets              =      0
[12/07 21:21:26    194s] (I)      Number of fixed nets                  =    120.  Ignored: Yes
[12/07 21:21:26    194s] (I)      Number of clock nets                  =    120.  Ignored: No
[12/07 21:21:26    194s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:21:26    194s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:21:26    194s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:21:26    194s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:21:26    194s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:21:26    194s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:21:26    194s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:21:26    194s] (I)      Ndr track 0 does not exist
[12/07 21:21:26    194s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:21:26    194s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:21:26    194s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:21:26    194s] (I)      Site width          :   400  (dbu)
[12/07 21:21:26    194s] (I)      Row height          :  3600  (dbu)
[12/07 21:21:26    194s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:21:26    194s] (I)      GCell width         :  3600  (dbu)
[12/07 21:21:26    194s] (I)      GCell height        :  3600  (dbu)
[12/07 21:21:26    194s] (I)      Grid                :   834   834    10
[12/07 21:21:26    194s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:21:26    194s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:21:26    194s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:21:26    194s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:21:26    194s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:21:26    194s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:21:26    194s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:21:26    194s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:21:26    194s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:21:26    194s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:21:26    194s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:21:26    194s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:21:26    194s] (I)      --------------------------------------------------------
[12/07 21:21:26    194s] 
[12/07 21:21:26    194s] [NR-eGR] ============ Routing rule table ============
[12/07 21:21:26    194s] [NR-eGR] Rule id: 1  Nets: 7169
[12/07 21:21:26    194s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:21:26    194s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:21:26    194s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:21:26    194s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:21:26    194s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:21:26    194s] [NR-eGR] ========================================
[12/07 21:21:26    194s] [NR-eGR] 
[12/07 21:21:26    194s] (I)      =============== Blocked Tracks ===============
[12/07 21:21:26    194s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:26    194s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:21:26    194s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:26    194s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:21:26    194s] (I)      |     2 | 6255000 |  1877600 |        30.02% |
[12/07 21:21:26    194s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 21:21:26    194s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:21:26    194s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 21:21:26    194s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 21:21:26    194s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:21:26    194s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:21:26    194s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:21:26    194s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:21:26    194s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:26    194s] (I)      Finished Import and model ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 2769.09 MB )
[12/07 21:21:26    194s] (I)      Reset routing kernel
[12/07 21:21:26    194s] (I)      Started Global Routing ( Curr Mem: 2769.09 MB )
[12/07 21:21:26    194s] (I)      totalPins=23361  totalGlobalPin=22941 (98.20%)
[12/07 21:21:26    194s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 21:21:26    194s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/07 21:21:26    194s] (I)      
[12/07 21:21:26    194s] (I)      ============  Phase 1a Route ============
[12/07 21:21:26    194s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:21:26    194s] (I)      Usage: 199428 = (8166 H, 191262 V) = (0.13% H, 12.23% V) = (1.470e+04um H, 3.443e+05um V)
[12/07 21:21:26    194s] (I)      
[12/07 21:21:26    194s] (I)      ============  Phase 1b Route ============
[12/07 21:21:26    194s] (I)      Usage: 199428 = (8166 H, 191262 V) = (0.13% H, 12.23% V) = (1.470e+04um H, 3.443e+05um V)
[12/07 21:21:26    194s] (I)      Overflow of layer group 1: 0.00% H + 0.35% V. EstWL: 3.589704e+05um
[12/07 21:21:26    194s] (I)      
[12/07 21:21:26    194s] (I)      ============  Phase 1c Route ============
[12/07 21:21:26    194s] (I)      Level2 Grid: 167 x 167
[12/07 21:21:26    194s] (I)      Usage: 199454 = (8192 H, 191262 V) = (0.13% H, 12.23% V) = (1.475e+04um H, 3.443e+05um V)
[12/07 21:21:26    194s] (I)      
[12/07 21:21:26    194s] (I)      ============  Phase 1d Route ============
[12/07 21:21:26    194s] (I)      Usage: 199454 = (8192 H, 191262 V) = (0.13% H, 12.23% V) = (1.475e+04um H, 3.443e+05um V)
[12/07 21:21:26    194s] (I)      
[12/07 21:21:26    194s] (I)      ============  Phase 1e Route ============
[12/07 21:21:26    194s] (I)      Usage: 199454 = (8192 H, 191262 V) = (0.13% H, 12.23% V) = (1.475e+04um H, 3.443e+05um V)
[12/07 21:21:26    194s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.590172e+05um
[12/07 21:21:26    194s] (I)      
[12/07 21:21:26    194s] (I)      ============  Phase 1l Route ============
[12/07 21:21:26    194s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/07 21:21:26    194s] [NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[12/07 21:21:26    194s] (I)      
[12/07 21:21:26    194s] (I)      ============  Phase 1a Route ============
[12/07 21:21:26    194s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:21:26    194s] (I)      Usage: 343447 = (143523 H, 199924 V) = (2.29% H, 4.99% V) = (2.583e+05um H, 3.599e+05um V)
[12/07 21:21:26    194s] (I)      
[12/07 21:21:26    194s] (I)      ============  Phase 1b Route ============
[12/07 21:21:26    194s] (I)      Usage: 343447 = (143523 H, 199924 V) = (2.29% H, 4.99% V) = (2.583e+05um H, 3.599e+05um V)
[12/07 21:21:26    194s] (I)      Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.182046e+05um
[12/07 21:21:26    194s] (I)      
[12/07 21:21:26    194s] (I)      ============  Phase 1c Route ============
[12/07 21:21:26    194s] (I)      Level2 Grid: 167 x 167
[12/07 21:21:26    194s] (I)      Usage: 343491 = (143567 H, 199924 V) = (2.30% H, 4.99% V) = (2.584e+05um H, 3.599e+05um V)
[12/07 21:21:26    194s] (I)      
[12/07 21:21:26    194s] (I)      ============  Phase 1d Route ============
[12/07 21:21:26    194s] (I)      Usage: 343491 = (143567 H, 199924 V) = (2.30% H, 4.99% V) = (2.584e+05um H, 3.599e+05um V)
[12/07 21:21:26    194s] (I)      
[12/07 21:21:26    194s] (I)      ============  Phase 1e Route ============
[12/07 21:21:26    194s] (I)      Usage: 343491 = (143567 H, 199924 V) = (2.30% H, 4.99% V) = (2.584e+05um H, 3.599e+05um V)
[12/07 21:21:26    194s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.182838e+05um
[12/07 21:21:26    194s] (I)      
[12/07 21:21:26    194s] (I)      ============  Phase 1l Route ============
[12/07 21:21:26    194s] (I)      total 2D Cap : 34342146 = (17412463 H, 16929683 V)
[12/07 21:21:26    194s] [NR-eGR] Layer group 3: route 5985 net(s) in layer range [2, 10]
[12/07 21:21:26    194s] (I)      
[12/07 21:21:26    194s] (I)      ============  Phase 1a Route ============
[12/07 21:21:26    194s] (I)      Usage: 496634 = (208888 H, 287746 V) = (1.20% H, 1.70% V) = (3.760e+05um H, 5.179e+05um V)
[12/07 21:21:26    195s] (I)      
[12/07 21:21:26    195s] (I)      ============  Phase 1b Route ============
[12/07 21:21:26    195s] (I)      Usage: 496634 = (208888 H, 287746 V) = (1.20% H, 1.70% V) = (3.760e+05um H, 5.179e+05um V)
[12/07 21:21:26    195s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.939412e+05um
[12/07 21:21:26    195s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:21:26    195s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:21:26    195s] (I)      
[12/07 21:21:26    195s] (I)      ============  Phase 1c Route ============
[12/07 21:21:26    195s] (I)      Usage: 496634 = (208888 H, 287746 V) = (1.20% H, 1.70% V) = (3.760e+05um H, 5.179e+05um V)
[12/07 21:21:26    195s] (I)      
[12/07 21:21:26    195s] (I)      ============  Phase 1d Route ============
[12/07 21:21:26    195s] (I)      Usage: 496634 = (208888 H, 287746 V) = (1.20% H, 1.70% V) = (3.760e+05um H, 5.179e+05um V)
[12/07 21:21:26    195s] (I)      
[12/07 21:21:26    195s] (I)      ============  Phase 1e Route ============
[12/07 21:21:26    195s] (I)      Usage: 496634 = (208888 H, 287746 V) = (1.20% H, 1.70% V) = (3.760e+05um H, 5.179e+05um V)
[12/07 21:21:26    195s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.939412e+05um
[12/07 21:21:26    195s] (I)      
[12/07 21:21:26    195s] (I)      ============  Phase 1l Route ============
[12/07 21:21:26    195s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 21:21:26    195s] (I)      Layer  2:    5558380     68341         3       63936     6188562    ( 1.02%) 
[12/07 21:21:26    195s] (I)      Layer  3:    5717469     82764         2           0     6252498    ( 0.00%) 
[12/07 21:21:26    195s] (I)      Layer  4:    5655432     52003         0           0     6252498    ( 0.00%) 
[12/07 21:21:26    195s] (I)      Layer  5:    4127728      4929        43           0     6252498    ( 0.00%) 
[12/07 21:21:26    195s] (I)      Layer  6:    4332235     12387        25           0     6252498    ( 0.00%) 
[12/07 21:21:26    195s] (I)      Layer  7:    6246667    149956         0           0     6252498    ( 0.00%) 
[12/07 21:21:26    195s] (I)      Layer  8:    1561875    191527       118           0     1563124    ( 0.00%) 
[12/07 21:21:26    195s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/07 21:21:26    195s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 21:21:26    195s] (I)      Total:      34953251    561907       191      203264    40630355    ( 0.50%) 
[12/07 21:21:27    195s] (I)      
[12/07 21:21:27    195s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:21:27    195s] [NR-eGR]                        OverCon           OverCon            
[12/07 21:21:27    195s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/07 21:21:27    195s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/07 21:21:27    195s] [NR-eGR] ---------------------------------------------------------------
[12/07 21:21:27    195s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:27    195s] [NR-eGR]      M2 ( 2)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:27    195s] [NR-eGR]      M3 ( 3)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:27    195s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:27    195s] [NR-eGR]      M5 ( 5)        42( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/07 21:21:27    195s] [NR-eGR]      M6 ( 6)        24( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:27    195s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:27    195s] [NR-eGR]      M8 ( 8)       114( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/07 21:21:27    195s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:27    195s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:27    195s] [NR-eGR] ---------------------------------------------------------------
[12/07 21:21:27    195s] [NR-eGR]        Total       184( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:27    195s] [NR-eGR] 
[12/07 21:21:27    195s] (I)      Finished Global Routing ( CPU: 0.75 sec, Real: 0.76 sec, Curr Mem: 2769.09 MB )
[12/07 21:21:27    195s] (I)      total 2D Cap : 35029232 = (17696835 H, 17332397 V)
[12/07 21:21:27    195s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:21:27    195s] Early Global Route congestion estimation runtime: 1.72 seconds, mem = 2769.1M
[12/07 21:21:27    195s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.705, REAL:1.716, MEM:2769.1M, EPOCH TIME: 1733624487.245767
[12/07 21:21:27    195s] OPERPROF: Starting HotSpotCal at level 1, MEM:2769.1M, EPOCH TIME: 1733624487.245803
[12/07 21:21:27    195s] [hotspot] +------------+---------------+---------------+
[12/07 21:21:27    195s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 21:21:27    195s] [hotspot] +------------+---------------+---------------+
[12/07 21:21:27    195s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 21:21:27    195s] [hotspot] +------------+---------------+---------------+
[12/07 21:21:27    195s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:21:27    195s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 21:21:27    195s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.025, REAL:0.026, MEM:2769.1M, EPOCH TIME: 1733624487.271470
[12/07 21:21:27    195s] Skipped repairing congestion.
[12/07 21:21:27    195s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2769.1M, EPOCH TIME: 1733624487.271561
[12/07 21:21:27    195s] Starting Early Global Route wiring: mem = 2769.1M
[12/07 21:21:27    195s] (I)      ============= Track Assignment ============
[12/07 21:21:27    195s] (I)      Started Track Assignment (1T) ( Curr Mem: 2769.09 MB )
[12/07 21:21:27    195s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:21:27    195s] (I)      Run Multi-thread track assignment
[12/07 21:21:27    195s] (I)      Finished Track Assignment (1T) ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2769.09 MB )
[12/07 21:21:27    195s] (I)      Started Export ( Curr Mem: 2769.09 MB )
[12/07 21:21:27    195s] [NR-eGR]             Length (um)   Vias 
[12/07 21:21:27    195s] [NR-eGR] -------------------------------
[12/07 21:21:27    195s] [NR-eGR]  M1  (1H)             0  26735 
[12/07 21:21:27    195s] [NR-eGR]  M2  (2V)         99600  37790 
[12/07 21:21:27    195s] [NR-eGR]  M3  (3H)        121300   8046 
[12/07 21:21:27    195s] [NR-eGR]  M4  (4V)         69324   3266 
[12/07 21:21:27    195s] [NR-eGR]  M5  (5H)          4539   2807 
[12/07 21:21:27    195s] [NR-eGR]  M6  (6V)         19026   2870 
[12/07 21:21:27    195s] [NR-eGR]  M7  (7H)        264041   1268 
[12/07 21:21:27    195s] [NR-eGR]  M8  (8V)        344743      0 
[12/07 21:21:27    195s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:21:27    195s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:21:27    195s] [NR-eGR] -------------------------------
[12/07 21:21:27    195s] [NR-eGR]      Total       922574  82782 
[12/07 21:21:27    195s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:27    195s] [NR-eGR] Total half perimeter of net bounding box: 910681um
[12/07 21:21:27    195s] [NR-eGR] Total length: 922574um, number of vias: 82782
[12/07 21:21:27    195s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:27    195s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/07 21:21:27    195s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:27    195s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2769.09 MB )
[12/07 21:21:27    195s] Early Global Route wiring runtime: 0.40 seconds, mem = 2666.1M
[12/07 21:21:27    195s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.396, REAL:0.399, MEM:2666.1M, EPOCH TIME: 1733624487.670119
[12/07 21:21:27    195s] Tdgp not successfully inited but do clear! skip clearing
[12/07 21:21:27    195s] End of congRepair (cpu=0:00:02.1, real=0:00:02.0)
[12/07 21:21:27    195s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:03:16.0/0:03:19.5 (1.0), mem = 2666.1M
[12/07 21:21:27    195s] 
[12/07 21:21:27    195s] =============================================================================================
[12/07 21:21:27    195s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.17-s075_1
[12/07 21:21:27    195s] =============================================================================================
[12/07 21:21:27    195s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:21:27    195s] ---------------------------------------------------------------------------------------------
[12/07 21:21:27    195s] [ MISC                   ]          0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.1    1.0
[12/07 21:21:27    195s] ---------------------------------------------------------------------------------------------
[12/07 21:21:27    195s]  IncrReplace #1 TOTAL               0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.1    1.0
[12/07 21:21:27    195s] ---------------------------------------------------------------------------------------------
[12/07 21:21:27    195s] 
[12/07 21:21:27    195s]     Congestion Repair done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/07 21:21:27    195s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/07 21:21:27    195s] OPERPROF: Starting DPlace-Init at level 1, MEM:2666.1M, EPOCH TIME: 1733624487.691543
[12/07 21:21:27    195s] Processing tracks to init pin-track alignment.
[12/07 21:21:27    195s] z: 2, totalTracks: 1
[12/07 21:21:27    195s] z: 4, totalTracks: 1
[12/07 21:21:27    195s] z: 6, totalTracks: 1
[12/07 21:21:27    195s] z: 8, totalTracks: 1
[12/07 21:21:27    195s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:21:27    195s] All LLGs are deleted
[12/07 21:21:27    195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:27    195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:27    195s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2666.1M, EPOCH TIME: 1733624487.699451
[12/07 21:21:27    195s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2666.1M, EPOCH TIME: 1733624487.699731
[12/07 21:21:27    195s] # Building torus_D_W32 llgBox search-tree.
[12/07 21:21:27    195s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:21:27    195s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2666.1M, EPOCH TIME: 1733624487.701271
[12/07 21:21:27    195s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:27    195s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:27    195s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2666.1M, EPOCH TIME: 1733624487.701997
[12/07 21:21:27    195s] Max number of tech site patterns supported in site array is 256.
[12/07 21:21:27    195s] Core basic site is core
[12/07 21:21:27    195s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:21:27    195s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2666.1M, EPOCH TIME: 1733624487.716006
[12/07 21:21:27    196s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 21:21:27    196s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:21:27    196s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.161, REAL:0.161, MEM:2666.1M, EPOCH TIME: 1733624487.877328
[12/07 21:21:27    196s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:21:27    196s] SiteArray: use 31,911,936 bytes
[12/07 21:21:27    196s] SiteArray: current memory after site array memory allocation 2696.5M
[12/07 21:21:27    196s] SiteArray: FP blocked sites are writable
[12/07 21:21:27    196s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:21:27    196s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2696.5M, EPOCH TIME: 1733624487.941659
[12/07 21:21:29    197s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.575, REAL:1.577, MEM:2696.5M, EPOCH TIME: 1733624489.519100
[12/07 21:21:29    197s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:21:29    197s] Atter site array init, number of instance map data is 0.
[12/07 21:21:29    197s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.869, REAL:1.873, MEM:2696.5M, EPOCH TIME: 1733624489.574997
[12/07 21:21:29    197s] 
[12/07 21:21:29    197s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:29    197s] OPERPROF:     Starting CMU at level 3, MEM:2696.5M, EPOCH TIME: 1733624489.610127
[12/07 21:21:29    197s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2696.5M, EPOCH TIME: 1733624489.611404
[12/07 21:21:29    197s] 
[12/07 21:21:29    197s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:21:29    197s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.916, REAL:1.920, MEM:2696.5M, EPOCH TIME: 1733624489.621676
[12/07 21:21:29    197s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2696.5M, EPOCH TIME: 1733624489.621729
[12/07 21:21:29    197s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2696.5M, EPOCH TIME: 1733624489.622062
[12/07 21:21:29    197s] [CPU] DPlace-Init (cpu=0:00:01.9, real=0:00:02.0, mem=2696.5MB).
[12/07 21:21:29    197s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.935, REAL:1.940, MEM:2696.5M, EPOCH TIME: 1733624489.631171
[12/07 21:21:29    197s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.8 real=0:00:06.9)
[12/07 21:21:29    197s]   Leaving CCOpt scope - extractRC...
[12/07 21:21:29    197s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/07 21:21:29    197s] Extraction called for design 'torus_D_W32' of instances=6681 and nets=16903 using extraction engine 'preRoute' .
[12/07 21:21:29    197s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:21:29    197s] Type 'man IMPEXT-3530' for more detail.
[12/07 21:21:29    197s] PreRoute RC Extraction called for design torus_D_W32.
[12/07 21:21:29    197s] RC Extraction called in multi-corner(1) mode.
[12/07 21:21:29    197s] RCMode: PreRoute
[12/07 21:21:29    197s]       RC Corner Indexes            0   
[12/07 21:21:29    197s] Capacitance Scaling Factor   : 1.00000 
[12/07 21:21:29    197s] Resistance Scaling Factor    : 1.00000 
[12/07 21:21:29    197s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 21:21:29    197s] Clock Res. Scaling Factor    : 1.00000 
[12/07 21:21:29    197s] Shrink Factor                : 1.00000
[12/07 21:21:29    197s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 21:21:29    197s] Using capacitance table file ...
[12/07 21:21:29    197s] 
[12/07 21:21:29    197s] Trim Metal Layers:
[12/07 21:21:29    197s] LayerId::1 widthSet size::4
[12/07 21:21:29    197s] LayerId::2 widthSet size::4
[12/07 21:21:29    197s] LayerId::3 widthSet size::4
[12/07 21:21:29    197s] LayerId::4 widthSet size::4
[12/07 21:21:29    197s] LayerId::5 widthSet size::4
[12/07 21:21:29    197s] LayerId::6 widthSet size::4
[12/07 21:21:29    197s] LayerId::7 widthSet size::4
[12/07 21:21:29    197s] LayerId::8 widthSet size::4
[12/07 21:21:29    197s] LayerId::9 widthSet size::4
[12/07 21:21:29    197s] LayerId::10 widthSet size::2
[12/07 21:21:29    197s] Updating RC grid for preRoute extraction ...
[12/07 21:21:29    197s] eee: pegSigSF::1.070000
[12/07 21:21:29    197s] Initializing multi-corner capacitance tables ... 
[12/07 21:21:29    197s] Initializing multi-corner resistance tables ...
[12/07 21:21:29    198s] eee: l::1 avDens::0.110515 usedTrk::70004.888911 availTrk::633445.051762 sigTrk::70004.888911
[12/07 21:21:29    198s] eee: l::2 avDens::0.039085 usedTrk::5534.313612 availTrk::141595.501977 sigTrk::5534.313612
[12/07 21:21:29    198s] eee: l::3 avDens::0.040719 usedTrk::6765.116667 availTrk::166140.000000 sigTrk::6765.116667
[12/07 21:21:29    198s] eee: l::4 avDens::0.030668 usedTrk::3853.100833 availTrk::125640.000000 sigTrk::3853.100833
[12/07 21:21:29    198s] eee: l::5 avDens::0.002214 usedTrk::1405.661148 availTrk::635040.000000 sigTrk::1405.661148
[12/07 21:21:29    198s] eee: l::6 avDens::0.003481 usedTrk::2210.819760 availTrk::635040.000000 sigTrk::2210.819760
[12/07 21:21:29    198s] eee: l::7 avDens::0.053556 usedTrk::14763.700000 availTrk::275670.000000 sigTrk::14763.700000
[12/07 21:21:29    198s] eee: l::8 avDens::0.295272 usedTrk::19153.543056 availTrk::64867.500000 sigTrk::19153.543056
[12/07 21:21:29    198s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:29    198s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:29    198s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:21:29    198s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.377540 uaWl=0.311238 uaWlH=0.080854 aWlH=0.688762 lMod=0 pMax=0.809400 pMod=83 wcR=0.693800 newSi=0.222500 wHLS=3.223608 siPrev=0 viaL=0.000000 crit=0.992739 shortMod=4.963693 fMod=0.248185 
[12/07 21:21:30    198s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2696.527M)
[12/07 21:21:30    198s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/07 21:21:30    198s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 21:21:30    198s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:21:30    198s] End AAE Lib Interpolated Model. (MEM=2696.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:21:30    198s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:30    198s]   Clock DAG stats after clustering cong repair call:
[12/07 21:21:30    198s]     cell counts      : b=119, i=0, icg=0, dcg=0, l=0, total=119
[12/07 21:21:30    198s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:30    198s]     misc counts      : r=1, pp=0
[12/07 21:21:30    198s]     cell areas       : b=385.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=385.560um^2
[12/07 21:21:30    198s]     cell capacitance : b=0.217pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.217pF
[12/07 21:21:30    198s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:30    198s]     wire capacitance : top=0.000pF, trunk=0.992pF, leaf=1.977pF, total=2.969pF
[12/07 21:21:30    198s]     wire lengths     : top=0.000um, trunk=8995.600um, leaf=15298.773um, total=24294.373um
[12/07 21:21:30    198s]     hp wire lengths  : top=0.000um, trunk=8083.000um, leaf=8528.400um, total=16611.400um
[12/07 21:21:30    198s]   Clock DAG net violations after clustering cong repair call:
[12/07 21:21:30    198s]     Remaining Transition : {count=4, worst=[0.002ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
[12/07 21:21:30    198s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/07 21:21:30    198s]     Trunk : target=0.133ns count=39 avg=0.070ns sd=0.015ns min=0.020ns max=0.097ns {29 <= 0.080ns, 10 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/07 21:21:30    198s]     Leaf  : target=0.133ns count=81 avg=0.114ns sd=0.013ns min=0.073ns max=0.135ns {1 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 14 <= 0.126ns, 9 <= 0.133ns} {4 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:30    198s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/07 21:21:30    198s]      Bufs: CKBD4: 119 
[12/07 21:21:30    198s]   Clock DAG hash after clustering cong repair call: 14115536726514467575 6574730783780878094
[12/07 21:21:30    198s]   CTS services accumulated run-time stats after clustering cong repair call:
[12/07 21:21:30    198s]     delay calculator: calls=9768, total_wall_time=0.259s, mean_wall_time=0.027ms
[12/07 21:21:30    198s]     legalizer: calls=2265, total_wall_time=0.036s, mean_wall_time=0.016ms
[12/07 21:21:30    198s]     steiner router: calls=7272, total_wall_time=0.453s, mean_wall_time=0.062ms
[12/07 21:21:30    198s]   Primary reporting skew groups after clustering cong repair call:
[12/07 21:21:30    198s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.492, max=0.620, avg=0.561, sd=0.038], skew [0.128 vs 0.058*], 57.5% {0.543, 0.602} (wid=0.042 ws=0.033) (gid=0.587 gs=0.108)
[12/07 21:21:30    198s]         min path sink: ys[0].xs[2].torus_switch_xy/s_out_x_reg_reg[1]/CP
[12/07 21:21:30    198s]         max path sink: ys[3].xs[3].torus_switch_xy/e_out_data_reg_reg[7]/CP
[12/07 21:21:30    198s]   Skew group summary after clustering cong repair call:
[12/07 21:21:30    198s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.492, max=0.620, avg=0.561, sd=0.038], skew [0.128 vs 0.058*], 57.5% {0.543, 0.602} (wid=0.042 ws=0.033) (gid=0.587 gs=0.108)
[12/07 21:21:30    198s]   CongRepair After Initial Clustering done. (took cpu=0:00:07.4 real=0:00:07.5)
[12/07 21:21:30    198s]   Stage::Clustering done. (took cpu=0:00:11.3 real=0:00:11.3)
[12/07 21:21:30    198s]   Stage::DRV Fixing...
[12/07 21:21:30    198s]   Fixing clock tree slew time and max cap violations...
[12/07 21:21:30    198s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 14115536726514467575 6574730783780878094
[12/07 21:21:30    198s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[12/07 21:21:30    198s]       delay calculator: calls=9768, total_wall_time=0.259s, mean_wall_time=0.027ms
[12/07 21:21:30    198s]       legalizer: calls=2265, total_wall_time=0.036s, mean_wall_time=0.016ms
[12/07 21:21:30    198s]       steiner router: calls=7272, total_wall_time=0.453s, mean_wall_time=0.062ms
[12/07 21:21:30    198s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:21:30    198s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/07 21:21:30    198s]       cell counts      : b=122, i=0, icg=0, dcg=0, l=0, total=122
[12/07 21:21:30    198s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:30    198s]       misc counts      : r=1, pp=0
[12/07 21:21:30    198s]       cell areas       : b=395.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=395.280um^2
[12/07 21:21:30    198s]       cell capacitance : b=0.222pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.222pF
[12/07 21:21:30    198s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:30    198s]       wire capacitance : top=0.000pF, trunk=1.000pF, leaf=1.976pF, total=2.977pF
[12/07 21:21:30    198s]       wire lengths     : top=0.000um, trunk=9063.200um, leaf=15292.472um, total=24355.672um
[12/07 21:21:30    198s]       hp wire lengths  : top=0.000um, trunk=8148.200um, leaf=8567.000um, total=16715.200um
[12/07 21:21:30    198s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/07 21:21:30    198s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/07 21:21:30    198s]       Trunk : target=0.133ns count=41 avg=0.068ns sd=0.019ns min=0.016ns max=0.097ns {31 <= 0.080ns, 10 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/07 21:21:30    198s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.071ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 14 <= 0.126ns, 12 <= 0.133ns}
[12/07 21:21:30    198s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/07 21:21:30    198s]        Bufs: CKBD4: 122 
[12/07 21:21:30    198s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 16745645066577188727 16122993467345012274
[12/07 21:21:30    198s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[12/07 21:21:30    198s]       delay calculator: calls=10384, total_wall_time=0.279s, mean_wall_time=0.027ms
[12/07 21:21:30    198s]       legalizer: calls=2455, total_wall_time=0.043s, mean_wall_time=0.017ms
[12/07 21:21:30    198s]       steiner router: calls=7711, total_wall_time=0.543s, mean_wall_time=0.070ms
[12/07 21:21:30    198s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/07 21:21:30    198s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.492, max=0.641], skew [0.149 vs 0.058*]
[12/07 21:21:30    198s]           min path sink: ys[0].xs[2].torus_switch_xy/s_out_x_reg_reg[1]/CP
[12/07 21:21:30    198s]           max path sink: ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[8]/CP
[12/07 21:21:30    198s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/07 21:21:30    198s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.492, max=0.641], skew [0.149 vs 0.058*]
[12/07 21:21:30    198s]     Legalizer API calls during this step: 190 succeeded with high effort: 190 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:30    198s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 21:21:30    198s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/07 21:21:30    198s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 16745645066577188727 16122993467345012274
[12/07 21:21:30    198s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 21:21:30    198s]       delay calculator: calls=10384, total_wall_time=0.279s, mean_wall_time=0.027ms
[12/07 21:21:30    198s]       legalizer: calls=2455, total_wall_time=0.043s, mean_wall_time=0.017ms
[12/07 21:21:30    198s]       steiner router: calls=7711, total_wall_time=0.543s, mean_wall_time=0.070ms
[12/07 21:21:30    198s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:21:30    198s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 21:21:30    198s]       cell counts      : b=122, i=0, icg=0, dcg=0, l=0, total=122
[12/07 21:21:30    198s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:30    198s]       misc counts      : r=1, pp=0
[12/07 21:21:30    198s]       cell areas       : b=395.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=395.280um^2
[12/07 21:21:30    198s]       cell capacitance : b=0.222pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.222pF
[12/07 21:21:30    198s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:30    198s]       wire capacitance : top=0.000pF, trunk=1.000pF, leaf=1.976pF, total=2.977pF
[12/07 21:21:30    198s]       wire lengths     : top=0.000um, trunk=9063.200um, leaf=15292.472um, total=24355.672um
[12/07 21:21:30    198s]       hp wire lengths  : top=0.000um, trunk=8148.200um, leaf=8567.000um, total=16715.200um
[12/07 21:21:30    198s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/07 21:21:30    198s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 21:21:30    198s]       Trunk : target=0.133ns count=41 avg=0.068ns sd=0.019ns min=0.016ns max=0.097ns {31 <= 0.080ns, 10 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/07 21:21:30    198s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.071ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 14 <= 0.126ns, 12 <= 0.133ns}
[12/07 21:21:30    198s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/07 21:21:30    198s]        Bufs: CKBD4: 122 
[12/07 21:21:30    198s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 16745645066577188727 16122993467345012274
[12/07 21:21:30    198s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 21:21:30    198s]       delay calculator: calls=10384, total_wall_time=0.279s, mean_wall_time=0.027ms
[12/07 21:21:30    198s]       legalizer: calls=2455, total_wall_time=0.043s, mean_wall_time=0.017ms
[12/07 21:21:30    198s]       steiner router: calls=7711, total_wall_time=0.543s, mean_wall_time=0.070ms
[12/07 21:21:30    198s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 21:21:30    198s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.492, max=0.641, avg=0.562, sd=0.039], skew [0.149 vs 0.058*], 56.9% {0.545, 0.603} (wid=0.042 ws=0.033) (gid=0.610 gs=0.131)
[12/07 21:21:30    198s]           min path sink: ys[0].xs[2].torus_switch_xy/s_out_x_reg_reg[1]/CP
[12/07 21:21:30    198s]           max path sink: ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[8]/CP
[12/07 21:21:30    198s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 21:21:30    198s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.492, max=0.641, avg=0.562, sd=0.039], skew [0.149 vs 0.058*], 56.9% {0.545, 0.603} (wid=0.042 ws=0.033) (gid=0.610 gs=0.131)
[12/07 21:21:30    198s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:30    198s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:30    198s]   Stage::DRV Fixing done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 21:21:30    198s]   Stage::Insertion Delay Reduction...
[12/07 21:21:30    198s]   Removing unnecessary root buffering...
[12/07 21:21:30    198s]     Clock DAG hash before 'Removing unnecessary root buffering': 16745645066577188727 16122993467345012274
[12/07 21:21:30    198s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[12/07 21:21:30    198s]       delay calculator: calls=10384, total_wall_time=0.279s, mean_wall_time=0.027ms
[12/07 21:21:30    198s]       legalizer: calls=2455, total_wall_time=0.043s, mean_wall_time=0.017ms
[12/07 21:21:30    198s]       steiner router: calls=7711, total_wall_time=0.543s, mean_wall_time=0.070ms
[12/07 21:21:30    199s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/07 21:21:30    199s]       cell counts      : b=121, i=0, icg=0, dcg=0, l=0, total=121
[12/07 21:21:30    199s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:30    199s]       misc counts      : r=1, pp=0
[12/07 21:21:30    199s]       cell areas       : b=392.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=392.040um^2
[12/07 21:21:30    199s]       cell capacitance : b=0.221pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.221pF
[12/07 21:21:30    199s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:30    199s]       wire capacitance : top=0.000pF, trunk=0.959pF, leaf=1.976pF, total=2.935pF
[12/07 21:21:30    199s]       wire lengths     : top=0.000um, trunk=8700.015um, leaf=15292.472um, total=23992.487um
[12/07 21:21:30    199s]       hp wire lengths  : top=0.000um, trunk=7854.600um, leaf=8567.000um, total=16421.600um
[12/07 21:21:30    199s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/07 21:21:30    199s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/07 21:21:30    199s]       Trunk : target=0.133ns count=40 avg=0.067ns sd=0.019ns min=0.016ns max=0.097ns {31 <= 0.080ns, 9 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/07 21:21:30    199s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.071ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 14 <= 0.126ns, 12 <= 0.133ns}
[12/07 21:21:30    199s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/07 21:21:30    199s]        Bufs: CKBD4: 121 
[12/07 21:21:30    199s]     Clock DAG hash after 'Removing unnecessary root buffering': 16399800479814319183 5997258576633255842
[12/07 21:21:30    199s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[12/07 21:21:30    199s]       delay calculator: calls=10554, total_wall_time=0.285s, mean_wall_time=0.027ms
[12/07 21:21:30    199s]       legalizer: calls=2489, total_wall_time=0.044s, mean_wall_time=0.018ms
[12/07 21:21:30    199s]       steiner router: calls=7785, total_wall_time=0.565s, mean_wall_time=0.073ms
[12/07 21:21:30    199s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/07 21:21:30    199s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.474, max=0.585], skew [0.111 vs 0.058*]
[12/07 21:21:30    199s]           min path sink: ys[1].xs[0].client_xy/i_d_r_reg[2]/CP
[12/07 21:21:30    199s]           max path sink: ys[2].xs[1].client_xy/i_d_r_reg[3]/CP
[12/07 21:21:30    199s]     Skew group summary after 'Removing unnecessary root buffering':
[12/07 21:21:30    199s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.474, max=0.585], skew [0.111 vs 0.058*]
[12/07 21:21:30    199s]     Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:30    199s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:30    199s]   Removing unconstrained drivers...
[12/07 21:21:30    199s]     Clock DAG hash before 'Removing unconstrained drivers': 16399800479814319183 5997258576633255842
[12/07 21:21:30    199s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[12/07 21:21:30    199s]       delay calculator: calls=10554, total_wall_time=0.285s, mean_wall_time=0.027ms
[12/07 21:21:30    199s]       legalizer: calls=2489, total_wall_time=0.044s, mean_wall_time=0.018ms
[12/07 21:21:30    199s]       steiner router: calls=7785, total_wall_time=0.565s, mean_wall_time=0.073ms
[12/07 21:21:30    199s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/07 21:21:30    199s]       cell counts      : b=121, i=0, icg=0, dcg=0, l=0, total=121
[12/07 21:21:30    199s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:30    199s]       misc counts      : r=1, pp=0
[12/07 21:21:30    199s]       cell areas       : b=392.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=392.040um^2
[12/07 21:21:30    199s]       cell capacitance : b=0.221pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.221pF
[12/07 21:21:30    199s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:30    199s]       wire capacitance : top=0.000pF, trunk=0.959pF, leaf=1.976pF, total=2.935pF
[12/07 21:21:30    199s]       wire lengths     : top=0.000um, trunk=8700.015um, leaf=15292.472um, total=23992.487um
[12/07 21:21:30    199s]       hp wire lengths  : top=0.000um, trunk=7854.600um, leaf=8567.000um, total=16421.600um
[12/07 21:21:30    199s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/07 21:21:30    199s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/07 21:21:30    199s]       Trunk : target=0.133ns count=40 avg=0.067ns sd=0.019ns min=0.016ns max=0.097ns {31 <= 0.080ns, 9 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/07 21:21:30    199s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.071ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 14 <= 0.126ns, 12 <= 0.133ns}
[12/07 21:21:30    199s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/07 21:21:30    199s]        Bufs: CKBD4: 121 
[12/07 21:21:30    199s]     Clock DAG hash after 'Removing unconstrained drivers': 16399800479814319183 5997258576633255842
[12/07 21:21:30    199s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[12/07 21:21:30    199s]       delay calculator: calls=10554, total_wall_time=0.285s, mean_wall_time=0.027ms
[12/07 21:21:30    199s]       legalizer: calls=2489, total_wall_time=0.044s, mean_wall_time=0.018ms
[12/07 21:21:30    199s]       steiner router: calls=7785, total_wall_time=0.565s, mean_wall_time=0.073ms
[12/07 21:21:30    199s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/07 21:21:30    199s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.474, max=0.585], skew [0.111 vs 0.058*]
[12/07 21:21:30    199s]           min path sink: ys[1].xs[0].client_xy/i_d_r_reg[2]/CP
[12/07 21:21:30    199s]           max path sink: ys[2].xs[1].client_xy/i_d_r_reg[3]/CP
[12/07 21:21:30    199s]     Skew group summary after 'Removing unconstrained drivers':
[12/07 21:21:30    199s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.474, max=0.585], skew [0.111 vs 0.058*]
[12/07 21:21:30    199s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:30    199s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:30    199s]   Reducing insertion delay 1...
[12/07 21:21:30    199s]     Clock DAG hash before 'Reducing insertion delay 1': 16399800479814319183 5997258576633255842
[12/07 21:21:30    199s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[12/07 21:21:30    199s]       delay calculator: calls=10554, total_wall_time=0.285s, mean_wall_time=0.027ms
[12/07 21:21:30    199s]       legalizer: calls=2489, total_wall_time=0.044s, mean_wall_time=0.018ms
[12/07 21:21:30    199s]       steiner router: calls=7785, total_wall_time=0.565s, mean_wall_time=0.073ms
[12/07 21:21:30    199s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/07 21:21:30    199s]       cell counts      : b=121, i=0, icg=0, dcg=0, l=0, total=121
[12/07 21:21:30    199s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:30    199s]       misc counts      : r=1, pp=0
[12/07 21:21:30    199s]       cell areas       : b=392.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=392.040um^2
[12/07 21:21:30    199s]       cell capacitance : b=0.221pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.221pF
[12/07 21:21:30    199s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:30    199s]       wire capacitance : top=0.000pF, trunk=0.959pF, leaf=1.976pF, total=2.935pF
[12/07 21:21:30    199s]       wire lengths     : top=0.000um, trunk=8700.015um, leaf=15292.472um, total=23992.487um
[12/07 21:21:30    199s]       hp wire lengths  : top=0.000um, trunk=7854.600um, leaf=8567.000um, total=16421.600um
[12/07 21:21:30    199s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/07 21:21:30    199s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/07 21:21:30    199s]       Trunk : target=0.133ns count=40 avg=0.067ns sd=0.019ns min=0.016ns max=0.097ns {31 <= 0.080ns, 9 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
[12/07 21:21:30    199s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.071ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 14 <= 0.126ns, 12 <= 0.133ns}
[12/07 21:21:30    199s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/07 21:21:30    199s]        Bufs: CKBD4: 121 
[12/07 21:21:30    199s]     Clock DAG hash after 'Reducing insertion delay 1': 16399800479814319183 5997258576633255842
[12/07 21:21:30    199s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[12/07 21:21:30    199s]       delay calculator: calls=10581, total_wall_time=0.286s, mean_wall_time=0.027ms
[12/07 21:21:30    199s]       legalizer: calls=2492, total_wall_time=0.044s, mean_wall_time=0.018ms
[12/07 21:21:30    199s]       steiner router: calls=7792, total_wall_time=0.568s, mean_wall_time=0.073ms
[12/07 21:21:30    199s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/07 21:21:30    199s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.474, max=0.585], skew [0.111 vs 0.058*]
[12/07 21:21:30    199s]           min path sink: ys[1].xs[0].client_xy/i_d_r_reg[2]/CP
[12/07 21:21:30    199s]           max path sink: ys[2].xs[1].client_xy/i_d_r_reg[3]/CP
[12/07 21:21:30    199s]     Skew group summary after 'Reducing insertion delay 1':
[12/07 21:21:30    199s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.474, max=0.585], skew [0.111 vs 0.058*]
[12/07 21:21:30    199s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:30    199s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:30    199s]   Removing longest path buffering...
[12/07 21:21:30    199s]     Clock DAG hash before 'Removing longest path buffering': 16399800479814319183 5997258576633255842
[12/07 21:21:30    199s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[12/07 21:21:30    199s]       delay calculator: calls=10581, total_wall_time=0.286s, mean_wall_time=0.027ms
[12/07 21:21:30    199s]       legalizer: calls=2492, total_wall_time=0.044s, mean_wall_time=0.018ms
[12/07 21:21:30    199s]       steiner router: calls=7792, total_wall_time=0.568s, mean_wall_time=0.073ms
[12/07 21:21:31    199s]     Clock DAG stats after 'Removing longest path buffering':
[12/07 21:21:31    199s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:31    199s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:31    199s]       misc counts      : r=1, pp=0
[12/07 21:21:31    199s]       cell areas       : b=369.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=369.360um^2
[12/07 21:21:31    199s]       cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
[12/07 21:21:31    199s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:31    199s]       wire capacitance : top=0.000pF, trunk=0.970pF, leaf=1.980pF, total=2.950pF
[12/07 21:21:31    199s]       wire lengths     : top=0.000um, trunk=8806.914um, leaf=15327.170um, total=24134.084um
[12/07 21:21:31    199s]       hp wire lengths  : top=0.000um, trunk=7935.400um, leaf=8578.300um, total=16513.700um
[12/07 21:21:31    199s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/07 21:21:31    199s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/07 21:21:31    199s]       Trunk : target=0.133ns count=33 avg=0.080ns sd=0.026ns min=0.032ns max=0.133ns {21 <= 0.080ns, 7 <= 0.106ns, 0 <= 0.120ns, 0 <= 0.126ns, 5 <= 0.133ns}
[12/07 21:21:31    199s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:31    199s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/07 21:21:31    199s]        Bufs: CKBD4: 114 
[12/07 21:21:31    199s]     Clock DAG hash after 'Removing longest path buffering': 4546050027900154108 14091554210224224650
[12/07 21:21:31    199s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[12/07 21:21:31    199s]       delay calculator: calls=11779, total_wall_time=0.330s, mean_wall_time=0.028ms
[12/07 21:21:31    199s]       legalizer: calls=2669, total_wall_time=0.051s, mean_wall_time=0.019ms
[12/07 21:21:31    199s]       steiner router: calls=8196, total_wall_time=0.677s, mean_wall_time=0.083ms
[12/07 21:21:31    199s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/07 21:21:31    199s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.474, max=0.541], skew [0.068 vs 0.058*]
[12/07 21:21:31    199s]           min path sink: ys[1].xs[0].client_xy/i_d_r_reg[2]/CP
[12/07 21:21:31    199s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 21:21:31    199s]     Skew group summary after 'Removing longest path buffering':
[12/07 21:21:31    199s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.474, max=0.541], skew [0.068 vs 0.058*]
[12/07 21:21:31    199s]     Legalizer API calls during this step: 177 succeeded with high effort: 177 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:31    199s]   Removing longest path buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 21:21:31    199s]   Reducing insertion delay 2...
[12/07 21:21:31    199s]     Clock DAG hash before 'Reducing insertion delay 2': 4546050027900154108 14091554210224224650
[12/07 21:21:31    199s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[12/07 21:21:31    199s]       delay calculator: calls=11779, total_wall_time=0.330s, mean_wall_time=0.028ms
[12/07 21:21:31    199s]       legalizer: calls=2669, total_wall_time=0.051s, mean_wall_time=0.019ms
[12/07 21:21:31    199s]       steiner router: calls=8196, total_wall_time=0.677s, mean_wall_time=0.083ms
[12/07 21:21:31    200s]     Path optimization required 746 stage delay updates 
[12/07 21:21:31    200s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/07 21:21:31    200s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:31    200s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:31    200s]       misc counts      : r=1, pp=0
[12/07 21:21:31    200s]       cell areas       : b=369.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=369.360um^2
[12/07 21:21:31    200s]       cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
[12/07 21:21:31    200s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:31    200s]       wire capacitance : top=0.000pF, trunk=0.971pF, leaf=1.980pF, total=2.951pF
[12/07 21:21:31    200s]       wire lengths     : top=0.000um, trunk=8818.198um, leaf=15327.170um, total=24145.368um
[12/07 21:21:31    200s]       hp wire lengths  : top=0.000um, trunk=7931.200um, leaf=8578.300um, total=16509.500um
[12/07 21:21:31    200s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/07 21:21:31    200s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/07 21:21:31    200s]       Trunk : target=0.133ns count=33 avg=0.080ns sd=0.025ns min=0.034ns max=0.133ns {21 <= 0.080ns, 7 <= 0.106ns, 0 <= 0.120ns, 1 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:31    200s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:31    200s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/07 21:21:31    200s]        Bufs: CKBD4: 114 
[12/07 21:21:31    200s]     Clock DAG hash after 'Reducing insertion delay 2': 9586906473878301997 17037857530873203827
[12/07 21:21:31    200s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[12/07 21:21:31    200s]       delay calculator: calls=13186, total_wall_time=0.378s, mean_wall_time=0.029ms
[12/07 21:21:31    200s]       legalizer: calls=3001, total_wall_time=0.062s, mean_wall_time=0.021ms
[12/07 21:21:31    200s]       steiner router: calls=8942, total_wall_time=0.838s, mean_wall_time=0.094ms
[12/07 21:21:31    200s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/07 21:21:31    200s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.476, max=0.533, avg=0.506, sd=0.016], skew [0.057 vs 0.058], 100% {0.476, 0.533} (wid=0.034 ws=0.027) (gid=0.522 gs=0.068)
[12/07 21:21:31    200s]           min path sink: ys[1].xs[0].client_xy/i_d_r_reg[2]/CP
[12/07 21:21:31    200s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 21:21:31    200s]     Skew group summary after 'Reducing insertion delay 2':
[12/07 21:21:31    200s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.476, max=0.533, avg=0.506, sd=0.016], skew [0.057 vs 0.058], 100% {0.476, 0.533} (wid=0.034 ws=0.027) (gid=0.522 gs=0.068)
[12/07 21:21:31    200s]     Legalizer API calls during this step: 332 succeeded with high effort: 332 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:31    200s]   Reducing insertion delay 2 done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/07 21:21:31    200s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/07 21:21:31    200s]   CCOpt::Phase::Construction done. (took cpu=0:00:13.0 real=0:00:13.1)
[12/07 21:21:31    200s]   CCOpt::Phase::Implementation...
[12/07 21:21:31    200s]   Stage::Reducing Power...
[12/07 21:21:31    200s]   Improving clock tree routing...
[12/07 21:21:31    200s]     Clock DAG hash before 'Improving clock tree routing': 9586906473878301997 17037857530873203827
[12/07 21:21:31    200s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[12/07 21:21:31    200s]       delay calculator: calls=13186, total_wall_time=0.378s, mean_wall_time=0.029ms
[12/07 21:21:31    200s]       legalizer: calls=3001, total_wall_time=0.062s, mean_wall_time=0.021ms
[12/07 21:21:31    200s]       steiner router: calls=8942, total_wall_time=0.838s, mean_wall_time=0.094ms
[12/07 21:21:31    200s]     Iteration 1...
[12/07 21:21:32    200s]     Iteration 1 done.
[12/07 21:21:32    200s]     Clock DAG stats after 'Improving clock tree routing':
[12/07 21:21:32    200s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:32    200s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:32    200s]       misc counts      : r=1, pp=0
[12/07 21:21:32    200s]       cell areas       : b=369.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=369.360um^2
[12/07 21:21:32    200s]       cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
[12/07 21:21:32    200s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:32    200s]       wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:32    200s]       wire lengths     : top=0.000um, trunk=8790.299um, leaf=15327.170um, total=24117.469um
[12/07 21:21:32    200s]       hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:32    200s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/07 21:21:32    200s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/07 21:21:32    200s]       Trunk : target=0.133ns count=33 avg=0.080ns sd=0.025ns min=0.034ns max=0.133ns {21 <= 0.080ns, 7 <= 0.106ns, 0 <= 0.120ns, 1 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:32    200s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:32    200s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/07 21:21:32    200s]        Bufs: CKBD4: 114 
[12/07 21:21:32    200s]     Clock DAG hash after 'Improving clock tree routing': 3444727664244837440 17750832039783924214
[12/07 21:21:32    200s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[12/07 21:21:32    200s]       delay calculator: calls=13364, total_wall_time=0.385s, mean_wall_time=0.029ms
[12/07 21:21:32    200s]       legalizer: calls=3124, total_wall_time=0.065s, mean_wall_time=0.021ms
[12/07 21:21:32    200s]       steiner router: calls=9060, total_wall_time=0.863s, mean_wall_time=0.095ms
[12/07 21:21:32    200s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/07 21:21:32    200s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.476, max=0.533], skew [0.057 vs 0.058]
[12/07 21:21:32    200s]           min path sink: ys[1].xs[0].client_xy/i_d_r_reg[2]/CP
[12/07 21:21:32    200s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 21:21:32    200s]     Skew group summary after 'Improving clock tree routing':
[12/07 21:21:32    200s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.476, max=0.533], skew [0.057 vs 0.058]
[12/07 21:21:32    200s]     Legalizer API calls during this step: 123 succeeded with high effort: 123 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:32    200s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:32    200s]   Reducing clock tree power 1...
[12/07 21:21:32    200s]     Clock DAG hash before 'Reducing clock tree power 1': 3444727664244837440 17750832039783924214
[12/07 21:21:32    200s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[12/07 21:21:32    200s]       delay calculator: calls=13364, total_wall_time=0.385s, mean_wall_time=0.029ms
[12/07 21:21:32    200s]       legalizer: calls=3124, total_wall_time=0.065s, mean_wall_time=0.021ms
[12/07 21:21:32    200s]       steiner router: calls=9060, total_wall_time=0.863s, mean_wall_time=0.095ms
[12/07 21:21:32    200s]     Resizing gates: 
[12/07 21:21:32    200s]     Legalizer releasing space for clock trees
[12/07 21:21:32    200s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 21:21:32    200s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:32    200s]     100% 
[12/07 21:21:32    200s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/07 21:21:32    200s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:32    200s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:32    200s]       misc counts      : r=1, pp=0
[12/07 21:21:32    200s]       cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:32    200s]       cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:32    200s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:32    200s]       wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:32    200s]       wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:32    200s]       hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:32    200s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/07 21:21:32    200s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/07 21:21:32    200s]       Trunk : target=0.133ns count=33 avg=0.082ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:32    200s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:32    200s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/07 21:21:32    200s]        Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:32    200s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 7798906776290049719 5079902828510484609
[12/07 21:21:32    200s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[12/07 21:21:32    200s]       delay calculator: calls=13877, total_wall_time=0.402s, mean_wall_time=0.029ms
[12/07 21:21:32    200s]       legalizer: calls=3365, total_wall_time=0.069s, mean_wall_time=0.020ms
[12/07 21:21:32    200s]       steiner router: calls=9108, total_wall_time=0.870s, mean_wall_time=0.096ms
[12/07 21:21:32    200s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/07 21:21:32    200s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533], skew [0.055 vs 0.058]
[12/07 21:21:32    200s]           min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/07 21:21:32    200s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 21:21:32    200s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/07 21:21:32    200s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533], skew [0.055 vs 0.058]
[12/07 21:21:32    200s]     Resizing gates: 
[12/07 21:21:32    200s]     Legalizer releasing space for clock trees
[12/07 21:21:32    200s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 21:21:32    200s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:32    200s]     100% 
[12/07 21:21:32    200s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/07 21:21:32    200s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:32    200s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:32    200s]       misc counts      : r=1, pp=0
[12/07 21:21:32    200s]       cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:32    200s]       cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:32    200s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:32    200s]       wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:32    200s]       wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:32    200s]       hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:32    200s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/07 21:21:32    200s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/07 21:21:32    200s]       Trunk : target=0.133ns count=33 avg=0.082ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:32    200s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:32    200s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/07 21:21:32    200s]        Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:32    200s]     Clock DAG hash after 'Reducing clock tree power 1': 7798906776290049719 5079902828510484609
[12/07 21:21:32    200s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[12/07 21:21:32    200s]       delay calculator: calls=14363, total_wall_time=0.419s, mean_wall_time=0.029ms
[12/07 21:21:32    200s]       legalizer: calls=3604, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:32    200s]       steiner router: calls=9152, total_wall_time=0.877s, mean_wall_time=0.096ms
[12/07 21:21:32    200s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/07 21:21:32    200s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533], skew [0.055 vs 0.058]
[12/07 21:21:32    200s]           min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/07 21:21:32    200s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 21:21:32    200s]     Skew group summary after 'Reducing clock tree power 1':
[12/07 21:21:32    200s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533], skew [0.055 vs 0.058]
[12/07 21:21:32    200s]     Legalizer API calls during this step: 480 succeeded with high effort: 480 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:32    200s]   Reducing clock tree power 1 done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 21:21:32    200s]   Reducing clock tree power 2...
[12/07 21:21:32    200s]     Clock DAG hash before 'Reducing clock tree power 2': 7798906776290049719 5079902828510484609
[12/07 21:21:32    200s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[12/07 21:21:32    200s]       delay calculator: calls=14363, total_wall_time=0.419s, mean_wall_time=0.029ms
[12/07 21:21:32    200s]       legalizer: calls=3604, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:32    200s]       steiner router: calls=9152, total_wall_time=0.877s, mean_wall_time=0.096ms
[12/07 21:21:32    200s]     Path optimization required 0 stage delay updates 
[12/07 21:21:32    200s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/07 21:21:32    200s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:32    200s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:32    200s]       misc counts      : r=1, pp=0
[12/07 21:21:32    200s]       cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:32    200s]       cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:32    200s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:32    200s]       wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:32    200s]       wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:32    200s]       hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:32    200s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/07 21:21:32    200s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/07 21:21:32    200s]       Trunk : target=0.133ns count=33 avg=0.082ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:32    200s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:32    200s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/07 21:21:32    200s]        Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:32    200s]     Clock DAG hash after 'Reducing clock tree power 2': 7798906776290049719 5079902828510484609
[12/07 21:21:32    200s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[12/07 21:21:32    200s]       delay calculator: calls=14363, total_wall_time=0.419s, mean_wall_time=0.029ms
[12/07 21:21:32    200s]       legalizer: calls=3604, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:32    200s]       steiner router: calls=9152, total_wall_time=0.877s, mean_wall_time=0.096ms
[12/07 21:21:32    200s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/07 21:21:32    200s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533, avg=0.511, sd=0.015], skew [0.055 vs 0.058], 100% {0.478, 0.533} (wid=0.034 ws=0.027) (gid=0.522 gs=0.064)
[12/07 21:21:32    200s]           min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/07 21:21:32    200s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 21:21:32    200s]     Skew group summary after 'Reducing clock tree power 2':
[12/07 21:21:32    200s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533, avg=0.511, sd=0.015], skew [0.055 vs 0.058], 100% {0.478, 0.533} (wid=0.034 ws=0.027) (gid=0.522 gs=0.064)
[12/07 21:21:32    200s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:32    200s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/07 21:21:32    200s]   Stage::Reducing Power done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/07 21:21:32    200s]   Stage::Balancing...
[12/07 21:21:32    200s]   Approximately balancing fragments step...
[12/07 21:21:32    200s]     Clock DAG hash before 'Approximately balancing fragments step': 7798906776290049719 5079902828510484609
[12/07 21:21:32    200s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[12/07 21:21:32    200s]       delay calculator: calls=14363, total_wall_time=0.419s, mean_wall_time=0.029ms
[12/07 21:21:32    200s]       legalizer: calls=3604, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:32    200s]       steiner router: calls=9152, total_wall_time=0.877s, mean_wall_time=0.096ms
[12/07 21:21:32    200s]     Resolve constraints - Approximately balancing fragments...
[12/07 21:21:32    200s]     Resolving skew group constraints...
[12/07 21:21:32    201s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/07 21:21:32    201s]     Resolving skew group constraints done.
[12/07 21:21:32    201s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:21:32    201s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/07 21:21:32    201s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/07 21:21:32    201s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:32    201s]     Approximately balancing fragments...
[12/07 21:21:32    201s]       Moving gates to improve sub-tree skew...
[12/07 21:21:32    201s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 7798906776290049719 5079902828510484609
[12/07 21:21:32    201s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[12/07 21:21:32    201s]           delay calculator: calls=14411, total_wall_time=0.420s, mean_wall_time=0.029ms
[12/07 21:21:32    201s]           legalizer: calls=3604, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:32    201s]           steiner router: calls=9200, total_wall_time=0.877s, mean_wall_time=0.095ms
[12/07 21:21:32    201s]         Tried: 116 Succeeded: 0
[12/07 21:21:32    201s]         Topology Tried: 0 Succeeded: 0
[12/07 21:21:32    201s]         0 Succeeded with SS ratio
[12/07 21:21:32    201s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/07 21:21:32    201s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/07 21:21:32    201s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/07 21:21:32    201s]           cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:32    201s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:32    201s]           misc counts      : r=1, pp=0
[12/07 21:21:32    201s]           cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:32    201s]           cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:32    201s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:32    201s]           wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:32    201s]           wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:32    201s]           hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:32    201s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/07 21:21:32    201s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/07 21:21:32    201s]           Trunk : target=0.133ns count=33 avg=0.082ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:32    201s]           Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:32    201s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/07 21:21:32    201s]            Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:32    201s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 7798906776290049719 5079902828510484609
[12/07 21:21:32    201s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[12/07 21:21:32    201s]           delay calculator: calls=14411, total_wall_time=0.420s, mean_wall_time=0.029ms
[12/07 21:21:32    201s]           legalizer: calls=3604, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:32    201s]           steiner router: calls=9200, total_wall_time=0.877s, mean_wall_time=0.095ms
[12/07 21:21:32    201s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:32    201s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:32    201s]       Approximately balancing fragments bottom up...
[12/07 21:21:32    201s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 7798906776290049719 5079902828510484609
[12/07 21:21:32    201s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[12/07 21:21:32    201s]           delay calculator: calls=14411, total_wall_time=0.420s, mean_wall_time=0.029ms
[12/07 21:21:32    201s]           legalizer: calls=3604, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:32    201s]           steiner router: calls=9200, total_wall_time=0.877s, mean_wall_time=0.095ms
[12/07 21:21:32    201s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:21:33    201s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/07 21:21:33    201s]           cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:33    201s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:33    201s]           misc counts      : r=1, pp=0
[12/07 21:21:33    201s]           cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:33    201s]           cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:33    201s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:33    201s]           wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:33    201s]           wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:33    201s]           hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:33    201s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/07 21:21:33    201s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/07 21:21:33    201s]           Trunk : target=0.133ns count=33 avg=0.082ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:33    201s]           Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:33    201s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/07 21:21:33    201s]            Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:33    201s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[12/07 21:21:33    201s]           delay calculator: calls=14767, total_wall_time=0.433s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]           legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]           steiner router: calls=9204, total_wall_time=0.878s, mean_wall_time=0.095ms
[12/07 21:21:33    201s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:33    201s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:21:33    201s]       Approximately balancing fragments, wire and cell delays...
[12/07 21:21:33    201s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/07 21:21:33    201s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/07 21:21:33    201s]           cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:33    201s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:33    201s]           misc counts      : r=1, pp=0
[12/07 21:21:33    201s]           cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:33    201s]           cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:33    201s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:33    201s]           wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:33    201s]           wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:33    201s]           hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:33    201s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/07 21:21:33    201s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/07 21:21:33    201s]           Trunk : target=0.133ns count=33 avg=0.082ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:33    201s]           Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:33    201s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/07 21:21:33    201s]            Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:33    201s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/07 21:21:33    201s]           delay calculator: calls=14769, total_wall_time=0.433s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]           legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]           steiner router: calls=9206, total_wall_time=0.878s, mean_wall_time=0.095ms
[12/07 21:21:33    201s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/07 21:21:33    201s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:33    201s]     Approximately balancing fragments done.
[12/07 21:21:33    201s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/07 21:21:33    201s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:33    201s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:33    201s]       misc counts      : r=1, pp=0
[12/07 21:21:33    201s]       cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:33    201s]       cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:33    201s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:33    201s]       wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:33    201s]       wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:33    201s]       hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:33    201s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/07 21:21:33    201s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/07 21:21:33    201s]       Trunk : target=0.133ns count=33 avg=0.082ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:33    201s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:33    201s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/07 21:21:33    201s]        Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:33    201s]     Clock DAG hash after 'Approximately balancing fragments step': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[12/07 21:21:33    201s]       delay calculator: calls=14769, total_wall_time=0.433s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9206, total_wall_time=0.878s, mean_wall_time=0.095ms
[12/07 21:21:33    201s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:33    201s]   Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 21:21:33    201s]   Clock DAG stats after Approximately balancing fragments:
[12/07 21:21:33    201s]     cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:33    201s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:33    201s]     misc counts      : r=1, pp=0
[12/07 21:21:33    201s]     cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:33    201s]     cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:33    201s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:33    201s]     wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:33    201s]     wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:33    201s]     hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:33    201s]   Clock DAG net violations after Approximately balancing fragments: none
[12/07 21:21:33    201s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/07 21:21:33    201s]     Trunk : target=0.133ns count=33 avg=0.082ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:33    201s]     Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:33    201s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/07 21:21:33    201s]      Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:33    201s]   Clock DAG hash after Approximately balancing fragments: 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[12/07 21:21:33    201s]     delay calculator: calls=14769, total_wall_time=0.433s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]     legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]     steiner router: calls=9206, total_wall_time=0.878s, mean_wall_time=0.095ms
[12/07 21:21:33    201s]   Primary reporting skew groups after Approximately balancing fragments:
[12/07 21:21:33    201s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533], skew [0.055 vs 0.058]
[12/07 21:21:33    201s]         min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/07 21:21:33    201s]         max path sink: ys[1].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 21:21:33    201s]   Skew group summary after Approximately balancing fragments:
[12/07 21:21:33    201s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533], skew [0.055 vs 0.058]
[12/07 21:21:33    201s]   Improving fragments clock skew...
[12/07 21:21:33    201s]     Clock DAG hash before 'Improving fragments clock skew': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[12/07 21:21:33    201s]       delay calculator: calls=14769, total_wall_time=0.433s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9206, total_wall_time=0.878s, mean_wall_time=0.095ms
[12/07 21:21:33    201s]     Clock DAG stats after 'Improving fragments clock skew':
[12/07 21:21:33    201s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:33    201s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:33    201s]       misc counts      : r=1, pp=0
[12/07 21:21:33    201s]       cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:33    201s]       cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:33    201s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:33    201s]       wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:33    201s]       wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:33    201s]       hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:33    201s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/07 21:21:33    201s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/07 21:21:33    201s]       Trunk : target=0.133ns count=33 avg=0.082ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:33    201s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:33    201s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/07 21:21:33    201s]        Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:33    201s]     Clock DAG hash after 'Improving fragments clock skew': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[12/07 21:21:33    201s]       delay calculator: calls=14769, total_wall_time=0.433s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9206, total_wall_time=0.878s, mean_wall_time=0.095ms
[12/07 21:21:33    201s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/07 21:21:33    201s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533], skew [0.055 vs 0.058]
[12/07 21:21:33    201s]           min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/07 21:21:33    201s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 21:21:33    201s]     Skew group summary after 'Improving fragments clock skew':
[12/07 21:21:33    201s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533], skew [0.055 vs 0.058]
[12/07 21:21:33    201s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:33    201s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:33    201s]   Approximately balancing step...
[12/07 21:21:33    201s]     Clock DAG hash before 'Approximately balancing step': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[12/07 21:21:33    201s]       delay calculator: calls=14769, total_wall_time=0.433s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9206, total_wall_time=0.878s, mean_wall_time=0.095ms
[12/07 21:21:33    201s]     Resolve constraints - Approximately balancing...
[12/07 21:21:33    201s]     Resolving skew group constraints...
[12/07 21:21:33    201s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/07 21:21:33    201s]     Resolving skew group constraints done.
[12/07 21:21:33    201s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:33    201s]     Approximately balancing...
[12/07 21:21:33    201s]       Approximately balancing, wire and cell delays...
[12/07 21:21:33    201s]       Approximately balancing, wire and cell delays, iteration 1...
[12/07 21:21:33    201s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/07 21:21:33    201s]           cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:33    201s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:33    201s]           misc counts      : r=1, pp=0
[12/07 21:21:33    201s]           cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:33    201s]           cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:33    201s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:33    201s]           wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:33    201s]           wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:33    201s]           hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:33    201s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/07 21:21:33    201s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/07 21:21:33    201s]           Trunk : target=0.133ns count=33 avg=0.082ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:33    201s]           Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:33    201s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/07 21:21:33    201s]            Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:33    201s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[12/07 21:21:33    201s]           delay calculator: calls=14769, total_wall_time=0.433s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]           legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]           steiner router: calls=9206, total_wall_time=0.878s, mean_wall_time=0.095ms
[12/07 21:21:33    201s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/07 21:21:33    201s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:33    201s]     Approximately balancing done.
[12/07 21:21:33    201s]     Clock DAG stats after 'Approximately balancing step':
[12/07 21:21:33    201s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:33    201s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:33    201s]       misc counts      : r=1, pp=0
[12/07 21:21:33    201s]       cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:33    201s]       cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:33    201s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:33    201s]       wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:33    201s]       wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:33    201s]       hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:33    201s]     Clock DAG net violations after 'Approximately balancing step': none
[12/07 21:21:33    201s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/07 21:21:33    201s]       Trunk : target=0.133ns count=33 avg=0.082ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:33    201s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:33    201s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/07 21:21:33    201s]        Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:33    201s]     Clock DAG hash after 'Approximately balancing step': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[12/07 21:21:33    201s]       delay calculator: calls=14769, total_wall_time=0.433s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9206, total_wall_time=0.878s, mean_wall_time=0.095ms
[12/07 21:21:33    201s]     Primary reporting skew groups after 'Approximately balancing step':
[12/07 21:21:33    201s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533], skew [0.055 vs 0.058]
[12/07 21:21:33    201s]           min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/07 21:21:33    201s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 21:21:33    201s]     Skew group summary after 'Approximately balancing step':
[12/07 21:21:33    201s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533], skew [0.055 vs 0.058]
[12/07 21:21:33    201s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:33    201s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:21:33    201s]   Fixing clock tree overload...
[12/07 21:21:33    201s]     Clock DAG hash before 'Fixing clock tree overload': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[12/07 21:21:33    201s]       delay calculator: calls=14769, total_wall_time=0.433s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9206, total_wall_time=0.878s, mean_wall_time=0.095ms
[12/07 21:21:33    201s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:21:33    201s]     Clock DAG stats after 'Fixing clock tree overload':
[12/07 21:21:33    201s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:33    201s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:33    201s]       misc counts      : r=1, pp=0
[12/07 21:21:33    201s]       cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:33    201s]       cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:33    201s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:33    201s]       wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:33    201s]       wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:33    201s]       hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:33    201s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/07 21:21:33    201s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/07 21:21:33    201s]       Trunk : target=0.133ns count=33 avg=0.082ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:33    201s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:33    201s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/07 21:21:33    201s]        Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:33    201s]     Clock DAG hash after 'Fixing clock tree overload': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[12/07 21:21:33    201s]       delay calculator: calls=14769, total_wall_time=0.433s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9206, total_wall_time=0.878s, mean_wall_time=0.095ms
[12/07 21:21:33    201s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/07 21:21:33    201s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533], skew [0.055 vs 0.058]
[12/07 21:21:33    201s]           min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/07 21:21:33    201s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 21:21:33    201s]     Skew group summary after 'Fixing clock tree overload':
[12/07 21:21:33    201s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533], skew [0.055 vs 0.058]
[12/07 21:21:33    201s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:33    201s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:33    201s]   Approximately balancing paths...
[12/07 21:21:33    201s]     Clock DAG hash before 'Approximately balancing paths': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[12/07 21:21:33    201s]       delay calculator: calls=14769, total_wall_time=0.433s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9206, total_wall_time=0.878s, mean_wall_time=0.095ms
[12/07 21:21:33    201s]     Added 0 buffers.
[12/07 21:21:33    201s]     Clock DAG stats after 'Approximately balancing paths':
[12/07 21:21:33    201s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:33    201s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:33    201s]       misc counts      : r=1, pp=0
[12/07 21:21:33    201s]       cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:33    201s]       cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:33    201s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:33    201s]       wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:33    201s]       wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:33    201s]       hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:33    201s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/07 21:21:33    201s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/07 21:21:33    201s]       Trunk : target=0.133ns count=33 avg=0.082ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:33    201s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:33    201s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/07 21:21:33    201s]        Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:33    201s]     Clock DAG hash after 'Approximately balancing paths': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[12/07 21:21:33    201s]       delay calculator: calls=14769, total_wall_time=0.433s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9206, total_wall_time=0.878s, mean_wall_time=0.095ms
[12/07 21:21:33    201s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/07 21:21:33    201s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533, avg=0.511, sd=0.015], skew [0.055 vs 0.058], 100% {0.478, 0.533} (wid=0.034 ws=0.027) (gid=0.522 gs=0.064)
[12/07 21:21:33    201s]           min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/07 21:21:33    201s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[12]/CP
[12/07 21:21:33    201s]     Skew group summary after 'Approximately balancing paths':
[12/07 21:21:33    201s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.478, max=0.533, avg=0.511, sd=0.015], skew [0.055 vs 0.058], 100% {0.478, 0.533} (wid=0.034 ws=0.027) (gid=0.522 gs=0.064)
[12/07 21:21:33    201s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:33    201s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:33    201s]   Stage::Balancing done. (took cpu=0:00:00.8 real=0:00:00.9)
[12/07 21:21:33    201s]   Stage::Polishing...
[12/07 21:21:33    201s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:21:33    201s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:33    201s]   Clock DAG stats before polishing:
[12/07 21:21:33    201s]     cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:33    201s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:33    201s]     misc counts      : r=1, pp=0
[12/07 21:21:33    201s]     cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:33    201s]     cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:33    201s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:33    201s]     wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:33    201s]     wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:33    201s]     hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:33    201s]   Clock DAG net violations before polishing: none
[12/07 21:21:33    201s]   Clock DAG primary half-corner transition distribution before polishing:
[12/07 21:21:33    201s]     Trunk : target=0.133ns count=33 avg=0.083ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:33    201s]     Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:33    201s]   Clock DAG library cell distribution before polishing {count}:
[12/07 21:21:33    201s]      Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:33    201s]   Clock DAG hash before polishing: 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]   CTS services accumulated run-time stats before polishing:
[12/07 21:21:33    201s]     delay calculator: calls=14884, total_wall_time=0.437s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]     legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]     steiner router: calls=9321, total_wall_time=0.913s, mean_wall_time=0.098ms
[12/07 21:21:33    201s]   Primary reporting skew groups before polishing:
[12/07 21:21:33    201s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.479, max=0.534], skew [0.055 vs 0.058]
[12/07 21:21:33    201s]         min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[30]/CP
[12/07 21:21:33    201s]         max path sink: ys[3].xs[1].torus_switch_xy/e_out_data_reg_reg[23]/CP
[12/07 21:21:33    201s]   Skew group summary before polishing:
[12/07 21:21:33    201s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.479, max=0.534], skew [0.055 vs 0.058]
[12/07 21:21:33    201s]   Merging balancing drivers for power...
[12/07 21:21:33    201s]     Clock DAG hash before 'Merging balancing drivers for power': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[12/07 21:21:33    201s]       delay calculator: calls=14884, total_wall_time=0.437s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9321, total_wall_time=0.913s, mean_wall_time=0.098ms
[12/07 21:21:33    201s]     Tried: 116 Succeeded: 0
[12/07 21:21:33    201s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/07 21:21:33    201s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:33    201s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:33    201s]       misc counts      : r=1, pp=0
[12/07 21:21:33    201s]       cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:33    201s]       cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:33    201s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:33    201s]       wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:33    201s]       wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:33    201s]       hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:33    201s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/07 21:21:33    201s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/07 21:21:33    201s]       Trunk : target=0.133ns count=33 avg=0.083ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:33    201s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:33    201s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/07 21:21:33    201s]        Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:33    201s]     Clock DAG hash after 'Merging balancing drivers for power': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[12/07 21:21:33    201s]       delay calculator: calls=14884, total_wall_time=0.437s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9321, total_wall_time=0.913s, mean_wall_time=0.098ms
[12/07 21:21:33    201s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/07 21:21:33    201s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.479, max=0.534], skew [0.055 vs 0.058]
[12/07 21:21:33    201s]           min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[30]/CP
[12/07 21:21:33    201s]           max path sink: ys[3].xs[1].torus_switch_xy/e_out_data_reg_reg[23]/CP
[12/07 21:21:33    201s]     Skew group summary after 'Merging balancing drivers for power':
[12/07 21:21:33    201s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.479, max=0.534], skew [0.055 vs 0.058]
[12/07 21:21:33    201s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:33    201s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:33    201s]   Improving clock skew...
[12/07 21:21:33    201s]     Clock DAG hash before 'Improving clock skew': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats before 'Improving clock skew':
[12/07 21:21:33    201s]       delay calculator: calls=14884, total_wall_time=0.437s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9321, total_wall_time=0.913s, mean_wall_time=0.098ms
[12/07 21:21:33    201s]     Clock DAG stats after 'Improving clock skew':
[12/07 21:21:33    201s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:33    201s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:33    201s]       misc counts      : r=1, pp=0
[12/07 21:21:33    201s]       cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:33    201s]       cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:33    201s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:33    201s]       wire capacitance : top=0.000pF, trunk=0.968pF, leaf=1.980pF, total=2.949pF
[12/07 21:21:33    201s]       wire lengths     : top=0.000um, trunk=8789.699um, leaf=15327.170um, total=24116.869um
[12/07 21:21:33    201s]       hp wire lengths  : top=0.000um, trunk=7907.800um, leaf=8578.300um, total=16486.100um
[12/07 21:21:33    201s]     Clock DAG net violations after 'Improving clock skew': none
[12/07 21:21:33    201s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/07 21:21:33    201s]       Trunk : target=0.133ns count=33 avg=0.083ns sd=0.026ns min=0.034ns max=0.132ns {19 <= 0.080ns, 8 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:21:33    201s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.072ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 12 <= 0.126ns, 14 <= 0.133ns}
[12/07 21:21:33    201s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/07 21:21:33    201s]        Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:33    201s]     Clock DAG hash after 'Improving clock skew': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats after 'Improving clock skew':
[12/07 21:21:33    201s]       delay calculator: calls=14884, total_wall_time=0.437s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9321, total_wall_time=0.913s, mean_wall_time=0.098ms
[12/07 21:21:33    201s]     Primary reporting skew groups after 'Improving clock skew':
[12/07 21:21:33    201s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.479, max=0.534, avg=0.511, sd=0.015], skew [0.055 vs 0.058], 100% {0.479, 0.534} (wid=0.034 ws=0.028) (gid=0.522 gs=0.064)
[12/07 21:21:33    201s]           min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[30]/CP
[12/07 21:21:33    201s]           max path sink: ys[3].xs[1].torus_switch_xy/e_out_data_reg_reg[23]/CP
[12/07 21:21:33    201s]     Skew group summary after 'Improving clock skew':
[12/07 21:21:33    201s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.479, max=0.534, avg=0.511, sd=0.015], skew [0.055 vs 0.058], 100% {0.479, 0.534} (wid=0.034 ws=0.028) (gid=0.522 gs=0.064)
[12/07 21:21:33    201s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:33    201s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:33    201s]   Moving gates to reduce wire capacitance...
[12/07 21:21:33    201s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 7798906776290049719 5079902828510484609
[12/07 21:21:33    201s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[12/07 21:21:33    201s]       delay calculator: calls=14884, total_wall_time=0.437s, mean_wall_time=0.029ms
[12/07 21:21:33    201s]       legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    201s]       steiner router: calls=9321, total_wall_time=0.913s, mean_wall_time=0.098ms
[12/07 21:21:33    201s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/07 21:21:33    202s]     Iteration 1...
[12/07 21:21:33    202s]       Artificially removing short and long paths...
[12/07 21:21:33    202s]         Clock DAG hash before 'Artificially removing short and long paths': 7798906776290049719 5079902828510484609
[12/07 21:21:33    202s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 21:21:33    202s]           delay calculator: calls=14884, total_wall_time=0.437s, mean_wall_time=0.029ms
[12/07 21:21:33    202s]           legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    202s]           steiner router: calls=9321, total_wall_time=0.913s, mean_wall_time=0.098ms
[12/07 21:21:33    202s]         For skew_group ideal_clock/functional_wcl_fast target band (0.479, 0.534)
[12/07 21:21:33    202s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:33    202s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:33    202s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/07 21:21:33    202s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 7798906776290049719 5079902828510484609
[12/07 21:21:33    202s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[12/07 21:21:33    202s]           delay calculator: calls=14884, total_wall_time=0.437s, mean_wall_time=0.029ms
[12/07 21:21:33    202s]           legalizer: calls=3605, total_wall_time=0.072s, mean_wall_time=0.020ms
[12/07 21:21:33    202s]           steiner router: calls=9321, total_wall_time=0.913s, mean_wall_time=0.098ms
[12/07 21:21:33    202s]         Legalizer releasing space for clock trees
[12/07 21:21:34    202s]         Legalizing clock trees...
[12/07 21:21:34    202s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:34    202s]         Legalizer API calls during this step: 757 succeeded with high effort: 757 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:34    202s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/07 21:21:34    202s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/07 21:21:34    202s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 8290202655641412603 14773785729100309157
[12/07 21:21:34    202s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[12/07 21:21:34    202s]           delay calculator: calls=15542, total_wall_time=0.460s, mean_wall_time=0.030ms
[12/07 21:21:34    202s]           legalizer: calls=4362, total_wall_time=0.085s, mean_wall_time=0.019ms
[12/07 21:21:34    202s]           steiner router: calls=9794, total_wall_time=1.017s, mean_wall_time=0.104ms
[12/07 21:21:34    202s]         Moving gates: 
[12/07 21:21:34    202s]         Legalizer releasing space for clock trees
[12/07 21:21:34    202s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 21:21:36    204s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:36    204s]         100% 
[12/07 21:21:36    204s]         Legalizer API calls during this step: 1596 succeeded with high effort: 1596 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:36    204s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.3 real=0:00:02.4)
[12/07 21:21:36    204s]     Iteration 1 done.
[12/07 21:21:36    204s]     Iteration 2...
[12/07 21:21:36    204s]       Artificially removing short and long paths...
[12/07 21:21:36    204s]         Clock DAG hash before 'Artificially removing short and long paths': 1832229827959118065 17785848405832301687
[12/07 21:21:36    204s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 21:21:36    204s]           delay calculator: calls=17822, total_wall_time=0.541s, mean_wall_time=0.030ms
[12/07 21:21:36    204s]           legalizer: calls=5958, total_wall_time=0.124s, mean_wall_time=0.021ms
[12/07 21:21:36    204s]           steiner router: calls=12359, total_wall_time=1.553s, mean_wall_time=0.126ms
[12/07 21:21:36    204s]         For skew_group ideal_clock/functional_wcl_fast target band (0.475, 0.528)
[12/07 21:21:36    204s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:36    204s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:36    204s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/07 21:21:36    204s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 1832229827959118065 17785848405832301687
[12/07 21:21:36    204s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[12/07 21:21:36    204s]           delay calculator: calls=17842, total_wall_time=0.542s, mean_wall_time=0.030ms
[12/07 21:21:36    204s]           legalizer: calls=5958, total_wall_time=0.124s, mean_wall_time=0.021ms
[12/07 21:21:36    204s]           steiner router: calls=12371, total_wall_time=1.556s, mean_wall_time=0.126ms
[12/07 21:21:36    204s]         Legalizer releasing space for clock trees
[12/07 21:21:37    205s]         Legalizing clock trees...
[12/07 21:21:37    205s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:37    205s]         Legalizer API calls during this step: 669 succeeded with high effort: 669 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:37    205s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/07 21:21:37    205s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/07 21:21:37    205s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 12792347483214698740 14271748575242130066
[12/07 21:21:37    205s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[12/07 21:21:37    205s]           delay calculator: calls=18448, total_wall_time=0.563s, mean_wall_time=0.031ms
[12/07 21:21:37    205s]           legalizer: calls=6627, total_wall_time=0.138s, mean_wall_time=0.021ms
[12/07 21:21:37    205s]           steiner router: calls=13022, total_wall_time=1.694s, mean_wall_time=0.130ms
[12/07 21:21:37    205s]         Moving gates: 
[12/07 21:21:37    205s]         Legalizer releasing space for clock trees
[12/07 21:21:37    205s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 21:21:39    207s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:39    207s]         100% 
[12/07 21:21:39    207s]         Legalizer API calls during this step: 1596 succeeded with high effort: 1596 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:39    207s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/07 21:21:39    207s]     Iteration 2 done.
[12/07 21:21:39    207s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/07 21:21:39    207s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/07 21:21:39    207s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:39    207s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:39    207s]       misc counts      : r=1, pp=0
[12/07 21:21:39    207s]       cell areas       : b=367.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.200um^2
[12/07 21:21:39    207s]       cell capacitance : b=0.206pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.206pF
[12/07 21:21:39    207s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:39    207s]       wire capacitance : top=0.000pF, trunk=0.900pF, leaf=1.970pF, total=2.871pF
[12/07 21:21:39    207s]       wire lengths     : top=0.000um, trunk=8196.502um, leaf=15243.071um, total=23439.573um
[12/07 21:21:39    207s]       hp wire lengths  : top=0.000um, trunk=7538.000um, leaf=8617.200um, total=16155.200um
[12/07 21:21:39    207s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[12/07 21:21:39    207s]       Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
[12/07 21:21:39    207s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/07 21:21:39    207s]       Trunk : target=0.133ns count=33 avg=0.078ns sd=0.024ns min=0.029ns max=0.136ns {18 <= 0.080ns, 10 <= 0.106ns, 0 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:39    207s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.073ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 34 <= 0.120ns, 12 <= 0.126ns, 12 <= 0.133ns}
[12/07 21:21:39    207s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/07 21:21:39    207s]        Bufs: CKBD4: 112 CKBD2: 2 
[12/07 21:21:39    207s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 15447077457699771734 2348937059171284040
[12/07 21:21:39    207s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[12/07 21:21:39    207s]       delay calculator: calls=20206, total_wall_time=0.624s, mean_wall_time=0.031ms
[12/07 21:21:39    207s]       legalizer: calls=8223, total_wall_time=0.176s, mean_wall_time=0.021ms
[12/07 21:21:39    207s]       steiner router: calls=15713, total_wall_time=2.242s, mean_wall_time=0.143ms
[12/07 21:21:39    207s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/07 21:21:39    207s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.530, avg=0.501, sd=0.014], skew [0.056 vs 0.058], 100% {0.475, 0.530} (wid=0.031 ws=0.024) (gid=0.518 gs=0.065)
[12/07 21:21:39    207s]           min path sink: ys[2].xs[2].client_xy/i_d_r_reg[11]/CP
[12/07 21:21:39    207s]           max path sink: ys[3].xs[2].torus_switch_xy/e_out_data_reg_reg[5]/CP
[12/07 21:21:39    207s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/07 21:21:39    207s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.530, avg=0.501, sd=0.014], skew [0.056 vs 0.058], 100% {0.475, 0.530} (wid=0.031 ws=0.024) (gid=0.518 gs=0.065)
[12/07 21:21:39    207s]     Legalizer API calls during this step: 4618 succeeded with high effort: 4618 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:39    207s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:05.7 real=0:00:05.7)
[12/07 21:21:39    207s]   Reducing clock tree power 3...
[12/07 21:21:39    207s]     Clock DAG hash before 'Reducing clock tree power 3': 15447077457699771734 2348937059171284040
[12/07 21:21:39    207s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[12/07 21:21:39    207s]       delay calculator: calls=20206, total_wall_time=0.624s, mean_wall_time=0.031ms
[12/07 21:21:39    207s]       legalizer: calls=8223, total_wall_time=0.176s, mean_wall_time=0.021ms
[12/07 21:21:39    207s]       steiner router: calls=15713, total_wall_time=2.242s, mean_wall_time=0.143ms
[12/07 21:21:39    207s]     Artificially removing short and long paths...
[12/07 21:21:39    207s]       Clock DAG hash before 'Artificially removing short and long paths': 15447077457699771734 2348937059171284040
[12/07 21:21:39    207s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 21:21:39    207s]         delay calculator: calls=20206, total_wall_time=0.624s, mean_wall_time=0.031ms
[12/07 21:21:39    207s]         legalizer: calls=8223, total_wall_time=0.176s, mean_wall_time=0.021ms
[12/07 21:21:39    207s]         steiner router: calls=15713, total_wall_time=2.242s, mean_wall_time=0.143ms
[12/07 21:21:39    207s]       For skew_group ideal_clock/functional_wcl_fast target band (0.475, 0.530)
[12/07 21:21:39    207s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:39    207s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:39    207s]     Initial gate capacitance is (rise=2.332pF fall=2.274pF).
[12/07 21:21:39    207s]     Resizing gates: 
[12/07 21:21:39    207s]     Legalizer releasing space for clock trees
[12/07 21:21:39    207s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 21:21:39    208s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:39    208s]     100% 
[12/07 21:21:39    208s]     Stopping in iteration 1: unable to make further power recovery in this step.
[12/07 21:21:39    208s]     Iteration 1: gate capacitance is (rise=2.331pF fall=2.274pF).
[12/07 21:21:39    208s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/07 21:21:39    208s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:39    208s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:39    208s]       misc counts      : r=1, pp=0
[12/07 21:21:39    208s]       cell areas       : b=366.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=366.120um^2
[12/07 21:21:39    208s]       cell capacitance : b=0.205pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.205pF
[12/07 21:21:39    208s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:39    208s]       wire capacitance : top=0.000pF, trunk=0.900pF, leaf=1.970pF, total=2.871pF
[12/07 21:21:39    208s]       wire lengths     : top=0.000um, trunk=8195.902um, leaf=15243.071um, total=23438.973um
[12/07 21:21:39    208s]       hp wire lengths  : top=0.000um, trunk=7538.000um, leaf=8617.200um, total=16155.200um
[12/07 21:21:39    208s]     Clock DAG net violations after 'Reducing clock tree power 3':
[12/07 21:21:39    208s]       Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
[12/07 21:21:39    208s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/07 21:21:39    208s]       Trunk : target=0.133ns count=33 avg=0.079ns sd=0.024ns min=0.029ns max=0.136ns {17 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:39    208s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.073ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 34 <= 0.120ns, 12 <= 0.126ns, 12 <= 0.133ns}
[12/07 21:21:39    208s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/07 21:21:39    208s]        Bufs: CKBD4: 111 CKBD2: 3 
[12/07 21:21:39    208s]     Clock DAG hash after 'Reducing clock tree power 3': 5837778738106378955 9861233236611247797
[12/07 21:21:39    208s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[12/07 21:21:39    208s]       delay calculator: calls=20794, total_wall_time=0.644s, mean_wall_time=0.031ms
[12/07 21:21:39    208s]       legalizer: calls=8466, total_wall_time=0.179s, mean_wall_time=0.021ms
[12/07 21:21:39    208s]       steiner router: calls=15769, total_wall_time=2.252s, mean_wall_time=0.143ms
[12/07 21:21:39    208s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/07 21:21:39    208s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.530, avg=0.503, sd=0.014], skew [0.056 vs 0.058], 100% {0.475, 0.530} (wid=0.031 ws=0.024) (gid=0.518 gs=0.065)
[12/07 21:21:39    208s]           min path sink: ys[2].xs[2].client_xy/i_d_r_reg[11]/CP
[12/07 21:21:39    208s]           max path sink: ys[3].xs[2].torus_switch_xy/e_out_data_reg_reg[5]/CP
[12/07 21:21:39    208s]     Skew group summary after 'Reducing clock tree power 3':
[12/07 21:21:39    208s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.530, avg=0.503, sd=0.014], skew [0.056 vs 0.058], 100% {0.475, 0.530} (wid=0.031 ws=0.024) (gid=0.518 gs=0.065)
[12/07 21:21:39    208s]     Legalizer API calls during this step: 243 succeeded with high effort: 243 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:39    208s]   Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 21:21:39    208s]   Improving insertion delay...
[12/07 21:21:39    208s]     Clock DAG hash before 'Improving insertion delay': 5837778738106378955 9861233236611247797
[12/07 21:21:39    208s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[12/07 21:21:39    208s]       delay calculator: calls=20794, total_wall_time=0.644s, mean_wall_time=0.031ms
[12/07 21:21:39    208s]       legalizer: calls=8466, total_wall_time=0.179s, mean_wall_time=0.021ms
[12/07 21:21:39    208s]       steiner router: calls=15769, total_wall_time=2.252s, mean_wall_time=0.143ms
[12/07 21:21:39    208s]     Clock DAG stats after 'Improving insertion delay':
[12/07 21:21:39    208s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:39    208s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:39    208s]       misc counts      : r=1, pp=0
[12/07 21:21:39    208s]       cell areas       : b=366.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=366.120um^2
[12/07 21:21:39    208s]       cell capacitance : b=0.205pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.205pF
[12/07 21:21:39    208s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:39    208s]       wire capacitance : top=0.000pF, trunk=0.900pF, leaf=1.970pF, total=2.871pF
[12/07 21:21:39    208s]       wire lengths     : top=0.000um, trunk=8195.902um, leaf=15243.071um, total=23438.973um
[12/07 21:21:39    208s]       hp wire lengths  : top=0.000um, trunk=7538.000um, leaf=8617.200um, total=16155.200um
[12/07 21:21:39    208s]     Clock DAG net violations after 'Improving insertion delay':
[12/07 21:21:39    208s]       Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
[12/07 21:21:39    208s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/07 21:21:39    208s]       Trunk : target=0.133ns count=33 avg=0.079ns sd=0.024ns min=0.029ns max=0.136ns {17 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:39    208s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.073ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 34 <= 0.120ns, 12 <= 0.126ns, 12 <= 0.133ns}
[12/07 21:21:39    208s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/07 21:21:39    208s]        Bufs: CKBD4: 111 CKBD2: 3 
[12/07 21:21:39    208s]     Clock DAG hash after 'Improving insertion delay': 5837778738106378955 9861233236611247797
[12/07 21:21:39    208s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[12/07 21:21:39    208s]       delay calculator: calls=20794, total_wall_time=0.644s, mean_wall_time=0.031ms
[12/07 21:21:39    208s]       legalizer: calls=8466, total_wall_time=0.179s, mean_wall_time=0.021ms
[12/07 21:21:39    208s]       steiner router: calls=15769, total_wall_time=2.252s, mean_wall_time=0.143ms
[12/07 21:21:39    208s]     Primary reporting skew groups after 'Improving insertion delay':
[12/07 21:21:39    208s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.530, avg=0.503, sd=0.014], skew [0.056 vs 0.058], 100% {0.475, 0.530} (wid=0.031 ws=0.024) (gid=0.518 gs=0.065)
[12/07 21:21:39    208s]           min path sink: ys[2].xs[2].client_xy/i_d_r_reg[11]/CP
[12/07 21:21:39    208s]           max path sink: ys[3].xs[2].torus_switch_xy/e_out_data_reg_reg[5]/CP
[12/07 21:21:39    208s]     Skew group summary after 'Improving insertion delay':
[12/07 21:21:39    208s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.530, avg=0.503, sd=0.014], skew [0.056 vs 0.058], 100% {0.475, 0.530} (wid=0.031 ws=0.024) (gid=0.518 gs=0.065)
[12/07 21:21:39    208s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:39    208s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:39    208s]   Wire Opt OverFix...
[12/07 21:21:39    208s]     Clock DAG hash before 'Wire Opt OverFix': 5837778738106378955 9861233236611247797
[12/07 21:21:39    208s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[12/07 21:21:39    208s]       delay calculator: calls=20794, total_wall_time=0.644s, mean_wall_time=0.031ms
[12/07 21:21:39    208s]       legalizer: calls=8466, total_wall_time=0.179s, mean_wall_time=0.021ms
[12/07 21:21:39    208s]       steiner router: calls=15769, total_wall_time=2.252s, mean_wall_time=0.143ms
[12/07 21:21:39    208s]     Wire Reduction extra effort...
[12/07 21:21:39    208s]       Clock DAG hash before 'Wire Reduction extra effort': 5837778738106378955 9861233236611247797
[12/07 21:21:39    208s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[12/07 21:21:39    208s]         delay calculator: calls=20794, total_wall_time=0.644s, mean_wall_time=0.031ms
[12/07 21:21:39    208s]         legalizer: calls=8466, total_wall_time=0.179s, mean_wall_time=0.021ms
[12/07 21:21:39    208s]         steiner router: calls=15769, total_wall_time=2.252s, mean_wall_time=0.143ms
[12/07 21:21:39    208s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/07 21:21:39    208s]       Artificially removing short and long paths...
[12/07 21:21:39    208s]         Clock DAG hash before 'Artificially removing short and long paths': 5837778738106378955 9861233236611247797
[12/07 21:21:39    208s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 21:21:39    208s]           delay calculator: calls=20794, total_wall_time=0.644s, mean_wall_time=0.031ms
[12/07 21:21:39    208s]           legalizer: calls=8466, total_wall_time=0.179s, mean_wall_time=0.021ms
[12/07 21:21:39    208s]           steiner router: calls=15769, total_wall_time=2.252s, mean_wall_time=0.143ms
[12/07 21:21:39    208s]         For skew_group ideal_clock/functional_wcl_fast target band (0.475, 0.530)
[12/07 21:21:39    208s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:39    208s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:39    208s]       Global shorten wires A0...
[12/07 21:21:39    208s]         Clock DAG hash before 'Global shorten wires A0': 5837778738106378955 9861233236611247797
[12/07 21:21:39    208s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[12/07 21:21:39    208s]           delay calculator: calls=20794, total_wall_time=0.644s, mean_wall_time=0.031ms
[12/07 21:21:39    208s]           legalizer: calls=8466, total_wall_time=0.179s, mean_wall_time=0.021ms
[12/07 21:21:39    208s]           steiner router: calls=15769, total_wall_time=2.252s, mean_wall_time=0.143ms
[12/07 21:21:39    208s]         Legalizer API calls during this step: 141 succeeded with high effort: 141 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:39    208s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:39    208s]       Move For Wirelength - core...
[12/07 21:21:39    208s]         Clock DAG hash before 'Move For Wirelength - core': 5837778738106378955 9861233236611247797
[12/07 21:21:39    208s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/07 21:21:39    208s]           delay calculator: calls=20858, total_wall_time=0.647s, mean_wall_time=0.031ms
[12/07 21:21:39    208s]           legalizer: calls=8607, total_wall_time=0.182s, mean_wall_time=0.021ms
[12/07 21:21:39    208s]           steiner router: calls=15805, total_wall_time=2.260s, mean_wall_time=0.143ms
[12/07 21:21:40    208s]         Move for wirelength. considered=115, filtered=115, permitted=114, cannotCompute=9, computed=105, moveTooSmall=111, resolved=0, predictFail=12, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=403, accepted=17
[12/07 21:21:40    208s]         Max accepted move=84.600um, total accepted move=368.000um, average move=21.647um
[12/07 21:21:41    209s]         Move for wirelength. considered=115, filtered=115, permitted=114, cannotCompute=9, computed=105, moveTooSmall=107, resolved=0, predictFail=15, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=16, ignoredLeafDriver=0, worse=430, accepted=8
[12/07 21:21:41    209s]         Max accepted move=44.400um, total accepted move=172.000um, average move=21.500um
[12/07 21:21:41    209s]         Move for wirelength. considered=115, filtered=115, permitted=114, cannotCompute=9, computed=105, moveTooSmall=114, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=15, ignoredLeafDriver=0, worse=450, accepted=3
[12/07 21:21:41    209s]         Max accepted move=12.600um, total accepted move=18.800um, average move=6.266um
[12/07 21:21:41    209s]         Legalizer API calls during this step: 1398 succeeded with high effort: 1398 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:41    209s]       Move For Wirelength - core done. (took cpu=0:00:01.8 real=0:00:01.8)
[12/07 21:21:41    209s]       Global shorten wires A1...
[12/07 21:21:41    209s]         Clock DAG hash before 'Global shorten wires A1': 16608234686241754279 8906991890316702241
[12/07 21:21:41    209s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[12/07 21:21:41    209s]           delay calculator: calls=22365, total_wall_time=0.700s, mean_wall_time=0.031ms
[12/07 21:21:41    209s]           legalizer: calls=10005, total_wall_time=0.223s, mean_wall_time=0.022ms
[12/07 21:21:41    209s]           steiner router: calls=18993, total_wall_time=2.926s, mean_wall_time=0.154ms
[12/07 21:21:41    210s]         Legalizer API calls during this step: 145 succeeded with high effort: 145 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:41    210s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:41    210s]       Move For Wirelength - core...
[12/07 21:21:41    210s]         Clock DAG hash before 'Move For Wirelength - core': 13152904927095997709 3895331600972683195
[12/07 21:21:41    210s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/07 21:21:41    210s]           delay calculator: calls=22465, total_wall_time=0.704s, mean_wall_time=0.031ms
[12/07 21:21:41    210s]           legalizer: calls=10150, total_wall_time=0.226s, mean_wall_time=0.022ms
[12/07 21:21:41    210s]           steiner router: calls=19061, total_wall_time=2.938s, mean_wall_time=0.154ms
[12/07 21:21:41    210s]         Move for wirelength. considered=115, filtered=115, permitted=114, cannotCompute=110, computed=4, moveTooSmall=163, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=4, accepted=0
[12/07 21:21:41    210s]         Max accepted move=0.000um, total accepted move=0.000um
[12/07 21:21:41    210s]         Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:41    210s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:41    210s]       Global shorten wires B...
[12/07 21:21:41    210s]         Clock DAG hash before 'Global shorten wires B': 13152904927095997709 3895331600972683195
[12/07 21:21:41    210s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[12/07 21:21:41    210s]           delay calculator: calls=22469, total_wall_time=0.704s, mean_wall_time=0.031ms
[12/07 21:21:41    210s]           legalizer: calls=10155, total_wall_time=0.226s, mean_wall_time=0.022ms
[12/07 21:21:41    210s]           steiner router: calls=19073, total_wall_time=2.941s, mean_wall_time=0.154ms
[12/07 21:21:42    210s]         Legalizer API calls during this step: 520 succeeded with high effort: 520 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:42    210s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:21:42    210s]       Move For Wirelength - branch...
[12/07 21:21:42    210s]         Clock DAG hash before 'Move For Wirelength - branch': 4454948421036269860 6508589468658349906
[12/07 21:21:42    210s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[12/07 21:21:42    210s]           delay calculator: calls=22685, total_wall_time=0.712s, mean_wall_time=0.031ms
[12/07 21:21:42    210s]           legalizer: calls=10675, total_wall_time=0.236s, mean_wall_time=0.022ms
[12/07 21:21:42    210s]           steiner router: calls=19385, total_wall_time=3.008s, mean_wall_time=0.155ms
[12/07 21:21:42    210s]         Move for wirelength. considered=115, filtered=115, permitted=114, cannotCompute=0, computed=114, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=115, accepted=3
[12/07 21:21:42    210s]         Max accepted move=0.400um, total accepted move=0.800um, average move=0.267um
[12/07 21:21:42    210s]         Move for wirelength. considered=115, filtered=115, permitted=114, cannotCompute=111, computed=3, moveTooSmall=0, resolved=0, predictFail=161, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[12/07 21:21:42    210s]         Max accepted move=0.000um, total accepted move=0.000um
[12/07 21:21:42    210s]         Legalizer API calls during this step: 122 succeeded with high effort: 122 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:42    210s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:42    210s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/07 21:21:42    210s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/07 21:21:42    210s]         cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:42    210s]         sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:42    210s]         misc counts      : r=1, pp=0
[12/07 21:21:42    210s]         cell areas       : b=366.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=366.120um^2
[12/07 21:21:42    210s]         cell capacitance : b=0.205pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.205pF
[12/07 21:21:42    210s]         sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:42    210s]         wire capacitance : top=0.000pF, trunk=0.890pF, leaf=1.976pF, total=2.867pF
[12/07 21:21:42    210s]         wire lengths     : top=0.000um, trunk=8108.402um, leaf=15293.171um, total=23401.573um
[12/07 21:21:42    210s]         hp wire lengths  : top=0.000um, trunk=7498.200um, leaf=8679.400um, total=16177.600um
[12/07 21:21:42    210s]       Clock DAG net violations after 'Wire Reduction extra effort':
[12/07 21:21:42    210s]         Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
[12/07 21:21:42    210s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/07 21:21:42    210s]         Trunk : target=0.133ns count=33 avg=0.079ns sd=0.024ns min=0.026ns max=0.136ns {18 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:42    210s]         Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.073ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 15 <= 0.126ns, 11 <= 0.133ns}
[12/07 21:21:42    210s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/07 21:21:42    210s]          Bufs: CKBD4: 111 CKBD2: 3 
[12/07 21:21:42    210s]       Clock DAG hash after 'Wire Reduction extra effort': 7648371604563340076 9860008298698083882
[12/07 21:21:42    210s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[12/07 21:21:42    210s]         delay calculator: calls=22709, total_wall_time=0.713s, mean_wall_time=0.031ms
[12/07 21:21:42    210s]         legalizer: calls=10797, total_wall_time=0.238s, mean_wall_time=0.022ms
[12/07 21:21:42    210s]         steiner router: calls=19431, total_wall_time=3.018s, mean_wall_time=0.155ms
[12/07 21:21:42    210s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/07 21:21:42    210s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.532, avg=0.502, sd=0.014], skew [0.057 vs 0.058], 100% {0.475, 0.532} (wid=0.030 ws=0.023) (gid=0.518 gs=0.065)
[12/07 21:21:42    210s]             min path sink: ys[2].xs[2].client_xy/i_d_r_reg[11]/CP
[12/07 21:21:42    210s]             max path sink: ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 21:21:42    210s]       Skew group summary after 'Wire Reduction extra effort':
[12/07 21:21:42    210s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.532, avg=0.502, sd=0.014], skew [0.057 vs 0.058], 100% {0.475, 0.532} (wid=0.030 ws=0.023) (gid=0.518 gs=0.065)
[12/07 21:21:42    210s]       Legalizer API calls during this step: 2331 succeeded with high effort: 2331 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:42    210s]     Wire Reduction extra effort done. (took cpu=0:00:02.4 real=0:00:02.4)
[12/07 21:21:42    210s]     Optimizing orientation...
[12/07 21:21:42    210s]     FlipOpt...
[12/07 21:21:42    210s]     Disconnecting clock tree from netlist...
[12/07 21:21:42    210s]     Disconnecting clock tree from netlist done.
[12/07 21:21:42    210s]     Performing Single Threaded FlipOpt
[12/07 21:21:42    210s]     Optimizing orientation on clock cells...
[12/07 21:21:42    210s]       Orientation Wirelength Optimization: Attempted = 116 , Succeeded = 9 , Constraints Broken = 105 , CannotMove = 2 , Illegal = 0 , Other = 0
[12/07 21:21:42    210s]     Optimizing orientation on clock cells done.
[12/07 21:21:42    210s]     Resynthesising clock tree into netlist...
[12/07 21:21:42    210s]       Reset timing graph...
[12/07 21:21:42    210s] Ignoring AAE DB Resetting ...
[12/07 21:21:42    210s]       Reset timing graph done.
[12/07 21:21:42    210s]     Resynthesising clock tree into netlist done.
[12/07 21:21:42    210s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:42    210s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:42    210s] End AAE Lib Interpolated Model. (MEM=2734.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:21:42    210s]     Clock DAG stats after 'Wire Opt OverFix':
[12/07 21:21:42    210s]       cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:42    210s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:42    210s]       misc counts      : r=1, pp=0
[12/07 21:21:42    210s]       cell areas       : b=366.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=366.120um^2
[12/07 21:21:42    210s]       cell capacitance : b=0.205pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.205pF
[12/07 21:21:42    210s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:42    210s]       wire capacitance : top=0.000pF, trunk=0.891pF, leaf=1.976pF, total=2.867pF
[12/07 21:21:42    210s]       wire lengths     : top=0.000um, trunk=8102.002um, leaf=15290.371um, total=23392.374um
[12/07 21:21:42    210s]       hp wire lengths  : top=0.000um, trunk=7498.200um, leaf=8679.400um, total=16177.600um
[12/07 21:21:42    210s]     Clock DAG net violations after 'Wire Opt OverFix':
[12/07 21:21:42    210s]       Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
[12/07 21:21:42    210s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/07 21:21:42    210s]       Trunk : target=0.133ns count=33 avg=0.079ns sd=0.024ns min=0.026ns max=0.136ns {18 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:42    210s]       Leaf  : target=0.133ns count=82 avg=0.112ns sd=0.014ns min=0.073ns max=0.133ns {3 <= 0.080ns, 21 <= 0.106ns, 32 <= 0.120ns, 15 <= 0.126ns, 11 <= 0.133ns}
[12/07 21:21:42    210s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/07 21:21:42    210s]        Bufs: CKBD4: 111 CKBD2: 3 
[12/07 21:21:42    210s]     Clock DAG hash after 'Wire Opt OverFix': 17679659378143534948 6670650845783775170
[12/07 21:21:42    210s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[12/07 21:21:42    210s]       delay calculator: calls=22824, total_wall_time=0.717s, mean_wall_time=0.031ms
[12/07 21:21:42    210s]       legalizer: calls=10797, total_wall_time=0.238s, mean_wall_time=0.022ms
[12/07 21:21:42    210s]       steiner router: calls=19875, total_wall_time=3.113s, mean_wall_time=0.157ms
[12/07 21:21:42    210s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/07 21:21:42    210s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.532, avg=0.502, sd=0.014], skew [0.057 vs 0.058], 100% {0.475, 0.532} (wid=0.031 ws=0.024) (gid=0.517 gs=0.064)
[12/07 21:21:42    210s]           min path sink: ys[2].xs[2].client_xy/i_d_r_reg[11]/CP
[12/07 21:21:42    210s]           max path sink: ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 21:21:42    210s]     Skew group summary after 'Wire Opt OverFix':
[12/07 21:21:42    210s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.532, avg=0.502, sd=0.014], skew [0.057 vs 0.058], 100% {0.475, 0.532} (wid=0.031 ws=0.024) (gid=0.517 gs=0.064)
[12/07 21:21:42    210s]     Legalizer API calls during this step: 2331 succeeded with high effort: 2331 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:42    210s]   Wire Opt OverFix done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/07 21:21:42    210s]   Total capacitance is (rise=5.198pF fall=5.141pF), of which (rise=2.867pF fall=2.867pF) is wire, and (rise=2.331pF fall=2.274pF) is gate.
[12/07 21:21:42    210s]   Stage::Polishing done. (took cpu=0:00:09.0 real=0:00:09.0)
[12/07 21:21:42    210s]   Stage::Updating netlist...
[12/07 21:21:42    210s]   Reset timing graph...
[12/07 21:21:42    210s] Ignoring AAE DB Resetting ...
[12/07 21:21:42    210s]   Reset timing graph done.
[12/07 21:21:42    210s]   Setting non-default rules before calling refine place.
[12/07 21:21:42    210s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/07 21:21:42    210s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2734.7M, EPOCH TIME: 1733624502.589184
[12/07 21:21:42    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3136).
[12/07 21:21:42    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:42    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:42    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:42    210s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.037, REAL:0.037, MEM:2667.7M, EPOCH TIME: 1733624502.626419
[12/07 21:21:42    210s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:42    210s]   Leaving CCOpt scope - ClockRefiner...
[12/07 21:21:42    210s]   Assigned high priority to 114 instances.
[12/07 21:21:42    210s]   Soft fixed 114 clock instances.
[12/07 21:21:42    210s]   Performing Clock Only Refine Place.
[12/07 21:21:42    210s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/07 21:21:42    210s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2667.7M, EPOCH TIME: 1733624502.629852
[12/07 21:21:42    210s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2667.7M, EPOCH TIME: 1733624502.629920
[12/07 21:21:42    210s] Processing tracks to init pin-track alignment.
[12/07 21:21:42    210s] z: 2, totalTracks: 1
[12/07 21:21:42    210s] z: 4, totalTracks: 1
[12/07 21:21:42    210s] z: 6, totalTracks: 1
[12/07 21:21:42    210s] z: 8, totalTracks: 1
[12/07 21:21:42    210s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:21:42    210s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:21:42    210s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2667.7M, EPOCH TIME: 1733624502.638587
[12/07 21:21:42    210s] Info: 114 insts are soft-fixed.
[12/07 21:21:42    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:42    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:42    210s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:21:42    210s] 
[12/07 21:21:42    210s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:42    210s] OPERPROF:       Starting CMU at level 4, MEM:2667.7M, EPOCH TIME: 1733624502.703429
[12/07 21:21:42    210s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:2667.7M, EPOCH TIME: 1733624502.705614
[12/07 21:21:42    210s] 
[12/07 21:21:42    210s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:21:42    210s] Info: 114 insts are soft-fixed.
[12/07 21:21:42    210s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.077, REAL:0.078, MEM:2667.7M, EPOCH TIME: 1733624502.716141
[12/07 21:21:42    210s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2667.7M, EPOCH TIME: 1733624502.716185
[12/07 21:21:42    210s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2667.7M, EPOCH TIME: 1733624502.716642
[12/07 21:21:42    210s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2667.7MB).
[12/07 21:21:42    210s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.095, REAL:0.096, MEM:2667.7M, EPOCH TIME: 1733624502.725793
[12/07 21:21:42    210s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.095, REAL:0.096, MEM:2667.7M, EPOCH TIME: 1733624502.725821
[12/07 21:21:42    210s] TDRefine: refinePlace mode is spiral
[12/07 21:21:42    210s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3511916.3
[12/07 21:21:42    210s] OPERPROF: Starting RefinePlace at level 1, MEM:2667.7M, EPOCH TIME: 1733624502.725876
[12/07 21:21:42    210s] *** Starting refinePlace (0:03:31 mem=2667.7M) ***
[12/07 21:21:42    210s] Total net bbox length = 9.104e+05 (3.866e+05 5.238e+05) (ext = 1.751e+04)
[12/07 21:21:42    210s] 
[12/07 21:21:42    210s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:42    210s] Info: 114 insts are soft-fixed.
[12/07 21:21:42    210s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:21:42    210s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:21:42    210s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:21:42    210s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:42    210s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:42    210s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2667.7M, EPOCH TIME: 1733624502.755782
[12/07 21:21:42    210s] Starting refinePlace ...
[12/07 21:21:42    210s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:42    210s] One DDP V2 for no tweak run.
[12/07 21:21:42    210s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:21:42    210s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2667.7MB
[12/07 21:21:42    210s] Statistics of distance of Instance movement in refine placement:
[12/07 21:21:42    210s]   maximum (X+Y) =         0.00 um
[12/07 21:21:42    210s]   mean    (X+Y) =         0.00 um
[12/07 21:21:42    210s] Summary Report:
[12/07 21:21:42    210s] Instances move: 0 (out of 6676 movable)
[12/07 21:21:42    210s] Instances flipped: 0
[12/07 21:21:42    210s] Mean displacement: 0.00 um
[12/07 21:21:42    210s] Max displacement: 0.00 um 
[12/07 21:21:42    210s] Total instances moved : 0
[12/07 21:21:42    210s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.004, MEM:2667.7M, EPOCH TIME: 1733624502.759595
[12/07 21:21:42    210s] Total net bbox length = 9.104e+05 (3.866e+05 5.238e+05) (ext = 1.751e+04)
[12/07 21:21:42    210s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2667.7MB
[12/07 21:21:42    210s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2667.7MB) @(0:03:31 - 0:03:31).
[12/07 21:21:42    210s] *** Finished refinePlace (0:03:31 mem=2667.7M) ***
[12/07 21:21:42    210s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3511916.3
[12/07 21:21:42    210s] OPERPROF: Finished RefinePlace at level 1, CPU:0.036, REAL:0.036, MEM:2667.7M, EPOCH TIME: 1733624502.761877
[12/07 21:21:42    210s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2667.7M, EPOCH TIME: 1733624502.761911
[12/07 21:21:42    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:114).
[12/07 21:21:42    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:42    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:42    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:42    211s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.022, REAL:0.022, MEM:2667.7M, EPOCH TIME: 1733624502.783927
[12/07 21:21:42    211s]   ClockRefiner summary
[12/07 21:21:42    211s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3250).
[12/07 21:21:42    211s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 114).
[12/07 21:21:42    211s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3136).
[12/07 21:21:42    211s]   Restoring pStatusCts on 114 clock instances.
[12/07 21:21:42    211s]   Revert refine place priority changes on 0 instances.
[12/07 21:21:42    211s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:21:42    211s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:21:42    211s]   CCOpt::Phase::Implementation done. (took cpu=0:00:10.8 real=0:00:10.8)
[12/07 21:21:42    211s]   CCOpt::Phase::eGRPC...
[12/07 21:21:42    211s]   eGR Post Conditioning loop iteration 0...
[12/07 21:21:42    211s]     Clock implementation routing...
[12/07 21:21:42    211s]       Leaving CCOpt scope - Routing Tools...
[12/07 21:21:42    211s] Net route status summary:
[12/07 21:21:42    211s]   Clock:       115 (unrouted=115, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:21:42    211s]   Non-clock: 16783 (unrouted=9614, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9613, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:21:42    211s]       Routing using eGR only...
[12/07 21:21:42    211s]         Early Global Route - eGR only step...
[12/07 21:21:42    211s] (ccopt eGR): There are 115 nets to be routed. 0 nets have skip routing designation.
[12/07 21:21:42    211s] (ccopt eGR): There are 115 nets for routing of which 115 have one or more fixed wires.
[12/07 21:21:42    211s] (ccopt eGR): Start to route 115 all nets
[12/07 21:21:42    211s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2667.68 MB )
[12/07 21:21:42    211s] (I)      ==================== Layers =====================
[12/07 21:21:42    211s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:42    211s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:21:42    211s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:42    211s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:21:42    211s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:21:42    211s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:21:42    211s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:21:42    211s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:21:42    211s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:21:42    211s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:21:42    211s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:21:42    211s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:21:42    211s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:21:42    211s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:21:42    211s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:21:42    211s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:21:42    211s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:21:42    211s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:21:42    211s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:21:42    211s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:21:43    211s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:21:43    211s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:21:43    211s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:21:43    211s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:43    211s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:21:43    211s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:21:43    211s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:43    211s] (I)      Started Import and model ( Curr Mem: 2667.68 MB )
[12/07 21:21:43    211s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:43    211s] (I)      == Non-default Options ==
[12/07 21:21:43    211s] (I)      Clean congestion better                            : true
[12/07 21:21:43    211s] (I)      Estimate vias on DPT layer                         : true
[12/07 21:21:43    211s] (I)      Clean congestion layer assignment rounds           : 3
[12/07 21:21:43    211s] (I)      Layer constraints as soft constraints              : true
[12/07 21:21:43    211s] (I)      Soft top layer                                     : true
[12/07 21:21:43    211s] (I)      Skip prospective layer relax nets                  : true
[12/07 21:21:43    211s] (I)      Better NDR handling                                : true
[12/07 21:21:43    211s] (I)      Improved NDR modeling in LA                        : true
[12/07 21:21:43    211s] (I)      Routing cost fix for NDR handling                  : true
[12/07 21:21:43    211s] (I)      Block tracks for preroutes                         : true
[12/07 21:21:43    211s] (I)      Assign IRoute by net group key                     : true
[12/07 21:21:43    211s] (I)      Block unroutable channels                          : true
[12/07 21:21:43    211s] (I)      Block unroutable channels 3D                       : true
[12/07 21:21:43    211s] (I)      Bound layer relaxed segment wl                     : true
[12/07 21:21:43    211s] (I)      Blocked pin reach length threshold                 : 2
[12/07 21:21:43    211s] (I)      Check blockage within NDR space in TA              : true
[12/07 21:21:43    211s] (I)      Skip must join for term with via pillar            : true
[12/07 21:21:43    211s] (I)      Model find APA for IO pin                          : true
[12/07 21:21:43    211s] (I)      On pin location for off pin term                   : true
[12/07 21:21:43    211s] (I)      Handle EOL spacing                                 : true
[12/07 21:21:43    211s] (I)      Merge PG vias by gap                               : true
[12/07 21:21:43    211s] (I)      Maximum routing layer                              : 10
[12/07 21:21:43    211s] (I)      Route selected nets only                           : true
[12/07 21:21:43    211s] (I)      Refine MST                                         : true
[12/07 21:21:43    211s] (I)      Honor PRL                                          : true
[12/07 21:21:43    211s] (I)      Strong congestion aware                            : true
[12/07 21:21:43    211s] (I)      Improved initial location for IRoutes              : true
[12/07 21:21:43    211s] (I)      Multi panel TA                                     : true
[12/07 21:21:43    211s] (I)      Penalize wire overlap                              : true
[12/07 21:21:43    211s] (I)      Expand small instance blockage                     : true
[12/07 21:21:43    211s] (I)      Reduce via in TA                                   : true
[12/07 21:21:43    211s] (I)      SS-aware routing                                   : true
[12/07 21:21:43    211s] (I)      Improve tree edge sharing                          : true
[12/07 21:21:43    211s] (I)      Improve 2D via estimation                          : true
[12/07 21:21:43    211s] (I)      Refine Steiner tree                                : true
[12/07 21:21:43    211s] (I)      Build spine tree                                   : true
[12/07 21:21:43    211s] (I)      Model pass through capacity                        : true
[12/07 21:21:43    211s] (I)      Extend blockages by a half GCell                   : true
[12/07 21:21:43    211s] (I)      Consider pin shapes                                : true
[12/07 21:21:43    211s] (I)      Consider pin shapes for all nodes                  : true
[12/07 21:21:43    211s] (I)      Consider NR APA                                    : true
[12/07 21:21:43    211s] (I)      Consider IO pin shape                              : true
[12/07 21:21:43    211s] (I)      Fix pin connection bug                             : true
[12/07 21:21:43    211s] (I)      Consider layer RC for local wires                  : true
[12/07 21:21:43    211s] (I)      Route to clock mesh pin                            : true
[12/07 21:21:43    211s] (I)      LA-aware pin escape length                         : 2
[12/07 21:21:43    211s] (I)      Connect multiple ports                             : true
[12/07 21:21:43    211s] (I)      Split for must join                                : true
[12/07 21:21:43    211s] (I)      Number of threads                                  : 1
[12/07 21:21:43    211s] (I)      Routing effort level                               : 10000
[12/07 21:21:43    211s] (I)      Prefer layer length threshold                      : 8
[12/07 21:21:43    211s] (I)      Overflow penalty cost                              : 10
[12/07 21:21:43    211s] (I)      A-star cost                                        : 0.300000
[12/07 21:21:43    211s] (I)      Misalignment cost                                  : 10.000000
[12/07 21:21:43    211s] (I)      Threshold for short IRoute                         : 6
[12/07 21:21:43    211s] (I)      Via cost during post routing                       : 1.000000
[12/07 21:21:43    211s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/07 21:21:43    211s] (I)      Source-to-sink ratio                               : 0.300000
[12/07 21:21:43    211s] (I)      Scenic ratio bound                                 : 3.000000
[12/07 21:21:43    211s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/07 21:21:43    211s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/07 21:21:43    211s] (I)      PG-aware similar topology routing                  : true
[12/07 21:21:43    211s] (I)      Maze routing via cost fix                          : true
[12/07 21:21:43    211s] (I)      Apply PRL on PG terms                              : true
[12/07 21:21:43    211s] (I)      Apply PRL on obs objects                           : true
[12/07 21:21:43    211s] (I)      Handle range-type spacing rules                    : true
[12/07 21:21:43    211s] (I)      PG gap threshold multiplier                        : 10.000000
[12/07 21:21:43    211s] (I)      Parallel spacing query fix                         : true
[12/07 21:21:43    211s] (I)      Force source to root IR                            : true
[12/07 21:21:43    211s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/07 21:21:43    211s] (I)      Do not relax to DPT layer                          : true
[12/07 21:21:43    211s] (I)      No DPT in post routing                             : true
[12/07 21:21:43    211s] (I)      Modeling PG via merging fix                        : true
[12/07 21:21:43    211s] (I)      Shield aware TA                                    : true
[12/07 21:21:43    211s] (I)      Strong shield aware TA                             : true
[12/07 21:21:43    211s] (I)      Overflow calculation fix in LA                     : true
[12/07 21:21:43    211s] (I)      Post routing fix                                   : true
[12/07 21:21:43    211s] (I)      Strong post routing                                : true
[12/07 21:21:43    211s] (I)      NDR via pillar fix                                 : true
[12/07 21:21:43    211s] (I)      Violation on path threshold                        : 1
[12/07 21:21:43    211s] (I)      Pass through capacity modeling                     : true
[12/07 21:21:43    211s] (I)      Select the non-relaxed segments in post routing stage : true
[12/07 21:21:43    211s] (I)      Select term pin box for io pin                     : true
[12/07 21:21:43    211s] (I)      Penalize NDR sharing                               : true
[12/07 21:21:43    211s] (I)      Enable special modeling                            : false
[12/07 21:21:43    211s] (I)      Keep fixed segments                                : true
[12/07 21:21:43    211s] (I)      Reorder net groups by key                          : true
[12/07 21:21:43    211s] (I)      Increase net scenic ratio                          : true
[12/07 21:21:43    211s] (I)      Method to set GCell size                           : row
[12/07 21:21:43    211s] (I)      Connect multiple ports and must join fix           : true
[12/07 21:21:43    211s] (I)      Avoid high resistance layers                       : true
[12/07 21:21:43    211s] (I)      Model find APA for IO pin fix                      : true
[12/07 21:21:43    211s] (I)      Avoid connecting non-metal layers                  : true
[12/07 21:21:43    211s] (I)      Use track pitch for NDR                            : true
[12/07 21:21:43    211s] (I)      Enable layer relax to lower layer                  : true
[12/07 21:21:43    211s] (I)      Enable layer relax to upper layer                  : true
[12/07 21:21:43    211s] (I)      Top layer relaxation fix                           : true
[12/07 21:21:43    211s] (I)      Handle non-default track width                     : false
[12/07 21:21:43    211s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:21:43    211s] (I)      Use row-based GCell size
[12/07 21:21:43    211s] (I)      Use row-based GCell align
[12/07 21:21:43    211s] (I)      layer 0 area = 168000
[12/07 21:21:43    211s] (I)      layer 1 area = 208000
[12/07 21:21:43    211s] (I)      layer 2 area = 208000
[12/07 21:21:43    211s] (I)      layer 3 area = 208000
[12/07 21:21:43    211s] (I)      layer 4 area = 208000
[12/07 21:21:43    211s] (I)      layer 5 area = 208000
[12/07 21:21:43    211s] (I)      layer 6 area = 208000
[12/07 21:21:43    211s] (I)      layer 7 area = 2259999
[12/07 21:21:43    211s] (I)      layer 8 area = 2259999
[12/07 21:21:43    211s] (I)      layer 9 area = 0
[12/07 21:21:43    211s] (I)      GCell unit size   : 3600
[12/07 21:21:43    211s] (I)      GCell multiplier  : 1
[12/07 21:21:43    211s] (I)      GCell row height  : 3600
[12/07 21:21:43    211s] (I)      Actual row height : 3600
[12/07 21:21:43    211s] (I)      GCell align ref   : 4000 4000
[12/07 21:21:43    211s] [NR-eGR] Track table information for default rule: 
[12/07 21:21:43    211s] [NR-eGR] M1 has single uniform track structure
[12/07 21:21:43    211s] [NR-eGR] M2 has single uniform track structure
[12/07 21:21:43    211s] [NR-eGR] M3 has single uniform track structure
[12/07 21:21:43    211s] [NR-eGR] M4 has single uniform track structure
[12/07 21:21:43    211s] [NR-eGR] M5 has single uniform track structure
[12/07 21:21:43    211s] [NR-eGR] M6 has single uniform track structure
[12/07 21:21:43    211s] [NR-eGR] M7 has single uniform track structure
[12/07 21:21:43    211s] [NR-eGR] M8 has single uniform track structure
[12/07 21:21:43    211s] [NR-eGR] M9 has single uniform track structure
[12/07 21:21:43    211s] [NR-eGR] AP has single uniform track structure
[12/07 21:21:43    211s] (I)      ================== Default via ==================
[12/07 21:21:43    211s] (I)      +---+--------------------+----------------------+
[12/07 21:21:43    211s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:21:43    211s] (I)      +---+--------------------+----------------------+
[12/07 21:21:43    211s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:21:43    211s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:21:43    211s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:21:43    211s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:21:43    211s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:21:43    211s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:21:43    211s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:21:43    211s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:21:43    211s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:21:43    211s] (I)      +---+--------------------+----------------------+
[12/07 21:21:43    211s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:21:43    211s] [NR-eGR] Read 2209622 PG shapes
[12/07 21:21:43    211s] [NR-eGR] Read 0 clock shapes
[12/07 21:21:43    211s] [NR-eGR] Read 0 other shapes
[12/07 21:21:43    211s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:21:43    211s] [NR-eGR] #Instance Blockages : 3552
[12/07 21:21:43    211s] [NR-eGR] #PG Blockages       : 2209622
[12/07 21:21:43    211s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:21:43    211s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:21:43    211s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:21:43    211s] [NR-eGR] #Other Blockages    : 0
[12/07 21:21:43    211s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:21:43    211s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:21:43    211s] [NR-eGR] Read 7284 nets ( ignored 7169 )
[12/07 21:21:43    211s] [NR-eGR] Connected 0 must-join pins/ports
[12/07 21:21:43    211s] (I)      early_global_route_priority property id does not exist.
[12/07 21:21:43    211s] (I)      Read Num Blocks=2217828  Num Prerouted Wires=0  Num CS=0
[12/07 21:21:43    211s] (I)      Layer 1 (V) : #blockages 4449 : #preroutes 0
[12/07 21:21:43    211s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/07 21:21:43    212s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/07 21:21:43    212s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/07 21:21:44    212s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/07 21:21:44    212s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:21:44    212s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:21:44    212s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:21:44    212s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:21:44    212s] (I)      Moved 0 terms for better access 
[12/07 21:21:44    212s] (I)      Number of ignored nets                =      0
[12/07 21:21:44    212s] (I)      Number of connected nets              =      0
[12/07 21:21:44    212s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:21:44    212s] (I)      Number of clock nets                  =    115.  Ignored: No
[12/07 21:21:44    212s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:21:44    212s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:21:44    212s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:21:44    212s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:21:44    212s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:21:44    212s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:21:44    212s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:21:44    212s] [NR-eGR] There are 115 clock nets ( 115 with NDR ).
[12/07 21:21:44    212s] (I)      Ndr track 0 does not exist
[12/07 21:21:44    212s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:21:44    212s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:21:44    212s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:21:44    212s] (I)      Site width          :   400  (dbu)
[12/07 21:21:44    212s] (I)      Row height          :  3600  (dbu)
[12/07 21:21:44    212s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:21:44    212s] (I)      GCell width         :  3600  (dbu)
[12/07 21:21:44    212s] (I)      GCell height        :  3600  (dbu)
[12/07 21:21:44    212s] (I)      Grid                :   834   834    10
[12/07 21:21:44    212s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:21:44    212s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:21:44    212s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:21:44    212s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:21:44    212s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:21:44    212s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:21:44    212s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:21:44    212s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:21:44    212s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:21:44    212s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:21:44    212s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:21:44    212s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:21:44    212s] (I)      --------------------------------------------------------
[12/07 21:21:44    212s] 
[12/07 21:21:44    212s] [NR-eGR] ============ Routing rule table ============
[12/07 21:21:44    212s] [NR-eGR] Rule id: 0  Nets: 115
[12/07 21:21:44    212s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 21:21:44    212s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:21:44    212s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/07 21:21:44    212s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/07 21:21:44    212s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:21:44    212s] [NR-eGR] ========================================
[12/07 21:21:44    212s] [NR-eGR] 
[12/07 21:21:44    212s] (I)      =============== Blocked Tracks ===============
[12/07 21:21:44    212s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:44    212s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:21:44    212s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:44    212s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:21:44    212s] (I)      |     2 | 6255000 |  1799252 |        28.77% |
[12/07 21:21:44    212s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/07 21:21:44    212s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:21:44    212s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/07 21:21:44    212s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/07 21:21:44    212s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:21:44    212s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:21:44    212s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:21:44    212s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:21:44    212s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:44    212s] (I)      Finished Import and model ( CPU: 1.23 sec, Real: 1.23 sec, Curr Mem: 2842.46 MB )
[12/07 21:21:44    212s] (I)      Reset routing kernel
[12/07 21:21:44    212s] (I)      Started Global Routing ( Curr Mem: 2842.46 MB )
[12/07 21:21:44    212s] (I)      totalPins=3364  totalGlobalPin=3298 (98.04%)
[12/07 21:21:44    212s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/07 21:21:44    212s] [NR-eGR] Layer group 1: route 115 net(s) in layer range [3, 4]
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1a Route ============
[12/07 21:21:44    212s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:21:44    212s] (I)      Usage: 12912 = (6044 H, 6868 V) = (0.14% H, 0.15% V) = (1.088e+04um H, 1.236e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1b Route ============
[12/07 21:21:44    212s] (I)      Usage: 12912 = (6044 H, 6868 V) = (0.14% H, 0.15% V) = (1.088e+04um H, 1.236e+04um V)
[12/07 21:21:44    212s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.324160e+04um
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1c Route ============
[12/07 21:21:44    212s] (I)      Level2 Grid: 167 x 167
[12/07 21:21:44    212s] (I)      Usage: 12912 = (6044 H, 6868 V) = (0.14% H, 0.15% V) = (1.088e+04um H, 1.236e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1d Route ============
[12/07 21:21:44    212s] (I)      Usage: 12917 = (6049 H, 6868 V) = (0.14% H, 0.15% V) = (1.089e+04um H, 1.236e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1e Route ============
[12/07 21:21:44    212s] (I)      Usage: 12917 = (6049 H, 6868 V) = (0.14% H, 0.15% V) = (1.089e+04um H, 1.236e+04um V)
[12/07 21:21:44    212s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.325060e+04um
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1f Route ============
[12/07 21:21:44    212s] (I)      Usage: 12917 = (6049 H, 6868 V) = (0.14% H, 0.15% V) = (1.089e+04um H, 1.236e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1g Route ============
[12/07 21:21:44    212s] (I)      Usage: 12832 = (6007 H, 6825 V) = (0.14% H, 0.15% V) = (1.081e+04um H, 1.228e+04um V)
[12/07 21:21:44    212s] (I)      #Nets         : 115
[12/07 21:21:44    212s] (I)      #Relaxed nets : 11
[12/07 21:21:44    212s] (I)      Wire length   : 11727
[12/07 21:21:44    212s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1h Route ============
[12/07 21:21:44    212s] (I)      Usage: 12832 = (6008 H, 6824 V) = (0.14% H, 0.15% V) = (1.081e+04um H, 1.228e+04um V)
[12/07 21:21:44    212s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/07 21:21:44    212s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1a Route ============
[12/07 21:21:44    212s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:21:44    212s] (I)      Usage: 14010 = (6555 H, 7455 V) = (0.11% H, 0.10% V) = (1.180e+04um H, 1.342e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1b Route ============
[12/07 21:21:44    212s] (I)      Usage: 14010 = (6555 H, 7455 V) = (0.11% H, 0.10% V) = (1.180e+04um H, 1.342e+04um V)
[12/07 21:21:44    212s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.521800e+04um
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1c Route ============
[12/07 21:21:44    212s] (I)      Level2 Grid: 167 x 167
[12/07 21:21:44    212s] (I)      Usage: 14010 = (6555 H, 7455 V) = (0.11% H, 0.10% V) = (1.180e+04um H, 1.342e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1d Route ============
[12/07 21:21:44    212s] (I)      Usage: 14011 = (6556 H, 7455 V) = (0.11% H, 0.10% V) = (1.180e+04um H, 1.342e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1e Route ============
[12/07 21:21:44    212s] (I)      Usage: 14011 = (6556 H, 7455 V) = (0.11% H, 0.10% V) = (1.180e+04um H, 1.342e+04um V)
[12/07 21:21:44    212s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.521980e+04um
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1f Route ============
[12/07 21:21:44    212s] (I)      Usage: 14011 = (6556 H, 7455 V) = (0.11% H, 0.10% V) = (1.180e+04um H, 1.342e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1g Route ============
[12/07 21:21:44    212s] (I)      Usage: 13937 = (6523 H, 7414 V) = (0.11% H, 0.10% V) = (1.174e+04um H, 1.335e+04um V)
[12/07 21:21:44    212s] (I)      #Nets         : 11
[12/07 21:21:44    212s] (I)      #Relaxed nets : 11
[12/07 21:21:44    212s] (I)      Wire length   : 0
[12/07 21:21:44    212s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 8]
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1h Route ============
[12/07 21:21:44    212s] (I)      Usage: 13937 = (6523 H, 7414 V) = (0.11% H, 0.10% V) = (1.174e+04um H, 1.335e+04um V)
[12/07 21:21:44    212s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/07 21:21:44    212s] [NR-eGR] Layer group 3: route 11 net(s) in layer range [3, 8]
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1a Route ============
[12/07 21:21:44    212s] (I)      Usage: 15115 = (7070 H, 8045 V) = (0.06% H, 0.09% V) = (1.273e+04um H, 1.448e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1b Route ============
[12/07 21:21:44    212s] (I)      Usage: 15115 = (7070 H, 8045 V) = (0.06% H, 0.09% V) = (1.273e+04um H, 1.448e+04um V)
[12/07 21:21:44    212s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.720700e+04um
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1c Route ============
[12/07 21:21:44    212s] (I)      Usage: 15115 = (7070 H, 8045 V) = (0.06% H, 0.09% V) = (1.273e+04um H, 1.448e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1d Route ============
[12/07 21:21:44    212s] (I)      Usage: 15115 = (7070 H, 8045 V) = (0.06% H, 0.09% V) = (1.273e+04um H, 1.448e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1e Route ============
[12/07 21:21:44    212s] (I)      Usage: 15115 = (7070 H, 8045 V) = (0.06% H, 0.09% V) = (1.273e+04um H, 1.448e+04um V)
[12/07 21:21:44    212s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.720700e+04um
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1f Route ============
[12/07 21:21:44    212s] (I)      Usage: 15115 = (7070 H, 8045 V) = (0.06% H, 0.09% V) = (1.273e+04um H, 1.448e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1g Route ============
[12/07 21:21:44    212s] (I)      Usage: 15053 = (7047 H, 8006 V) = (0.06% H, 0.09% V) = (1.268e+04um H, 1.441e+04um V)
[12/07 21:21:44    212s] (I)      #Nets         : 11
[12/07 21:21:44    212s] (I)      #Relaxed nets : 10
[12/07 21:21:44    212s] (I)      Wire length   : 118
[12/07 21:21:44    212s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 10]
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1h Route ============
[12/07 21:21:44    212s] (I)      Usage: 15053 = (7047 H, 8006 V) = (0.06% H, 0.09% V) = (1.268e+04um H, 1.441e+04um V)
[12/07 21:21:44    212s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/07 21:21:44    212s] [NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 10]
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1a Route ============
[12/07 21:21:44    212s] (I)      Usage: 16113 = (7528 H, 8585 V) = (0.05% H, 0.09% V) = (1.355e+04um H, 1.545e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1b Route ============
[12/07 21:21:44    212s] (I)      Usage: 16113 = (7528 H, 8585 V) = (0.05% H, 0.09% V) = (1.355e+04um H, 1.545e+04um V)
[12/07 21:21:44    212s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.900340e+04um
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1c Route ============
[12/07 21:21:44    212s] (I)      Usage: 16113 = (7528 H, 8585 V) = (0.05% H, 0.09% V) = (1.355e+04um H, 1.545e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1d Route ============
[12/07 21:21:44    212s] (I)      Usage: 16113 = (7528 H, 8585 V) = (0.05% H, 0.09% V) = (1.355e+04um H, 1.545e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1e Route ============
[12/07 21:21:44    212s] (I)      Usage: 16113 = (7528 H, 8585 V) = (0.05% H, 0.09% V) = (1.355e+04um H, 1.545e+04um V)
[12/07 21:21:44    212s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.900340e+04um
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1f Route ============
[12/07 21:21:44    212s] (I)      Usage: 16113 = (7528 H, 8585 V) = (0.05% H, 0.09% V) = (1.355e+04um H, 1.545e+04um V)
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1g Route ============
[12/07 21:21:44    212s] (I)      Usage: 16051 = (7504 H, 8547 V) = (0.05% H, 0.09% V) = (1.351e+04um H, 1.538e+04um V)
[12/07 21:21:44    212s] (I)      #Nets         : 10
[12/07 21:21:44    212s] (I)      #Relaxed nets : 10
[12/07 21:21:44    212s] (I)      Wire length   : 0
[12/07 21:21:44    212s] [NR-eGR] Create a new net group with 10 nets and layer range [2, 10]
[12/07 21:21:44    212s] (I)      
[12/07 21:21:44    212s] (I)      ============  Phase 1h Route ============
[12/07 21:21:44    212s] (I)      Usage: 16051 = (7504 H, 8547 V) = (0.05% H, 0.09% V) = (1.351e+04um H, 1.538e+04um V)
[12/07 21:21:44    213s] (I)      total 2D Cap : 27657313 = (13910794 H, 13746519 V)
[12/07 21:21:44    213s] [NR-eGR] Layer group 5: route 10 net(s) in layer range [2, 10]
[12/07 21:21:44    213s] (I)      
[12/07 21:21:44    213s] (I)      ============  Phase 1a Route ============
[12/07 21:21:44    213s] (I)      Usage: 18134 = (8455 H, 9679 V) = (0.06% H, 0.07% V) = (1.522e+04um H, 1.742e+04um V)
[12/07 21:21:44    213s] (I)      
[12/07 21:21:44    213s] (I)      ============  Phase 1b Route ============
[12/07 21:21:44    213s] (I)      Usage: 18134 = (8455 H, 9679 V) = (0.06% H, 0.07% V) = (1.522e+04um H, 1.742e+04um V)
[12/07 21:21:44    213s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.264120e+04um
[12/07 21:21:44    213s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:21:44    213s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:21:44    213s] (I)      
[12/07 21:21:44    213s] (I)      ============  Phase 1c Route ============
[12/07 21:21:44    213s] (I)      Usage: 18134 = (8455 H, 9679 V) = (0.06% H, 0.07% V) = (1.522e+04um H, 1.742e+04um V)
[12/07 21:21:44    213s] (I)      
[12/07 21:21:44    213s] (I)      ============  Phase 1d Route ============
[12/07 21:21:44    213s] (I)      Usage: 18134 = (8455 H, 9679 V) = (0.06% H, 0.07% V) = (1.522e+04um H, 1.742e+04um V)
[12/07 21:21:44    213s] (I)      
[12/07 21:21:44    213s] (I)      ============  Phase 1e Route ============
[12/07 21:21:44    213s] (I)      Usage: 18134 = (8455 H, 9679 V) = (0.06% H, 0.07% V) = (1.522e+04um H, 1.742e+04um V)
[12/07 21:21:44    213s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.264120e+04um
[12/07 21:21:44    213s] (I)      
[12/07 21:21:44    213s] (I)      ============  Phase 1f Route ============
[12/07 21:21:44    213s] (I)      Usage: 18134 = (8455 H, 9679 V) = (0.06% H, 0.07% V) = (1.522e+04um H, 1.742e+04um V)
[12/07 21:21:44    213s] (I)      
[12/07 21:21:44    213s] (I)      ============  Phase 1g Route ============
[12/07 21:21:44    213s] (I)      Usage: 18129 = (8448 H, 9681 V) = (0.06% H, 0.07% V) = (1.521e+04um H, 1.743e+04um V)
[12/07 21:21:44    213s] (I)      
[12/07 21:21:44    213s] (I)      ============  Phase 1h Route ============
[12/07 21:21:44    213s] (I)      Usage: 18129 = (8448 H, 9681 V) = (0.06% H, 0.07% V) = (1.521e+04um H, 1.743e+04um V)
[12/07 21:21:44    213s] (I)      
[12/07 21:21:44    213s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:21:44    213s] [NR-eGR]                        OverCon            
[12/07 21:21:44    213s] [NR-eGR]                         #Gcell     %Gcell
[12/07 21:21:44    213s] [NR-eGR]        Layer               (1)    OverCon
[12/07 21:21:44    213s] [NR-eGR] ----------------------------------------------
[12/07 21:21:44    213s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:44    213s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:44    213s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:44    213s] [NR-eGR]      M4 ( 4)         1( 0.00%)   ( 0.00%) 
[12/07 21:21:44    213s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:44    213s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:44    213s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:44    213s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:44    213s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:44    213s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:44    213s] [NR-eGR] ----------------------------------------------
[12/07 21:21:44    213s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[12/07 21:21:44    213s] [NR-eGR] 
[12/07 21:21:44    213s] (I)      Finished Global Routing ( CPU: 0.72 sec, Real: 0.72 sec, Curr Mem: 2842.46 MB )
[12/07 21:21:45    213s] (I)      total 2D Cap : 28269138 = (14218329 H, 14050809 V)
[12/07 21:21:45    213s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:21:45    213s] (I)      ============= Track Assignment ============
[12/07 21:21:45    213s] (I)      Started Track Assignment (1T) ( Curr Mem: 2842.46 MB )
[12/07 21:21:45    213s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:21:45    213s] (I)      Run Multi-thread track assignment
[12/07 21:21:45    213s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 2842.46 MB )
[12/07 21:21:45    213s] (I)      Started Export ( Curr Mem: 2842.46 MB )
[12/07 21:21:45    213s] [NR-eGR]             Length (um)   Vias 
[12/07 21:21:45    213s] [NR-eGR] -------------------------------
[12/07 21:21:45    213s] [NR-eGR]  M1  (1H)             0  26725 
[12/07 21:21:45    213s] [NR-eGR]  M2  (2V)         99665  37764 
[12/07 21:21:45    213s] [NR-eGR]  M3  (3H)        120998   8006 
[12/07 21:21:45    213s] [NR-eGR]  M4  (4V)         68727   3266 
[12/07 21:21:45    213s] [NR-eGR]  M5  (5H)          4539   2807 
[12/07 21:21:45    213s] [NR-eGR]  M6  (6V)         19026   2870 
[12/07 21:21:45    213s] [NR-eGR]  M7  (7H)        264041   1268 
[12/07 21:21:45    213s] [NR-eGR]  M8  (8V)        344743      0 
[12/07 21:21:45    213s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:21:45    213s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:21:45    213s] [NR-eGR] -------------------------------
[12/07 21:21:45    213s] [NR-eGR]      Total       921739  82706 
[12/07 21:21:45    213s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:45    213s] [NR-eGR] Total half perimeter of net bounding box: 910435um
[12/07 21:21:45    213s] [NR-eGR] Total length: 921739um, number of vias: 82706
[12/07 21:21:45    213s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:45    213s] [NR-eGR] Total eGR-routed clock nets wire length: 23654um, number of vias: 9134
[12/07 21:21:45    213s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:45    213s] [NR-eGR] Report for selected net(s) only.
[12/07 21:21:45    213s] [NR-eGR]             Length (um)  Vias 
[12/07 21:21:45    213s] [NR-eGR] ------------------------------
[12/07 21:21:45    213s] [NR-eGR]  M1  (1H)             0  3364 
[12/07 21:21:45    213s] [NR-eGR]  M2  (2V)          2682  3693 
[12/07 21:21:45    213s] [NR-eGR]  M3  (3H)         11076  2060 
[12/07 21:21:45    213s] [NR-eGR]  M4  (4V)          9849     5 
[12/07 21:21:45    213s] [NR-eGR]  M5  (5H)             0     5 
[12/07 21:21:45    213s] [NR-eGR]  M6  (6V)             2     5 
[12/07 21:21:45    213s] [NR-eGR]  M7  (7H)            43     2 
[12/07 21:21:45    213s] [NR-eGR]  M8  (8V)             4     0 
[12/07 21:21:45    213s] [NR-eGR]  M9  (9H)             0     0 
[12/07 21:21:45    213s] [NR-eGR]  AP  (10V)            0     0 
[12/07 21:21:45    213s] [NR-eGR] ------------------------------
[12/07 21:21:45    213s] [NR-eGR]      Total        23654  9134 
[12/07 21:21:45    213s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:45    213s] [NR-eGR] Total half perimeter of net bounding box: 16718um
[12/07 21:21:45    213s] [NR-eGR] Total length: 23654um, number of vias: 9134
[12/07 21:21:45    213s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:45    213s] [NR-eGR] Total routed clock nets wire length: 23654um, number of vias: 9134
[12/07 21:21:45    213s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:45    213s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2842.46 MB )
[12/07 21:21:45    213s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.45 sec, Real: 2.47 sec, Curr Mem: 2709.46 MB )
[12/07 21:21:45    213s] (I)      ======================================== Runtime Summary ========================================
[12/07 21:21:45    213s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 21:21:45    213s] (I)      -------------------------------------------------------------------------------------------------
[12/07 21:21:45    213s] (I)       Early Global Route kernel                   100.00%  102.29 sec  104.76 sec  2.47 sec  2.45 sec 
[12/07 21:21:45    213s] (I)       +-Import and model                           50.05%  102.30 sec  103.54 sec  1.23 sec  1.23 sec 
[12/07 21:21:45    213s] (I)       | +-Create place DB                           0.81%  102.30 sec  102.32 sec  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)       | | +-Import place data                       0.81%  102.30 sec  102.32 sec  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)       | | | +-Read instances and placement          0.24%  102.30 sec  102.31 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | | +-Read nets                             0.57%  102.31 sec  102.32 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | +-Create route DB                          46.90%  102.32 sec  103.48 sec  1.16 sec  1.15 sec 
[12/07 21:21:45    213s] (I)       | | +-Import route data (1T)                 46.78%  102.32 sec  103.48 sec  1.15 sec  1.15 sec 
[12/07 21:21:45    213s] (I)       | | | +-Read blockages ( Layer 2-10 )        19.82%  102.33 sec  102.82 sec  0.49 sec  0.49 sec 
[12/07 21:21:45    213s] (I)       | | | | +-Read routing blockages              0.00%  102.33 sec  102.33 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | | +-Read instance blockages             0.06%  102.33 sec  102.33 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | | +-Read PG blockages                  19.73%  102.33 sec  102.82 sec  0.49 sec  0.49 sec 
[12/07 21:21:45    213s] (I)       | | | | +-Read clock blockages                0.00%  102.82 sec  102.82 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | | +-Read other blockages                0.00%  102.82 sec  102.82 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | | +-Read halo blockages                 0.01%  102.82 sec  102.82 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | | +-Read boundary cut boxes             0.00%  102.82 sec  102.82 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Read blackboxes                       0.01%  102.82 sec  102.82 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Read prerouted                        0.09%  102.82 sec  102.82 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Read unlegalized nets                 0.04%  102.82 sec  102.82 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Read nets                             0.01%  102.82 sec  102.82 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Set up via pillars                    0.00%  102.82 sec  102.82 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Initialize 3D grid graph              1.15%  102.82 sec  102.85 sec  0.03 sec  0.03 sec 
[12/07 21:21:45    213s] (I)       | | | +-Model blockage capacity              25.41%  102.85 sec  103.48 sec  0.63 sec  0.62 sec 
[12/07 21:21:45    213s] (I)       | | | | +-Initialize 3D capacity             23.88%  102.85 sec  103.44 sec  0.59 sec  0.59 sec 
[12/07 21:21:45    213s] (I)       | | | +-Move terms for access (1T)            0.05%  103.48 sec  103.48 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | +-Read aux data                             0.00%  103.48 sec  103.48 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | +-Others data preparation                   0.06%  103.48 sec  103.48 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | +-Create route kernel                       2.21%  103.48 sec  103.53 sec  0.05 sec  0.05 sec 
[12/07 21:21:45    213s] (I)       +-Global Routing                             29.37%  103.54 sec  104.26 sec  0.72 sec  0.72 sec 
[12/07 21:21:45    213s] (I)       | +-Initialization                            0.14%  103.54 sec  103.54 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | +-Net group 1                               6.50%  103.54 sec  103.70 sec  0.16 sec  0.16 sec 
[12/07 21:21:45    213s] (I)       | | +-Generate topology                       0.47%  103.54 sec  103.55 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1a                                0.54%  103.60 sec  103.61 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | | +-Pattern routing (1T)                  0.18%  103.60 sec  103.60 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.30%  103.60 sec  103.61 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1b                                0.42%  103.61 sec  103.62 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | | +-Monotonic routing (1T)                0.26%  103.61 sec  103.62 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1c                                0.47%  103.62 sec  103.63 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | | +-Two level Routing                     0.46%  103.62 sec  103.63 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  103.63 sec  103.63 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  103.63 sec  103.63 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1d                                0.21%  103.63 sec  103.64 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | | +-Detoured routing (1T)                 0.20%  103.63 sec  103.64 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1e                                0.09%  103.64 sec  103.64 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Route legalization                    0.00%  103.64 sec  103.64 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1f                                0.00%  103.64 sec  103.64 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1g                                0.66%  103.64 sec  103.66 sec  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)       | | | +-Post Routing                          0.66%  103.64 sec  103.66 sec  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1h                                0.75%  103.66 sec  103.68 sec  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)       | | | +-Post Routing                          0.75%  103.66 sec  103.68 sec  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)       | | +-Layer assignment (1T)                   0.95%  103.68 sec  103.70 sec  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)       | +-Net group 2                               4.17%  103.70 sec  103.80 sec  0.10 sec  0.10 sec 
[12/07 21:21:45    213s] (I)       | | +-Generate topology                       0.09%  103.70 sec  103.70 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1a                                0.43%  103.76 sec  103.77 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | | +-Pattern routing (1T)                  0.14%  103.76 sec  103.76 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.28%  103.76 sec  103.77 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1b                                0.22%  103.77 sec  103.78 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | | +-Monotonic routing (1T)                0.13%  103.77 sec  103.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1c                                0.45%  103.78 sec  103.79 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | | +-Two level Routing                     0.45%  103.78 sec  103.79 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  103.78 sec  103.78 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  103.78 sec  103.79 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1d                                0.15%  103.79 sec  103.79 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Detoured routing (1T)                 0.15%  103.79 sec  103.79 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1e                                0.09%  103.79 sec  103.79 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Route legalization                    0.00%  103.79 sec  103.79 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1f                                0.00%  103.79 sec  103.79 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1g                                0.17%  103.79 sec  103.80 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Post Routing                          0.17%  103.79 sec  103.80 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1h                                0.14%  103.80 sec  103.80 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Post Routing                          0.13%  103.80 sec  103.80 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | +-Net group 3                               3.67%  103.80 sec  103.89 sec  0.09 sec  0.09 sec 
[12/07 21:21:45    213s] (I)       | | +-Generate topology                       0.07%  103.80 sec  103.80 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1a                                0.14%  103.88 sec  103.88 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Pattern routing (1T)                  0.14%  103.88 sec  103.88 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1b                                0.09%  103.88 sec  103.88 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1c                                0.00%  103.88 sec  103.88 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1d                                0.01%  103.88 sec  103.88 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1e                                0.09%  103.88 sec  103.88 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Route legalization                    0.00%  103.88 sec  103.88 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1f                                0.00%  103.88 sec  103.88 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1g                                0.17%  103.88 sec  103.89 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Post Routing                          0.17%  103.88 sec  103.89 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1h                                0.13%  103.89 sec  103.89 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Post Routing                          0.13%  103.89 sec  103.89 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Layer assignment (1T)                   0.04%  103.89 sec  103.89 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | +-Net group 4                               4.39%  103.89 sec  104.00 sec  0.11 sec  0.11 sec 
[12/07 21:21:45    213s] (I)       | | +-Generate topology                       0.06%  103.89 sec  103.90 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1a                                0.14%  103.99 sec  103.99 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Pattern routing (1T)                  0.14%  103.99 sec  103.99 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1b                                0.09%  103.99 sec  103.99 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1c                                0.01%  103.99 sec  103.99 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1d                                0.00%  103.99 sec  103.99 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1e                                0.09%  103.99 sec  103.99 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Route legalization                    0.00%  103.99 sec  103.99 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1f                                0.00%  103.99 sec  103.99 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1g                                0.17%  103.99 sec  104.00 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Post Routing                          0.16%  103.99 sec  104.00 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1h                                0.13%  104.00 sec  104.00 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Post Routing                          0.12%  104.00 sec  104.00 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | +-Net group 5                               7.45%  104.00 sec  104.19 sec  0.18 sec  0.18 sec 
[12/07 21:21:45    213s] (I)       | | +-Generate topology                       0.00%  104.00 sec  104.00 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1a                                0.32%  104.10 sec  104.11 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | | +-Pattern routing (1T)                  0.13%  104.10 sec  104.11 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Add via demand to 2D                  0.17%  104.11 sec  104.11 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1b                                0.09%  104.11 sec  104.11 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1c                                0.00%  104.11 sec  104.11 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1d                                0.01%  104.12 sec  104.12 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1e                                0.09%  104.12 sec  104.12 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Route legalization                    0.00%  104.12 sec  104.12 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1f                                0.00%  104.12 sec  104.12 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1g                                0.13%  104.12 sec  104.12 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Post Routing                          0.13%  104.12 sec  104.12 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Phase 1h                                0.13%  104.12 sec  104.12 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | | +-Post Routing                          0.13%  104.12 sec  104.12 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | | +-Layer assignment (1T)                   0.12%  104.18 sec  104.19 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       +-Export 3D cong map                          8.38%  104.26 sec  104.47 sec  0.21 sec  0.21 sec 
[12/07 21:21:45    213s] (I)       | +-Export 2D cong map                        0.70%  104.45 sec  104.47 sec  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)       +-Extract Global 3D Wires                     0.01%  104.47 sec  104.47 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       +-Track Assignment (1T)                       9.95%  104.47 sec  104.71 sec  0.25 sec  0.24 sec 
[12/07 21:21:45    213s] (I)       | +-Initialization                            0.00%  104.47 sec  104.47 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | +-Track Assignment Kernel                   9.91%  104.47 sec  104.71 sec  0.24 sec  0.24 sec 
[12/07 21:21:45    213s] (I)       | +-Free Memory                               0.00%  104.71 sec  104.71 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       +-Export                                      1.54%  104.71 sec  104.75 sec  0.04 sec  0.04 sec 
[12/07 21:21:45    213s] (I)       | +-Export DB wires                           0.34%  104.71 sec  104.72 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | +-Export all nets                         0.26%  104.71 sec  104.72 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | | +-Set wire vias                           0.05%  104.72 sec  104.72 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       | +-Report wirelength                         0.72%  104.72 sec  104.74 sec  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)       | +-Update net boxes                          0.46%  104.74 sec  104.75 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)       | +-Update timing                             0.00%  104.75 sec  104.75 sec  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)       +-Postprocess design                          0.29%  104.75 sec  104.76 sec  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)      ======================= Summary by functions ========================
[12/07 21:21:45    213s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:21:45    213s] (I)      ---------------------------------------------------------------------
[12/07 21:21:45    213s] (I)        0  Early Global Route kernel           100.00%  2.47 sec  2.45 sec 
[12/07 21:21:45    213s] (I)        1  Import and model                     50.05%  1.23 sec  1.23 sec 
[12/07 21:21:45    213s] (I)        1  Global Routing                       29.37%  0.72 sec  0.72 sec 
[12/07 21:21:45    213s] (I)        1  Track Assignment (1T)                 9.95%  0.25 sec  0.24 sec 
[12/07 21:21:45    213s] (I)        1  Export 3D cong map                    8.38%  0.21 sec  0.21 sec 
[12/07 21:21:45    213s] (I)        1  Export                                1.54%  0.04 sec  0.04 sec 
[12/07 21:21:45    213s] (I)        1  Postprocess design                    0.29%  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        2  Create route DB                      46.90%  1.16 sec  1.15 sec 
[12/07 21:21:45    213s] (I)        2  Track Assignment Kernel               9.91%  0.24 sec  0.24 sec 
[12/07 21:21:45    213s] (I)        2  Net group 5                           7.45%  0.18 sec  0.18 sec 
[12/07 21:21:45    213s] (I)        2  Net group 1                           6.50%  0.16 sec  0.16 sec 
[12/07 21:21:45    213s] (I)        2  Net group 4                           4.39%  0.11 sec  0.11 sec 
[12/07 21:21:45    213s] (I)        2  Net group 2                           4.17%  0.10 sec  0.10 sec 
[12/07 21:21:45    213s] (I)        2  Net group 3                           3.67%  0.09 sec  0.09 sec 
[12/07 21:21:45    213s] (I)        2  Create route kernel                   2.21%  0.05 sec  0.05 sec 
[12/07 21:21:45    213s] (I)        2  Create place DB                       0.81%  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)        2  Report wirelength                     0.72%  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)        2  Export 2D cong map                    0.70%  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)        2  Update net boxes                      0.46%  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)        2  Export DB wires                       0.34%  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)        2  Initialization                        0.14%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        3  Import route data (1T)               46.78%  1.15 sec  1.15 sec 
[12/07 21:21:45    213s] (I)        3  Phase 1a                              1.58%  0.04 sec  0.04 sec 
[12/07 21:21:45    213s] (I)        3  Phase 1g                              1.30%  0.03 sec  0.03 sec 
[12/07 21:21:45    213s] (I)        3  Phase 1h                              1.28%  0.03 sec  0.03 sec 
[12/07 21:21:45    213s] (I)        3  Layer assignment (1T)                 1.11%  0.03 sec  0.03 sec 
[12/07 21:21:45    213s] (I)        3  Phase 1c                              0.93%  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)        3  Phase 1b                              0.90%  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)        3  Import place data                     0.81%  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)        3  Generate topology                     0.69%  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)        3  Phase 1e                              0.44%  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)        3  Phase 1d                              0.37%  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)        3  Export all nets                       0.26%  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)        3  Set wire vias                         0.05%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        3  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        4  Model blockage capacity              25.41%  0.63 sec  0.62 sec 
[12/07 21:21:45    213s] (I)        4  Read blockages ( Layer 2-10 )        19.82%  0.49 sec  0.49 sec 
[12/07 21:21:45    213s] (I)        4  Post Routing                          2.54%  0.06 sec  0.06 sec 
[12/07 21:21:45    213s] (I)        4  Initialize 3D grid graph              1.15%  0.03 sec  0.03 sec 
[12/07 21:21:45    213s] (I)        4  Two level Routing                     0.91%  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)        4  Pattern routing (1T)                  0.72%  0.02 sec  0.02 sec 
[12/07 21:21:45    213s] (I)        4  Pattern Routing Avoiding Blockages    0.58%  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)        4  Read nets                             0.58%  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)        4  Monotonic routing (1T)                0.40%  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)        4  Detoured routing (1T)                 0.35%  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)        4  Read instances and placement          0.24%  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)        4  Add via demand to 2D                  0.17%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        4  Read prerouted                        0.09%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        4  Move terms for access (1T)            0.05%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        5  Initialize 3D capacity               23.88%  0.59 sec  0.59 sec 
[12/07 21:21:45    213s] (I)        5  Read PG blockages                    19.73%  0.49 sec  0.49 sec 
[12/07 21:21:45    213s] (I)        5  Two Level Routing (Regular)           0.25%  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)        5  Two Level Routing (Strong)            0.25%  0.01 sec  0.01 sec 
[12/07 21:21:45    213s] (I)        5  Read instance blockages               0.06%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:21:45    213s]         Early Global Route - eGR only step done. (took cpu=0:00:02.6 real=0:00:02.7)
[12/07 21:21:45    213s]       Routing using eGR only done.
[12/07 21:21:45    213s] Net route status summary:
[12/07 21:21:45    213s]   Clock:       115 (unrouted=0, trialRouted=0, noStatus=0, routed=115, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:21:45    213s]   Non-clock: 16783 (unrouted=9614, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9613, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:21:45    213s] 
[12/07 21:21:45    213s] CCOPT: Done with clock implementation routing.
[12/07 21:21:45    213s] 
[12/07 21:21:45    213s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/07 21:21:45    213s]     Clock implementation routing done.
[12/07 21:21:45    213s]     Leaving CCOpt scope - extractRC...
[12/07 21:21:45    213s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/07 21:21:45    213s] Extraction called for design 'torus_D_W32' of instances=6676 and nets=16898 using extraction engine 'preRoute' .
[12/07 21:21:45    213s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:21:45    213s] Type 'man IMPEXT-3530' for more detail.
[12/07 21:21:45    213s] PreRoute RC Extraction called for design torus_D_W32.
[12/07 21:21:45    213s] RC Extraction called in multi-corner(1) mode.
[12/07 21:21:45    213s] RCMode: PreRoute
[12/07 21:21:45    213s]       RC Corner Indexes            0   
[12/07 21:21:45    213s] Capacitance Scaling Factor   : 1.00000 
[12/07 21:21:45    213s] Resistance Scaling Factor    : 1.00000 
[12/07 21:21:45    213s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 21:21:45    213s] Clock Res. Scaling Factor    : 1.00000 
[12/07 21:21:45    213s] Shrink Factor                : 1.00000
[12/07 21:21:45    213s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 21:21:45    213s] Using capacitance table file ...
[12/07 21:21:45    213s] 
[12/07 21:21:45    213s] Trim Metal Layers:
[12/07 21:21:45    213s] LayerId::1 widthSet size::4
[12/07 21:21:45    213s] LayerId::2 widthSet size::4
[12/07 21:21:45    213s] LayerId::3 widthSet size::4
[12/07 21:21:45    213s] LayerId::4 widthSet size::4
[12/07 21:21:45    213s] LayerId::5 widthSet size::4
[12/07 21:21:45    213s] LayerId::6 widthSet size::4
[12/07 21:21:45    213s] LayerId::7 widthSet size::4
[12/07 21:21:45    213s] LayerId::8 widthSet size::4
[12/07 21:21:45    213s] LayerId::9 widthSet size::4
[12/07 21:21:45    213s] LayerId::10 widthSet size::2
[12/07 21:21:45    213s] Updating RC grid for preRoute extraction ...
[12/07 21:21:45    213s] eee: pegSigSF::1.070000
[12/07 21:21:45    213s] Initializing multi-corner capacitance tables ... 
[12/07 21:21:45    213s] Initializing multi-corner resistance tables ...
[12/07 21:21:45    213s] eee: l::1 avDens::0.110515 usedTrk::70004.888911 availTrk::633445.051762 sigTrk::70004.888911
[12/07 21:21:45    213s] eee: l::2 avDens::0.039111 usedTrk::5537.902504 availTrk::141595.501977 sigTrk::5537.902504
[12/07 21:21:45    213s] eee: l::3 avDens::0.040751 usedTrk::6748.305543 availTrk::165600.000000 sigTrk::6748.305543
[12/07 21:21:45    213s] eee: l::4 avDens::0.030958 usedTrk::3819.934170 availTrk::123390.000000 sigTrk::3819.934170
[12/07 21:21:45    213s] eee: l::5 avDens::0.002214 usedTrk::1405.661148 availTrk::635040.000000 sigTrk::1405.661148
[12/07 21:21:45    213s] eee: l::6 avDens::0.003481 usedTrk::2210.819760 availTrk::635040.000000 sigTrk::2210.819760
[12/07 21:21:45    213s] eee: l::7 avDens::0.053556 usedTrk::14763.688889 availTrk::275670.000000 sigTrk::14763.688889
[12/07 21:21:45    213s] eee: l::8 avDens::0.295272 usedTrk::19153.543056 availTrk::64867.500000 sigTrk::19153.543056
[12/07 21:21:45    213s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:45    213s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:45    214s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:21:45    214s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.377544 uaWl=0.311238 uaWlH=0.080854 aWlH=0.688762 lMod=0 pMax=0.809400 pMod=83 wcR=0.693800 newSi=0.222500 wHLS=3.223608 siPrev=0 viaL=0.000000 crit=0.992739 shortMod=4.963693 fMod=0.248185 
[12/07 21:21:45    214s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2709.457M)
[12/07 21:21:45    214s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/07 21:21:45    214s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 21:21:45    214s]     Leaving CCOpt scope - Initializing placement interface...
[12/07 21:21:45    214s] OPERPROF: Starting DPlace-Init at level 1, MEM:2709.5M, EPOCH TIME: 1733624505.914554
[12/07 21:21:45    214s] Processing tracks to init pin-track alignment.
[12/07 21:21:45    214s] z: 2, totalTracks: 1
[12/07 21:21:45    214s] z: 4, totalTracks: 1
[12/07 21:21:45    214s] z: 6, totalTracks: 1
[12/07 21:21:45    214s] z: 8, totalTracks: 1
[12/07 21:21:45    214s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:21:45    214s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:21:45    214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2709.5M, EPOCH TIME: 1733624505.924899
[12/07 21:21:45    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:45    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:45    214s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:21:45    214s] 
[12/07 21:21:45    214s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:45    214s] OPERPROF:     Starting CMU at level 3, MEM:2709.5M, EPOCH TIME: 1733624505.983622
[12/07 21:21:45    214s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:2709.5M, EPOCH TIME: 1733624505.985726
[12/07 21:21:45    214s] 
[12/07 21:21:45    214s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:21:45    214s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:2709.5M, EPOCH TIME: 1733624505.996029
[12/07 21:21:45    214s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2709.5M, EPOCH TIME: 1733624505.996081
[12/07 21:21:45    214s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2709.5M, EPOCH TIME: 1733624505.996454
[12/07 21:21:46    214s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2709.5MB).
[12/07 21:21:46    214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.091, MEM:2709.5M, EPOCH TIME: 1733624506.005735
[12/07 21:21:46    214s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:46    214s]     Legalizer reserving space for clock trees
[12/07 21:21:46    214s]     Calling post conditioning for eGRPC...
[12/07 21:21:46    214s]       eGRPC...
[12/07 21:21:46    214s]         eGRPC active optimizations:
[12/07 21:21:46    214s]          - Move Down
[12/07 21:21:46    214s]          - Downsizing before DRV sizing
[12/07 21:21:46    214s]          - DRV fixing with sizing
[12/07 21:21:46    214s]          - Move to fanout
[12/07 21:21:46    214s]          - Cloning
[12/07 21:21:46    214s]         
[12/07 21:21:46    214s]         Currently running CTS, using active skew data
[12/07 21:21:46    214s]         Reset bufferability constraints...
[12/07 21:21:46    214s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/07 21:21:46    214s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:21:46    214s] End AAE Lib Interpolated Model. (MEM=2709.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:21:46    214s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:46    214s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:46    214s]         Clock DAG stats eGRPC initial state:
[12/07 21:21:46    214s]           cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:46    214s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:46    214s]           misc counts      : r=1, pp=0
[12/07 21:21:46    214s]           cell areas       : b=366.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=366.120um^2
[12/07 21:21:46    214s]           cell capacitance : b=0.205pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.205pF
[12/07 21:21:46    214s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:46    214s]           wire capacitance : top=0.000pF, trunk=0.895pF, leaf=2.022pF, total=2.917pF
[12/07 21:21:46    214s]           wire lengths     : top=0.000um, trunk=8109.903um, leaf=15544.400um, total=23654.303um
[12/07 21:21:46    214s]           hp wire lengths  : top=0.000um, trunk=7498.200um, leaf=8679.400um, total=16177.600um
[12/07 21:21:46    214s]         Clock DAG net violations eGRPC initial state:
[12/07 21:21:46    214s]           Remaining Transition : {count=4, worst=[0.004ns, 0.003ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.007ns
[12/07 21:21:46    214s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/07 21:21:46    214s]           Trunk : target=0.133ns count=33 avg=0.079ns sd=0.024ns min=0.026ns max=0.136ns {18 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:46    214s]           Leaf  : target=0.133ns count=82 avg=0.113ns sd=0.014ns min=0.074ns max=0.137ns {3 <= 0.080ns, 19 <= 0.106ns, 30 <= 0.120ns, 17 <= 0.126ns, 10 <= 0.133ns} {3 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:46    214s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/07 21:21:46    214s]            Bufs: CKBD4: 111 CKBD2: 3 
[12/07 21:21:46    214s]         Clock DAG hash eGRPC initial state: 17679659378143534948 6670650845783775170
[12/07 21:21:46    214s]         CTS services accumulated run-time stats eGRPC initial state:
[12/07 21:21:46    214s]           delay calculator: calls=22939, total_wall_time=0.722s, mean_wall_time=0.031ms
[12/07 21:21:46    214s]           legalizer: calls=10911, total_wall_time=0.240s, mean_wall_time=0.022ms
[12/07 21:21:46    214s]           steiner router: calls=19991, total_wall_time=3.148s, mean_wall_time=0.157ms
[12/07 21:21:46    214s]         Primary reporting skew groups eGRPC initial state:
[12/07 21:21:46    214s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.533, avg=0.503, sd=0.015], skew [0.058 vs 0.058], 100% {0.475, 0.533} (wid=0.030 ws=0.023) (gid=0.520 gs=0.066)
[12/07 21:21:46    214s]               min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/07 21:21:46    214s]               max path sink: ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 21:21:46    214s]         Skew group summary eGRPC initial state:
[12/07 21:21:46    214s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.533, avg=0.503, sd=0.015], skew [0.058 vs 0.058], 100% {0.475, 0.533} (wid=0.030 ws=0.023) (gid=0.520 gs=0.066)
[12/07 21:21:46    214s]         eGRPC Moving buffers...
[12/07 21:21:46    214s]           Clock DAG hash before 'eGRPC Moving buffers': 17679659378143534948 6670650845783775170
[12/07 21:21:46    214s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[12/07 21:21:46    214s]             delay calculator: calls=22939, total_wall_time=0.722s, mean_wall_time=0.031ms
[12/07 21:21:46    214s]             legalizer: calls=10911, total_wall_time=0.240s, mean_wall_time=0.022ms
[12/07 21:21:46    214s]             steiner router: calls=19991, total_wall_time=3.148s, mean_wall_time=0.157ms
[12/07 21:21:46    214s]           Violation analysis...
[12/07 21:21:46    214s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:46    214s]           Moving buffers down: ...20% ...40% ...60% ...80% ...**ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[12/07 21:21:46    214s] 100% 
[12/07 21:21:46    214s]           
[12/07 21:21:46    214s]             Nodes to move:         1
[12/07 21:21:46    214s]             Processed:             0
[12/07 21:21:46    214s]             Moved (slew improved): 0
[12/07 21:21:46    214s]             Moved (slew fixed):    0
[12/07 21:21:46    214s]             Not moved:             1
[12/07 21:21:46    214s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/07 21:21:46    214s]             cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:46    214s]             sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:46    214s]             misc counts      : r=1, pp=0
[12/07 21:21:46    214s]             cell areas       : b=366.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=366.120um^2
[12/07 21:21:46    214s]             cell capacitance : b=0.205pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.205pF
[12/07 21:21:46    214s]             sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:46    214s]             wire capacitance : top=0.000pF, trunk=0.895pF, leaf=2.022pF, total=2.917pF
[12/07 21:21:46    214s]             wire lengths     : top=0.000um, trunk=8109.903um, leaf=15544.400um, total=23654.303um
[12/07 21:21:46    214s]             hp wire lengths  : top=0.000um, trunk=7498.200um, leaf=8679.400um, total=16177.600um
[12/07 21:21:46    214s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/07 21:21:46    214s]             Remaining Transition : {count=4, worst=[0.004ns, 0.003ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.007ns
[12/07 21:21:46    214s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/07 21:21:46    214s]             Trunk : target=0.133ns count=33 avg=0.079ns sd=0.024ns min=0.026ns max=0.136ns {18 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:46    214s]             Leaf  : target=0.133ns count=82 avg=0.113ns sd=0.014ns min=0.074ns max=0.137ns {3 <= 0.080ns, 19 <= 0.106ns, 30 <= 0.120ns, 17 <= 0.126ns, 10 <= 0.133ns} {3 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:46    214s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/07 21:21:46    214s]              Bufs: CKBD4: 111 CKBD2: 3 
[12/07 21:21:46    214s]           Clock DAG hash after 'eGRPC Moving buffers': 17679659378143534948 6670650845783775170
[12/07 21:21:46    214s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[12/07 21:21:46    214s]             delay calculator: calls=22939, total_wall_time=0.722s, mean_wall_time=0.031ms
[12/07 21:21:46    214s]             legalizer: calls=10911, total_wall_time=0.240s, mean_wall_time=0.022ms
[12/07 21:21:46    214s]             steiner router: calls=19991, total_wall_time=3.148s, mean_wall_time=0.157ms
[12/07 21:21:46    214s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/07 21:21:46    214s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.533], skew [0.058 vs 0.058]
[12/07 21:21:46    214s]                 min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/07 21:21:46    214s]                 max path sink: ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 21:21:46    214s]           Skew group summary after 'eGRPC Moving buffers':
[12/07 21:21:46    214s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.533], skew [0.058 vs 0.058]
[12/07 21:21:46    214s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:46    214s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:46    214s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/07 21:21:46    214s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 17679659378143534948 6670650845783775170
[12/07 21:21:46    214s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:21:46    214s]             delay calculator: calls=22939, total_wall_time=0.722s, mean_wall_time=0.031ms
[12/07 21:21:46    214s]             legalizer: calls=10911, total_wall_time=0.240s, mean_wall_time=0.022ms
[12/07 21:21:46    214s]             steiner router: calls=19991, total_wall_time=3.148s, mean_wall_time=0.157ms
[12/07 21:21:46    214s]           Artificially removing long paths...
[12/07 21:21:46    214s]             Clock DAG hash before 'Artificially removing long paths': 17679659378143534948 6670650845783775170
[12/07 21:21:46    214s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[12/07 21:21:46    214s]               delay calculator: calls=22939, total_wall_time=0.722s, mean_wall_time=0.031ms
[12/07 21:21:46    214s]               legalizer: calls=10911, total_wall_time=0.240s, mean_wall_time=0.022ms
[12/07 21:21:46    214s]               steiner router: calls=19991, total_wall_time=3.148s, mean_wall_time=0.157ms
[12/07 21:21:46    214s]             Artificially shortened 45 long paths. The largest offset applied was 0.001ns.
[12/07 21:21:46    214s]             
[12/07 21:21:46    214s]             
[12/07 21:21:46    214s]             Skew Group Offsets:
[12/07 21:21:46    214s]             
[12/07 21:21:46    214s]             -------------------------------------------------------------------------------------------------------------
[12/07 21:21:46    214s]             Skew Group                         Num.     Num.       Offset        Max        Previous Max.    Current Max.
[12/07 21:21:46    214s]                                                Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[12/07 21:21:46    214s]             -------------------------------------------------------------------------------------------------------------
[12/07 21:21:46    214s]             ideal_clock/functional_wcl_fast    3136       45         1.435%      0.001ns       0.533ns         0.532ns
[12/07 21:21:46    214s]             -------------------------------------------------------------------------------------------------------------
[12/07 21:21:46    214s]             
[12/07 21:21:46    214s]             Offsets Histogram:
[12/07 21:21:46    214s]             
[12/07 21:21:46    214s]             -------------------------------
[12/07 21:21:46    214s]             From (ns)    To (ns)      Count
[12/07 21:21:46    214s]             -------------------------------
[12/07 21:21:46    214s]             below          0.000       10
[12/07 21:21:46    214s]               0.000      and above     35
[12/07 21:21:46    214s]             -------------------------------
[12/07 21:21:46    214s]             
[12/07 21:21:46    214s]             Mean=0.001ns Median=0.001ns Std.Dev=0.000ns
[12/07 21:21:46    214s]             
[12/07 21:21:46    214s]             
[12/07 21:21:46    214s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:46    214s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:46    214s]           Modifying slew-target multiplier from 1 to 0.9
[12/07 21:21:46    214s]           Downsizing prefiltering...
[12/07 21:21:46    214s]           Downsizing prefiltering done.
[12/07 21:21:46    214s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:21:46    214s]           DoDownSizing Summary : numSized = 0, numUnchanged = 36, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 60, numSkippedDueToCloseToSkewTarget = 19
[12/07 21:21:46    214s]           CCOpt-eGRPC Downsizing: considered: 36, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 36, unsuccessful: 0, sized: 0
[12/07 21:21:46    214s]           Reverting slew-target multiplier from 0.9 to 1
[12/07 21:21:46    214s]           Reverting Artificially removing long paths...
[12/07 21:21:46    214s]             Clock DAG hash before 'Reverting Artificially removing long paths': 17679659378143534948 6670650845783775170
[12/07 21:21:46    214s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[12/07 21:21:46    214s]               delay calculator: calls=23312, total_wall_time=0.730s, mean_wall_time=0.031ms
[12/07 21:21:46    214s]               legalizer: calls=10952, total_wall_time=0.241s, mean_wall_time=0.022ms
[12/07 21:21:46    214s]               steiner router: calls=20207, total_wall_time=3.150s, mean_wall_time=0.156ms
[12/07 21:21:46    214s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:46    214s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:46    214s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:21:46    214s]             cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:46    214s]             sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:46    214s]             misc counts      : r=1, pp=0
[12/07 21:21:46    214s]             cell areas       : b=366.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=366.120um^2
[12/07 21:21:46    214s]             cell capacitance : b=0.205pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.205pF
[12/07 21:21:46    214s]             sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:46    214s]             wire capacitance : top=0.000pF, trunk=0.895pF, leaf=2.022pF, total=2.917pF
[12/07 21:21:46    214s]             wire lengths     : top=0.000um, trunk=8109.903um, leaf=15544.400um, total=23654.303um
[12/07 21:21:46    214s]             hp wire lengths  : top=0.000um, trunk=7498.200um, leaf=8679.400um, total=16177.600um
[12/07 21:21:46    214s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:21:46    214s]             Remaining Transition : {count=4, worst=[0.004ns, 0.003ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.007ns
[12/07 21:21:46    214s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:21:46    214s]             Trunk : target=0.133ns count=33 avg=0.079ns sd=0.024ns min=0.026ns max=0.136ns {18 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:46    214s]             Leaf  : target=0.133ns count=82 avg=0.113ns sd=0.014ns min=0.074ns max=0.137ns {3 <= 0.080ns, 19 <= 0.106ns, 30 <= 0.120ns, 17 <= 0.126ns, 10 <= 0.133ns} {3 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:46    214s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/07 21:21:46    214s]              Bufs: CKBD4: 111 CKBD2: 3 
[12/07 21:21:46    214s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 17679659378143534948 6670650845783775170
[12/07 21:21:46    214s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:21:46    214s]             delay calculator: calls=23312, total_wall_time=0.730s, mean_wall_time=0.031ms
[12/07 21:21:46    214s]             legalizer: calls=10952, total_wall_time=0.241s, mean_wall_time=0.022ms
[12/07 21:21:46    214s]             steiner router: calls=20207, total_wall_time=3.150s, mean_wall_time=0.156ms
[12/07 21:21:46    214s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:21:46    214s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.533], skew [0.058 vs 0.058]
[12/07 21:21:46    214s]                 min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/07 21:21:46    214s]                 max path sink: ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 21:21:46    214s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:21:46    214s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.533], skew [0.058 vs 0.058]
[12/07 21:21:46    214s]           Legalizer API calls during this step: 41 succeeded with high effort: 41 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:46    214s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:21:46    214s]         eGRPC Fixing DRVs...
[12/07 21:21:46    214s]           Clock DAG hash before 'eGRPC Fixing DRVs': 17679659378143534948 6670650845783775170
[12/07 21:21:46    214s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[12/07 21:21:46    214s]             delay calculator: calls=23312, total_wall_time=0.730s, mean_wall_time=0.031ms
[12/07 21:21:46    214s]             legalizer: calls=10952, total_wall_time=0.241s, mean_wall_time=0.022ms
[12/07 21:21:46    214s]             steiner router: calls=20207, total_wall_time=3.150s, mean_wall_time=0.156ms
[12/07 21:21:46    214s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:21:46    214s]           CCOpt-eGRPC: considered: 115, tested: 115, violation detected: 4, violation ignored (due to small violation): 2, cannot run: 1, attempted: 1, unsuccessful: 0, sized: 0
[12/07 21:21:46    214s]           
[12/07 21:21:46    214s]           Statistics: Fix DRVs (cell sizing):
[12/07 21:21:46    214s]           ===================================
[12/07 21:21:46    214s]           
[12/07 21:21:46    214s]           Cell changes by Net Type:
[12/07 21:21:46    214s]           
[12/07 21:21:46    214s]           -------------------------------------------------------------------------------------------------------------------
[12/07 21:21:46    214s]           Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/07 21:21:46    214s]           -------------------------------------------------------------------------------------------------------------------
[12/07 21:21:46    214s]           top                0                    0           0            0                    0                  0
[12/07 21:21:46    214s]           trunk              0                    0           0            0                    0                  0
[12/07 21:21:46    214s]           leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/07 21:21:46    214s]           -------------------------------------------------------------------------------------------------------------------
[12/07 21:21:46    214s]           Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/07 21:21:46    214s]           -------------------------------------------------------------------------------------------------------------------
[12/07 21:21:46    214s]           
[12/07 21:21:46    214s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[12/07 21:21:46    214s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/07 21:21:46    214s]           
[12/07 21:21:46    214s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/07 21:21:46    214s]             cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:46    214s]             sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:46    214s]             misc counts      : r=1, pp=0
[12/07 21:21:46    214s]             cell areas       : b=366.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=366.120um^2
[12/07 21:21:46    214s]             cell capacitance : b=0.205pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.205pF
[12/07 21:21:46    214s]             sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:46    214s]             wire capacitance : top=0.000pF, trunk=0.895pF, leaf=2.022pF, total=2.917pF
[12/07 21:21:46    214s]             wire lengths     : top=0.000um, trunk=8109.903um, leaf=15544.400um, total=23654.303um
[12/07 21:21:46    214s]             hp wire lengths  : top=0.000um, trunk=7498.200um, leaf=8679.400um, total=16177.600um
[12/07 21:21:46    214s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/07 21:21:46    214s]             Remaining Transition : {count=4, worst=[0.004ns, 0.003ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.007ns
[12/07 21:21:46    214s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/07 21:21:46    214s]             Trunk : target=0.133ns count=33 avg=0.079ns sd=0.024ns min=0.026ns max=0.136ns {18 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:46    214s]             Leaf  : target=0.133ns count=82 avg=0.113ns sd=0.014ns min=0.074ns max=0.137ns {3 <= 0.080ns, 19 <= 0.106ns, 30 <= 0.120ns, 17 <= 0.126ns, 10 <= 0.133ns} {3 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:46    214s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/07 21:21:46    214s]              Bufs: CKBD4: 111 CKBD2: 3 
[12/07 21:21:46    214s]           Clock DAG hash after 'eGRPC Fixing DRVs': 17679659378143534948 6670650845783775170
[12/07 21:21:46    214s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[12/07 21:21:46    214s]             delay calculator: calls=23325, total_wall_time=0.730s, mean_wall_time=0.031ms
[12/07 21:21:46    214s]             legalizer: calls=10953, total_wall_time=0.241s, mean_wall_time=0.022ms
[12/07 21:21:46    214s]             steiner router: calls=20219, total_wall_time=3.150s, mean_wall_time=0.156ms
[12/07 21:21:46    214s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/07 21:21:46    214s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.533], skew [0.058 vs 0.058]
[12/07 21:21:46    214s]                 min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/07 21:21:46    214s]                 max path sink: ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 21:21:46    214s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/07 21:21:46    214s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.533], skew [0.058 vs 0.058]
[12/07 21:21:46    214s]           Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:21:46    214s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:46    214s]         
[12/07 21:21:46    214s]         Slew Diagnostics: After DRV fixing
[12/07 21:21:46    214s]         ==================================
[12/07 21:21:46    214s]         
[12/07 21:21:46    214s]         Global Causes:
[12/07 21:21:46    214s]         
[12/07 21:21:46    214s]         -------------------------------------
[12/07 21:21:46    214s]         Cause
[12/07 21:21:46    214s]         -------------------------------------
[12/07 21:21:46    214s]         DRV fixing with buffering is disabled
[12/07 21:21:46    214s]         -------------------------------------
[12/07 21:21:46    214s]         
[12/07 21:21:46    214s]         Top 5 overslews:
[12/07 21:21:46    214s]         
[12/07 21:21:46    214s]         ----------------------------------------------------------------------------------------------------------
[12/07 21:21:46    214s]         Overslew    Causes                                       Driving Pin
[12/07 21:21:46    214s]         ----------------------------------------------------------------------------------------------------------
[12/07 21:21:46    214s]         0.004ns     Inst already optimally sized (CKBD4)         ys[3].xs[0].torus_switch_xy/CTS_csf_buf_00123/Z
[12/07 21:21:46    214s]         0.003ns     Failed to initialize route and RC mapping    CTS_ccl_buf_00119/Z
[12/07 21:21:46    214s]         0.001ns     Violation below threshold for DRV sizing     ys[2].xs[2].torus_switch_xy/CTS_ccl_a_buf_00026/Z
[12/07 21:21:46    214s]         0.000ns     Violation below threshold for DRV sizing     CTS_ccl_a_buf_00004/Z
[12/07 21:21:46    214s]         ----------------------------------------------------------------------------------------------------------
[12/07 21:21:46    214s]         
[12/07 21:21:46    214s]         Slew diagnostics counts from the 4 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/07 21:21:46    214s]         
[12/07 21:21:46    214s]         -------------------------------------------------------
[12/07 21:21:46    214s]         Cause                                        Occurences
[12/07 21:21:46    214s]         -------------------------------------------------------
[12/07 21:21:46    214s]         Violation below threshold for DRV sizing         2
[12/07 21:21:46    214s]         Failed to initialize route and RC mapping        1
[12/07 21:21:46    214s]         Inst already optimally sized                     1
[12/07 21:21:46    214s]         -------------------------------------------------------
[12/07 21:21:46    214s]         
[12/07 21:21:46    214s]         Violation diagnostics counts from the 4 nodes that have violations:
[12/07 21:21:46    214s]         
[12/07 21:21:46    214s]         -------------------------------------------------------
[12/07 21:21:46    214s]         Cause                                        Occurences
[12/07 21:21:46    214s]         -------------------------------------------------------
[12/07 21:21:46    214s]         Violation below threshold for DRV sizing         2
[12/07 21:21:46    214s]         Failed to initialize route and RC mapping        1
[12/07 21:21:46    214s]         Inst already optimally sized                     1
[12/07 21:21:46    214s]         -------------------------------------------------------
[12/07 21:21:46    214s]         
[12/07 21:21:46    214s]         Reconnecting optimized routes...
[12/07 21:21:46    214s]         Reset timing graph...
[12/07 21:21:46    214s] Ignoring AAE DB Resetting ...
[12/07 21:21:46    214s]         Reset timing graph done.
[12/07 21:21:46    214s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:46    214s]         Violation analysis...
[12/07 21:21:46    214s] End AAE Lib Interpolated Model. (MEM=2747.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:21:46    214s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:46    214s]         Moving clock insts towards fanout...
[12/07 21:21:46    214s]         Move to sink centre: considered=4, unsuccessful=0, alreadyClose=0, noImprovementFound=4, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[12/07 21:21:46    214s]         Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:21:46    214s]         Clock instances to consider for cloning: 0
[12/07 21:21:46    214s]         Reset timing graph...
[12/07 21:21:46    214s] Ignoring AAE DB Resetting ...
[12/07 21:21:46    214s]         Reset timing graph done.
[12/07 21:21:46    214s]         Set dirty flag on 0 instances, 0 nets
[12/07 21:21:46    214s] End AAE Lib Interpolated Model. (MEM=2747.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:21:46    214s]         Clock DAG stats before routing clock trees:
[12/07 21:21:46    214s]           cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:21:46    214s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:21:46    214s]           misc counts      : r=1, pp=0
[12/07 21:21:46    214s]           cell areas       : b=366.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=366.120um^2
[12/07 21:21:46    214s]           cell capacitance : b=0.205pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.205pF
[12/07 21:21:46    214s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:21:46    214s]           wire capacitance : top=0.000pF, trunk=0.895pF, leaf=2.022pF, total=2.917pF
[12/07 21:21:46    214s]           wire lengths     : top=0.000um, trunk=8109.903um, leaf=15544.400um, total=23654.303um
[12/07 21:21:46    214s]           hp wire lengths  : top=0.000um, trunk=7498.200um, leaf=8679.400um, total=16177.600um
[12/07 21:21:46    214s]         Clock DAG net violations before routing clock trees:
[12/07 21:21:46    214s]           Remaining Transition : {count=4, worst=[0.004ns, 0.003ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.007ns
[12/07 21:21:46    214s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/07 21:21:46    214s]           Trunk : target=0.133ns count=33 avg=0.079ns sd=0.024ns min=0.026ns max=0.136ns {18 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:46    214s]           Leaf  : target=0.133ns count=82 avg=0.113ns sd=0.014ns min=0.074ns max=0.137ns {3 <= 0.080ns, 19 <= 0.106ns, 30 <= 0.120ns, 17 <= 0.126ns, 10 <= 0.133ns} {3 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:21:46    214s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/07 21:21:46    214s]            Bufs: CKBD4: 111 CKBD2: 3 
[12/07 21:21:46    214s]         Clock DAG hash before routing clock trees: 17679659378143534948 6670650845783775170
[12/07 21:21:46    214s]         CTS services accumulated run-time stats before routing clock trees:
[12/07 21:21:46    214s]           delay calculator: calls=23451, total_wall_time=0.734s, mean_wall_time=0.031ms
[12/07 21:21:46    214s]           legalizer: calls=10970, total_wall_time=0.241s, mean_wall_time=0.022ms
[12/07 21:21:46    214s]           steiner router: calls=20261, total_wall_time=3.162s, mean_wall_time=0.156ms
[12/07 21:21:46    214s]         Primary reporting skew groups before routing clock trees:
[12/07 21:21:46    214s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.533, avg=0.503, sd=0.015], skew [0.058 vs 0.058], 100% {0.475, 0.533} (wid=0.030 ws=0.023) (gid=0.520 gs=0.066)
[12/07 21:21:46    214s]               min path sink: ys[0].xs[1].torus_switch_xy/w_in_data_reg_reg[1]/CP
[12/07 21:21:46    214s]               max path sink: ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 21:21:46    214s]         Skew group summary before routing clock trees:
[12/07 21:21:46    214s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.533, avg=0.503, sd=0.015], skew [0.058 vs 0.058], 100% {0.475, 0.533} (wid=0.030 ws=0.023) (gid=0.520 gs=0.066)
[12/07 21:21:46    214s]       eGRPC done.
[12/07 21:21:46    214s]     Calling post conditioning for eGRPC done.
[12/07 21:21:46    214s]   eGR Post Conditioning loop iteration 0 done.
[12/07 21:21:46    214s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/07 21:21:46    214s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/07 21:21:46    214s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2757.2M, EPOCH TIME: 1733624506.639392
[12/07 21:21:46    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:46    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:46    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:46    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:46    214s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.025, REAL:0.025, MEM:2720.2M, EPOCH TIME: 1733624506.664480
[12/07 21:21:46    214s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:21:46    214s]   Leaving CCOpt scope - ClockRefiner...
[12/07 21:21:46    214s]   Assigned high priority to 0 instances.
[12/07 21:21:46    214s]   Soft fixed 114 clock instances.
[12/07 21:21:46    214s]   Performing Single Pass Refine Place.
[12/07 21:21:46    214s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/07 21:21:46    214s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2710.6M, EPOCH TIME: 1733624506.667777
[12/07 21:21:46    214s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2710.6M, EPOCH TIME: 1733624506.667842
[12/07 21:21:46    214s] Processing tracks to init pin-track alignment.
[12/07 21:21:46    214s] z: 2, totalTracks: 1
[12/07 21:21:46    214s] z: 4, totalTracks: 1
[12/07 21:21:46    214s] z: 6, totalTracks: 1
[12/07 21:21:46    214s] z: 8, totalTracks: 1
[12/07 21:21:46    214s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:21:46    214s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:21:46    214s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2710.6M, EPOCH TIME: 1733624506.676431
[12/07 21:21:46    214s] Info: 114 insts are soft-fixed.
[12/07 21:21:46    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:46    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:46    214s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:21:46    214s] 
[12/07 21:21:46    214s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:46    214s] OPERPROF:       Starting CMU at level 4, MEM:2710.6M, EPOCH TIME: 1733624506.731563
[12/07 21:21:46    214s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2710.6M, EPOCH TIME: 1733624506.732968
[12/07 21:21:46    214s] 
[12/07 21:21:46    214s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:21:46    214s] Info: 114 insts are soft-fixed.
[12/07 21:21:46    214s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.066, REAL:0.067, MEM:2710.6M, EPOCH TIME: 1733624506.743481
[12/07 21:21:46    214s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2710.6M, EPOCH TIME: 1733624506.743531
[12/07 21:21:46    214s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2710.6M, EPOCH TIME: 1733624506.743914
[12/07 21:21:46    214s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2710.6MB).
[12/07 21:21:46    214s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.084, REAL:0.085, MEM:2710.6M, EPOCH TIME: 1733624506.753037
[12/07 21:21:46    214s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.085, REAL:0.085, MEM:2710.6M, EPOCH TIME: 1733624506.753066
[12/07 21:21:46    214s] TDRefine: refinePlace mode is spiral
[12/07 21:21:46    214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3511916.4
[12/07 21:21:46    214s] OPERPROF: Starting RefinePlace at level 1, MEM:2710.6M, EPOCH TIME: 1733624506.753123
[12/07 21:21:46    214s] *** Starting refinePlace (0:03:35 mem=2710.6M) ***
[12/07 21:21:46    214s] Total net bbox length = 9.104e+05 (3.866e+05 5.238e+05) (ext = 1.751e+04)
[12/07 21:21:46    214s] 
[12/07 21:21:46    214s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:21:46    214s] Info: 114 insts are soft-fixed.
[12/07 21:21:46    214s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:21:46    214s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:21:46    214s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:21:46    214s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:46    214s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:46    214s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2710.6M, EPOCH TIME: 1733624506.782979
[12/07 21:21:46    214s] Starting refinePlace ...
[12/07 21:21:46    214s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:46    214s] One DDP V2 for no tweak run.
[12/07 21:21:46    214s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:46    215s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2710.6M, EPOCH TIME: 1733624506.854096
[12/07 21:21:46    215s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:21:46    215s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2710.6M, EPOCH TIME: 1733624506.854182
[12/07 21:21:46    215s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.016, REAL:0.016, MEM:2710.6M, EPOCH TIME: 1733624506.869830
[12/07 21:21:46    215s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2710.6M, EPOCH TIME: 1733624506.869873
[12/07 21:21:46    215s] DDP markSite nrRow 831 nrJob 831
[12/07 21:21:46    215s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2710.6M, EPOCH TIME: 1733624506.888863
[12/07 21:21:46    215s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.035, REAL:0.035, MEM:2710.6M, EPOCH TIME: 1733624506.888967
[12/07 21:21:46    215s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2710.6M, EPOCH TIME: 1733624506.901266
[12/07 21:21:46    215s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2710.6M, EPOCH TIME: 1733624506.901309
[12/07 21:21:46    215s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2710.6M, EPOCH TIME: 1733624506.901824
[12/07 21:21:46    215s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2710.6M, EPOCH TIME: 1733624506.901876
[12/07 21:21:46    215s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.097, REAL:0.097, MEM:2710.6M, EPOCH TIME: 1733624506.998873
[12/07 21:21:46    215s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:21:46    215s]  ** Cut row section real time 0:00:00.0.
[12/07 21:21:46    215s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.097, REAL:0.098, MEM:2710.6M, EPOCH TIME: 1733624506.999613
[12/07 21:21:47    215s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 21:21:47    215s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=2710.6MB) @(0:03:35 - 0:03:35).
[12/07 21:21:47    215s] Move report: preRPlace moves 2 insts, mean move: 1.00 um, max move: 1.40 um 
[12/07 21:21:47    215s] 	Max move on inst (ys[1].xs[1].client_xy/U30): (996.80, 911.00) --> (998.20, 911.00)
[12/07 21:21:47    215s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: AO22D0
[12/07 21:21:47    215s] 	Violation at original loc: Placement Blockage Violation
[12/07 21:21:47    215s] wireLenOptFixPriorityInst 3136 inst fixed
[12/07 21:21:47    215s] 
[12/07 21:21:47    215s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:21:47    215s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:21:47    215s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:21:47    215s] Move report: legalization moves 44 insts, mean move: 9.78 um, max move: 40.20 um spiral
[12/07 21:21:47    215s] 	Max move on inst (ys[1].xs[2].msg_txrx[16].south_tx): (1336.80, 947.00) --> (1337.40, 986.60)
[12/07 21:21:47    215s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 21:21:47    215s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 21:21:47    215s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2694.6MB) @(0:03:35 - 0:03:36).
[12/07 21:21:47    215s] Move report: Detail placement moves 46 insts, mean move: 9.40 um, max move: 40.20 um 
[12/07 21:21:47    215s] 	Max move on inst (ys[1].xs[2].msg_txrx[16].south_tx): (1336.80, 947.00) --> (1337.40, 986.60)
[12/07 21:21:47    215s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2694.6MB
[12/07 21:21:47    215s] Statistics of distance of Instance movement in refine placement:
[12/07 21:21:47    215s]   maximum (X+Y) =        40.20 um
[12/07 21:21:47    215s]   inst (ys[1].xs[2].msg_txrx[16].south_tx) with max move: (1336.8, 947) -> (1337.4, 986.6)
[12/07 21:21:47    215s]   mean    (X+Y) =         9.40 um
[12/07 21:21:47    215s] Summary Report:
[12/07 21:21:47    215s] Instances move: 46 (out of 6676 movable)
[12/07 21:21:47    215s] Instances flipped: 0
[12/07 21:21:47    215s] Mean displacement: 9.40 um
[12/07 21:21:47    215s] Max displacement: 40.20 um (Instance: ys[1].xs[2].msg_txrx[16].south_tx) (1336.8, 947) -> (1337.4, 986.6)
[12/07 21:21:47    215s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 21:21:47    215s] Total instances moved : 46
[12/07 21:21:47    215s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.760, REAL:0.756, MEM:2694.6M, EPOCH TIME: 1733624507.538950
[12/07 21:21:47    215s] Total net bbox length = 9.109e+05 (3.869e+05 5.239e+05) (ext = 1.751e+04)
[12/07 21:21:47    215s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2694.6MB
[12/07 21:21:47    215s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2694.6MB) @(0:03:35 - 0:03:36).
[12/07 21:21:47    215s] *** Finished refinePlace (0:03:36 mem=2694.6M) ***
[12/07 21:21:47    215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3511916.4
[12/07 21:21:47    215s] OPERPROF: Finished RefinePlace at level 1, CPU:0.791, REAL:0.788, MEM:2694.6M, EPOCH TIME: 1733624507.541269
[12/07 21:21:47    215s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2694.6M, EPOCH TIME: 1733624507.541558
[12/07 21:21:47    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8436).
[12/07 21:21:47    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:47    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:47    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:21:47    215s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.031, REAL:0.032, MEM:2655.6M, EPOCH TIME: 1733624507.573112
[12/07 21:21:47    215s]   ClockRefiner summary
[12/07 21:21:47    215s]   All clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 3250).
[12/07 21:21:47    215s]   The largest move was 0.4 um for ys[0].xs[2].torus_switch_xy/e_out_data_reg_reg[10].
[12/07 21:21:47    215s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 114).
[12/07 21:21:47    215s]   Clock sinks: Moved 1, flipped 0 and cell swapped 0 (out of a total of 3136).
[12/07 21:21:47    215s]   The largest move was 0.4 um for ys[0].xs[2].torus_switch_xy/e_out_data_reg_reg[10].
[12/07 21:21:47    215s]   Restoring pStatusCts on 114 clock instances.
[12/07 21:21:47    215s]   Revert refine place priority changes on 0 instances.
[12/07 21:21:47    215s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/07 21:21:47    215s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:04.7 real=0:00:04.8)
[12/07 21:21:47    215s]   CCOpt::Phase::Routing...
[12/07 21:21:47    215s]   Clock implementation routing...
[12/07 21:21:47    215s]     Leaving CCOpt scope - Routing Tools...
[12/07 21:21:47    215s] Net route status summary:
[12/07 21:21:47    215s]   Clock:       115 (unrouted=0, trialRouted=0, noStatus=0, routed=115, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:21:47    215s]   Non-clock: 16783 (unrouted=9614, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9613, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:21:47    215s]     Routing using eGR in eGR->NR Step...
[12/07 21:21:47    215s]       Early Global Route - eGR->Nr High Frequency step...
[12/07 21:21:47    215s] (ccopt eGR): There are 115 nets to be routed. 0 nets have skip routing designation.
[12/07 21:21:47    215s] (ccopt eGR): There are 115 nets for routing of which 115 have one or more fixed wires.
[12/07 21:21:47    215s] (ccopt eGR): Start to route 115 all nets
[12/07 21:21:47    215s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2655.61 MB )
[12/07 21:21:47    215s] (I)      ==================== Layers =====================
[12/07 21:21:47    215s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:47    215s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:21:47    215s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:47    215s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:21:47    215s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:21:47    215s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:21:47    215s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:21:47    215s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:21:47    215s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:21:47    215s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:21:47    215s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:21:47    215s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:21:47    215s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:21:47    215s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:21:47    215s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:21:47    215s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:21:47    215s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:21:47    215s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:21:47    215s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:21:47    215s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:21:47    215s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:21:47    215s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:21:47    215s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:21:47    215s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:47    215s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:21:47    215s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:21:47    215s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:21:47    215s] (I)      Started Import and model ( Curr Mem: 2655.61 MB )
[12/07 21:21:47    215s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:21:47    215s] (I)      == Non-default Options ==
[12/07 21:21:47    215s] (I)      Clean congestion better                            : true
[12/07 21:21:47    215s] (I)      Estimate vias on DPT layer                         : true
[12/07 21:21:47    215s] (I)      Clean congestion layer assignment rounds           : 3
[12/07 21:21:47    215s] (I)      Layer constraints as soft constraints              : true
[12/07 21:21:47    215s] (I)      Soft top layer                                     : true
[12/07 21:21:47    215s] (I)      Skip prospective layer relax nets                  : true
[12/07 21:21:47    215s] (I)      Better NDR handling                                : true
[12/07 21:21:47    215s] (I)      Improved NDR modeling in LA                        : true
[12/07 21:21:47    215s] (I)      Routing cost fix for NDR handling                  : true
[12/07 21:21:47    215s] (I)      Block tracks for preroutes                         : true
[12/07 21:21:47    215s] (I)      Assign IRoute by net group key                     : true
[12/07 21:21:47    215s] (I)      Block unroutable channels                          : true
[12/07 21:21:47    215s] (I)      Block unroutable channels 3D                       : true
[12/07 21:21:47    215s] (I)      Bound layer relaxed segment wl                     : true
[12/07 21:21:47    215s] (I)      Blocked pin reach length threshold                 : 2
[12/07 21:21:47    215s] (I)      Check blockage within NDR space in TA              : true
[12/07 21:21:47    215s] (I)      Skip must join for term with via pillar            : true
[12/07 21:21:47    215s] (I)      Model find APA for IO pin                          : true
[12/07 21:21:47    215s] (I)      On pin location for off pin term                   : true
[12/07 21:21:47    215s] (I)      Handle EOL spacing                                 : true
[12/07 21:21:47    215s] (I)      Merge PG vias by gap                               : true
[12/07 21:21:47    215s] (I)      Maximum routing layer                              : 10
[12/07 21:21:47    215s] (I)      Route selected nets only                           : true
[12/07 21:21:47    215s] (I)      Refine MST                                         : true
[12/07 21:21:47    215s] (I)      Honor PRL                                          : true
[12/07 21:21:47    215s] (I)      Strong congestion aware                            : true
[12/07 21:21:47    215s] (I)      Improved initial location for IRoutes              : true
[12/07 21:21:47    215s] (I)      Multi panel TA                                     : true
[12/07 21:21:47    215s] (I)      Penalize wire overlap                              : true
[12/07 21:21:47    215s] (I)      Expand small instance blockage                     : true
[12/07 21:21:47    215s] (I)      Reduce via in TA                                   : true
[12/07 21:21:47    215s] (I)      SS-aware routing                                   : true
[12/07 21:21:47    215s] (I)      Improve tree edge sharing                          : true
[12/07 21:21:47    215s] (I)      Improve 2D via estimation                          : true
[12/07 21:21:47    215s] (I)      Refine Steiner tree                                : true
[12/07 21:21:47    215s] (I)      Build spine tree                                   : true
[12/07 21:21:47    215s] (I)      Model pass through capacity                        : true
[12/07 21:21:47    215s] (I)      Extend blockages by a half GCell                   : true
[12/07 21:21:47    215s] (I)      Consider pin shapes                                : true
[12/07 21:21:47    215s] (I)      Consider pin shapes for all nodes                  : true
[12/07 21:21:47    215s] (I)      Consider NR APA                                    : true
[12/07 21:21:47    215s] (I)      Consider IO pin shape                              : true
[12/07 21:21:47    215s] (I)      Fix pin connection bug                             : true
[12/07 21:21:47    215s] (I)      Consider layer RC for local wires                  : true
[12/07 21:21:47    215s] (I)      Route to clock mesh pin                            : true
[12/07 21:21:47    215s] (I)      LA-aware pin escape length                         : 2
[12/07 21:21:47    215s] (I)      Connect multiple ports                             : true
[12/07 21:21:47    215s] (I)      Split for must join                                : true
[12/07 21:21:47    215s] (I)      Number of threads                                  : 1
[12/07 21:21:47    215s] (I)      Routing effort level                               : 10000
[12/07 21:21:47    215s] (I)      Prefer layer length threshold                      : 8
[12/07 21:21:47    215s] (I)      Overflow penalty cost                              : 10
[12/07 21:21:47    215s] (I)      A-star cost                                        : 0.300000
[12/07 21:21:47    215s] (I)      Misalignment cost                                  : 10.000000
[12/07 21:21:47    215s] (I)      Threshold for short IRoute                         : 6
[12/07 21:21:47    215s] (I)      Via cost during post routing                       : 1.000000
[12/07 21:21:47    215s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/07 21:21:47    215s] (I)      Source-to-sink ratio                               : 0.300000
[12/07 21:21:47    215s] (I)      Scenic ratio bound                                 : 3.000000
[12/07 21:21:47    215s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/07 21:21:47    215s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/07 21:21:47    215s] (I)      PG-aware similar topology routing                  : true
[12/07 21:21:47    215s] (I)      Maze routing via cost fix                          : true
[12/07 21:21:47    215s] (I)      Apply PRL on PG terms                              : true
[12/07 21:21:47    215s] (I)      Apply PRL on obs objects                           : true
[12/07 21:21:47    215s] (I)      Handle range-type spacing rules                    : true
[12/07 21:21:47    215s] (I)      PG gap threshold multiplier                        : 10.000000
[12/07 21:21:47    215s] (I)      Parallel spacing query fix                         : true
[12/07 21:21:47    215s] (I)      Force source to root IR                            : true
[12/07 21:21:47    215s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/07 21:21:47    215s] (I)      Do not relax to DPT layer                          : true
[12/07 21:21:47    215s] (I)      No DPT in post routing                             : true
[12/07 21:21:47    215s] (I)      Modeling PG via merging fix                        : true
[12/07 21:21:47    215s] (I)      Shield aware TA                                    : true
[12/07 21:21:47    215s] (I)      Strong shield aware TA                             : true
[12/07 21:21:47    215s] (I)      Overflow calculation fix in LA                     : true
[12/07 21:21:47    215s] (I)      Post routing fix                                   : true
[12/07 21:21:47    215s] (I)      Strong post routing                                : true
[12/07 21:21:47    215s] (I)      NDR via pillar fix                                 : true
[12/07 21:21:47    215s] (I)      Violation on path threshold                        : 1
[12/07 21:21:47    215s] (I)      Pass through capacity modeling                     : true
[12/07 21:21:47    215s] (I)      Select the non-relaxed segments in post routing stage : true
[12/07 21:21:47    215s] (I)      Select term pin box for io pin                     : true
[12/07 21:21:47    215s] (I)      Penalize NDR sharing                               : true
[12/07 21:21:47    215s] (I)      Enable special modeling                            : false
[12/07 21:21:47    215s] (I)      Keep fixed segments                                : true
[12/07 21:21:47    215s] (I)      Reorder net groups by key                          : true
[12/07 21:21:47    215s] (I)      Increase net scenic ratio                          : true
[12/07 21:21:47    215s] (I)      Method to set GCell size                           : row
[12/07 21:21:47    215s] (I)      Connect multiple ports and must join fix           : true
[12/07 21:21:47    215s] (I)      Avoid high resistance layers                       : true
[12/07 21:21:47    215s] (I)      Model find APA for IO pin fix                      : true
[12/07 21:21:47    215s] (I)      Avoid connecting non-metal layers                  : true
[12/07 21:21:47    215s] (I)      Use track pitch for NDR                            : true
[12/07 21:21:47    215s] (I)      Enable layer relax to lower layer                  : true
[12/07 21:21:47    215s] (I)      Enable layer relax to upper layer                  : true
[12/07 21:21:47    215s] (I)      Top layer relaxation fix                           : true
[12/07 21:21:47    215s] (I)      Handle non-default track width                     : false
[12/07 21:21:47    215s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:21:47    215s] (I)      Use row-based GCell size
[12/07 21:21:47    215s] (I)      Use row-based GCell align
[12/07 21:21:47    215s] (I)      layer 0 area = 168000
[12/07 21:21:47    215s] (I)      layer 1 area = 208000
[12/07 21:21:47    215s] (I)      layer 2 area = 208000
[12/07 21:21:47    215s] (I)      layer 3 area = 208000
[12/07 21:21:47    215s] (I)      layer 4 area = 208000
[12/07 21:21:47    215s] (I)      layer 5 area = 208000
[12/07 21:21:47    215s] (I)      layer 6 area = 208000
[12/07 21:21:47    215s] (I)      layer 7 area = 2259999
[12/07 21:21:47    215s] (I)      layer 8 area = 2259999
[12/07 21:21:47    215s] (I)      layer 9 area = 0
[12/07 21:21:47    215s] (I)      GCell unit size   : 3600
[12/07 21:21:47    215s] (I)      GCell multiplier  : 1
[12/07 21:21:47    215s] (I)      GCell row height  : 3600
[12/07 21:21:47    215s] (I)      Actual row height : 3600
[12/07 21:21:47    215s] (I)      GCell align ref   : 4000 4000
[12/07 21:21:47    215s] [NR-eGR] Track table information for default rule: 
[12/07 21:21:47    215s] [NR-eGR] M1 has single uniform track structure
[12/07 21:21:47    215s] [NR-eGR] M2 has single uniform track structure
[12/07 21:21:47    215s] [NR-eGR] M3 has single uniform track structure
[12/07 21:21:47    215s] [NR-eGR] M4 has single uniform track structure
[12/07 21:21:47    215s] [NR-eGR] M5 has single uniform track structure
[12/07 21:21:47    215s] [NR-eGR] M6 has single uniform track structure
[12/07 21:21:47    215s] [NR-eGR] M7 has single uniform track structure
[12/07 21:21:47    215s] [NR-eGR] M8 has single uniform track structure
[12/07 21:21:47    215s] [NR-eGR] M9 has single uniform track structure
[12/07 21:21:47    215s] [NR-eGR] AP has single uniform track structure
[12/07 21:21:47    215s] (I)      ================== Default via ==================
[12/07 21:21:47    215s] (I)      +---+--------------------+----------------------+
[12/07 21:21:47    215s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:21:47    215s] (I)      +---+--------------------+----------------------+
[12/07 21:21:47    215s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:21:47    215s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:21:47    215s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:21:47    215s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:21:47    215s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:21:47    215s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:21:47    215s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:21:47    215s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:21:47    215s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:21:47    215s] (I)      +---+--------------------+----------------------+
[12/07 21:21:47    215s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:21:48    216s] [NR-eGR] Read 2209622 PG shapes
[12/07 21:21:48    216s] [NR-eGR] Read 0 clock shapes
[12/07 21:21:48    216s] [NR-eGR] Read 0 other shapes
[12/07 21:21:48    216s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:21:48    216s] [NR-eGR] #Instance Blockages : 3552
[12/07 21:21:48    216s] [NR-eGR] #PG Blockages       : 2209622
[12/07 21:21:48    216s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:21:48    216s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:21:48    216s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:21:48    216s] [NR-eGR] #Other Blockages    : 0
[12/07 21:21:48    216s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:21:48    216s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:21:48    216s] [NR-eGR] Read 7284 nets ( ignored 7169 )
[12/07 21:21:48    216s] [NR-eGR] Connected 0 must-join pins/ports
[12/07 21:21:48    216s] (I)      early_global_route_priority property id does not exist.
[12/07 21:21:48    216s] (I)      Read Num Blocks=2217828  Num Prerouted Wires=0  Num CS=0
[12/07 21:21:48    216s] (I)      Layer 1 (V) : #blockages 4449 : #preroutes 0
[12/07 21:21:48    216s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/07 21:21:48    216s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/07 21:21:48    216s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/07 21:21:48    216s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/07 21:21:48    217s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:21:48    217s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:21:48    217s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:21:48    217s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:21:48    217s] (I)      Moved 0 terms for better access 
[12/07 21:21:48    217s] (I)      Number of ignored nets                =      0
[12/07 21:21:48    217s] (I)      Number of connected nets              =      0
[12/07 21:21:48    217s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:21:48    217s] (I)      Number of clock nets                  =    115.  Ignored: No
[12/07 21:21:48    217s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:21:48    217s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:21:48    217s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:21:48    217s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:21:48    217s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:21:48    217s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:21:48    217s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:21:48    217s] [NR-eGR] There are 115 clock nets ( 115 with NDR ).
[12/07 21:21:48    217s] (I)      Ndr track 0 does not exist
[12/07 21:21:49    217s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:21:49    217s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:21:49    217s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:21:49    217s] (I)      Site width          :   400  (dbu)
[12/07 21:21:49    217s] (I)      Row height          :  3600  (dbu)
[12/07 21:21:49    217s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:21:49    217s] (I)      GCell width         :  3600  (dbu)
[12/07 21:21:49    217s] (I)      GCell height        :  3600  (dbu)
[12/07 21:21:49    217s] (I)      Grid                :   834   834    10
[12/07 21:21:49    217s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:21:49    217s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:21:49    217s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:21:49    217s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:21:49    217s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:21:49    217s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:21:49    217s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:21:49    217s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:21:49    217s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:21:49    217s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:21:49    217s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:21:49    217s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:21:49    217s] (I)      --------------------------------------------------------
[12/07 21:21:49    217s] 
[12/07 21:21:49    217s] [NR-eGR] ============ Routing rule table ============
[12/07 21:21:49    217s] [NR-eGR] Rule id: 0  Nets: 115
[12/07 21:21:49    217s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 21:21:49    217s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:21:49    217s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/07 21:21:49    217s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/07 21:21:49    217s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:21:49    217s] [NR-eGR] ========================================
[12/07 21:21:49    217s] [NR-eGR] 
[12/07 21:21:49    217s] (I)      =============== Blocked Tracks ===============
[12/07 21:21:49    217s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:49    217s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:21:49    217s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:49    217s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:21:49    217s] (I)      |     2 | 6255000 |  1799290 |        28.77% |
[12/07 21:21:49    217s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/07 21:21:49    217s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:21:49    217s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/07 21:21:49    217s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/07 21:21:49    217s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:21:49    217s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:21:49    217s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:21:49    217s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:21:49    217s] (I)      +-------+---------+----------+---------------+
[12/07 21:21:49    217s] (I)      Finished Import and model ( CPU: 1.22 sec, Real: 1.22 sec, Curr Mem: 2786.89 MB )
[12/07 21:21:49    217s] (I)      Reset routing kernel
[12/07 21:21:49    217s] (I)      Started Global Routing ( Curr Mem: 2786.89 MB )
[12/07 21:21:49    217s] (I)      totalPins=3364  totalGlobalPin=3298 (98.04%)
[12/07 21:21:49    217s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/07 21:21:49    217s] [NR-eGR] Layer group 1: route 115 net(s) in layer range [3, 4]
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1a Route ============
[12/07 21:21:49    217s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:21:49    217s] (I)      Usage: 12911 = (6043 H, 6868 V) = (0.14% H, 0.15% V) = (1.088e+04um H, 1.236e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1b Route ============
[12/07 21:21:49    217s] (I)      Usage: 12911 = (6043 H, 6868 V) = (0.14% H, 0.15% V) = (1.088e+04um H, 1.236e+04um V)
[12/07 21:21:49    217s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.323980e+04um
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1c Route ============
[12/07 21:21:49    217s] (I)      Level2 Grid: 167 x 167
[12/07 21:21:49    217s] (I)      Usage: 12911 = (6043 H, 6868 V) = (0.14% H, 0.15% V) = (1.088e+04um H, 1.236e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1d Route ============
[12/07 21:21:49    217s] (I)      Usage: 12916 = (6048 H, 6868 V) = (0.14% H, 0.15% V) = (1.089e+04um H, 1.236e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1e Route ============
[12/07 21:21:49    217s] (I)      Usage: 12916 = (6048 H, 6868 V) = (0.14% H, 0.15% V) = (1.089e+04um H, 1.236e+04um V)
[12/07 21:21:49    217s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.324880e+04um
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1f Route ============
[12/07 21:21:49    217s] (I)      Usage: 12916 = (6048 H, 6868 V) = (0.14% H, 0.15% V) = (1.089e+04um H, 1.236e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1g Route ============
[12/07 21:21:49    217s] (I)      Usage: 12831 = (6006 H, 6825 V) = (0.14% H, 0.15% V) = (1.081e+04um H, 1.228e+04um V)
[12/07 21:21:49    217s] (I)      #Nets         : 115
[12/07 21:21:49    217s] (I)      #Relaxed nets : 11
[12/07 21:21:49    217s] (I)      Wire length   : 11726
[12/07 21:21:49    217s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1h Route ============
[12/07 21:21:49    217s] (I)      Usage: 12831 = (6007 H, 6824 V) = (0.14% H, 0.15% V) = (1.081e+04um H, 1.228e+04um V)
[12/07 21:21:49    217s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/07 21:21:49    217s] [NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1a Route ============
[12/07 21:21:49    217s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:21:49    217s] (I)      Usage: 14009 = (6554 H, 7455 V) = (0.11% H, 0.10% V) = (1.180e+04um H, 1.342e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1b Route ============
[12/07 21:21:49    217s] (I)      Usage: 14009 = (6554 H, 7455 V) = (0.11% H, 0.10% V) = (1.180e+04um H, 1.342e+04um V)
[12/07 21:21:49    217s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.521620e+04um
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1c Route ============
[12/07 21:21:49    217s] (I)      Level2 Grid: 167 x 167
[12/07 21:21:49    217s] (I)      Usage: 14009 = (6554 H, 7455 V) = (0.11% H, 0.10% V) = (1.180e+04um H, 1.342e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1d Route ============
[12/07 21:21:49    217s] (I)      Usage: 14010 = (6555 H, 7455 V) = (0.11% H, 0.10% V) = (1.180e+04um H, 1.342e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1e Route ============
[12/07 21:21:49    217s] (I)      Usage: 14010 = (6555 H, 7455 V) = (0.11% H, 0.10% V) = (1.180e+04um H, 1.342e+04um V)
[12/07 21:21:49    217s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.521800e+04um
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1f Route ============
[12/07 21:21:49    217s] (I)      Usage: 14010 = (6555 H, 7455 V) = (0.11% H, 0.10% V) = (1.180e+04um H, 1.342e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1g Route ============
[12/07 21:21:49    217s] (I)      Usage: 13936 = (6522 H, 7414 V) = (0.11% H, 0.10% V) = (1.174e+04um H, 1.335e+04um V)
[12/07 21:21:49    217s] (I)      #Nets         : 11
[12/07 21:21:49    217s] (I)      #Relaxed nets : 11
[12/07 21:21:49    217s] (I)      Wire length   : 0
[12/07 21:21:49    217s] [NR-eGR] Create a new net group with 11 nets and layer range [3, 8]
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1h Route ============
[12/07 21:21:49    217s] (I)      Usage: 13936 = (6522 H, 7414 V) = (0.11% H, 0.10% V) = (1.174e+04um H, 1.335e+04um V)
[12/07 21:21:49    217s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/07 21:21:49    217s] [NR-eGR] Layer group 3: route 11 net(s) in layer range [3, 8]
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1a Route ============
[12/07 21:21:49    217s] (I)      Usage: 15114 = (7069 H, 8045 V) = (0.06% H, 0.09% V) = (1.272e+04um H, 1.448e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1b Route ============
[12/07 21:21:49    217s] (I)      Usage: 15114 = (7069 H, 8045 V) = (0.06% H, 0.09% V) = (1.272e+04um H, 1.448e+04um V)
[12/07 21:21:49    217s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.720520e+04um
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1c Route ============
[12/07 21:21:49    217s] (I)      Usage: 15114 = (7069 H, 8045 V) = (0.06% H, 0.09% V) = (1.272e+04um H, 1.448e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1d Route ============
[12/07 21:21:49    217s] (I)      Usage: 15114 = (7069 H, 8045 V) = (0.06% H, 0.09% V) = (1.272e+04um H, 1.448e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1e Route ============
[12/07 21:21:49    217s] (I)      Usage: 15114 = (7069 H, 8045 V) = (0.06% H, 0.09% V) = (1.272e+04um H, 1.448e+04um V)
[12/07 21:21:49    217s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.720520e+04um
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1f Route ============
[12/07 21:21:49    217s] (I)      Usage: 15114 = (7069 H, 8045 V) = (0.06% H, 0.09% V) = (1.272e+04um H, 1.448e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1g Route ============
[12/07 21:21:49    217s] (I)      Usage: 15052 = (7046 H, 8006 V) = (0.06% H, 0.09% V) = (1.268e+04um H, 1.441e+04um V)
[12/07 21:21:49    217s] (I)      #Nets         : 11
[12/07 21:21:49    217s] (I)      #Relaxed nets : 10
[12/07 21:21:49    217s] (I)      Wire length   : 118
[12/07 21:21:49    217s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 10]
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1h Route ============
[12/07 21:21:49    217s] (I)      Usage: 15052 = (7046 H, 8006 V) = (0.06% H, 0.09% V) = (1.268e+04um H, 1.441e+04um V)
[12/07 21:21:49    217s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/07 21:21:49    217s] [NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 10]
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1a Route ============
[12/07 21:21:49    217s] (I)      Usage: 16112 = (7527 H, 8585 V) = (0.05% H, 0.09% V) = (1.355e+04um H, 1.545e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1b Route ============
[12/07 21:21:49    217s] (I)      Usage: 16112 = (7527 H, 8585 V) = (0.05% H, 0.09% V) = (1.355e+04um H, 1.545e+04um V)
[12/07 21:21:49    217s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.900160e+04um
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1c Route ============
[12/07 21:21:49    217s] (I)      Usage: 16112 = (7527 H, 8585 V) = (0.05% H, 0.09% V) = (1.355e+04um H, 1.545e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1d Route ============
[12/07 21:21:49    217s] (I)      Usage: 16112 = (7527 H, 8585 V) = (0.05% H, 0.09% V) = (1.355e+04um H, 1.545e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1e Route ============
[12/07 21:21:49    217s] (I)      Usage: 16112 = (7527 H, 8585 V) = (0.05% H, 0.09% V) = (1.355e+04um H, 1.545e+04um V)
[12/07 21:21:49    217s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.900160e+04um
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1f Route ============
[12/07 21:21:49    217s] (I)      Usage: 16112 = (7527 H, 8585 V) = (0.05% H, 0.09% V) = (1.355e+04um H, 1.545e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1g Route ============
[12/07 21:21:49    217s] (I)      Usage: 16050 = (7503 H, 8547 V) = (0.05% H, 0.09% V) = (1.351e+04um H, 1.538e+04um V)
[12/07 21:21:49    217s] (I)      #Nets         : 10
[12/07 21:21:49    217s] (I)      #Relaxed nets : 10
[12/07 21:21:49    217s] (I)      Wire length   : 0
[12/07 21:21:49    217s] [NR-eGR] Create a new net group with 10 nets and layer range [2, 10]
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1h Route ============
[12/07 21:21:49    217s] (I)      Usage: 16050 = (7503 H, 8547 V) = (0.05% H, 0.09% V) = (1.351e+04um H, 1.538e+04um V)
[12/07 21:21:49    217s] (I)      total 2D Cap : 27657299 = (13910794 H, 13746505 V)
[12/07 21:21:49    217s] [NR-eGR] Layer group 5: route 10 net(s) in layer range [2, 10]
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1a Route ============
[12/07 21:21:49    217s] (I)      Usage: 18133 = (8454 H, 9679 V) = (0.06% H, 0.07% V) = (1.522e+04um H, 1.742e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1b Route ============
[12/07 21:21:49    217s] (I)      Usage: 18133 = (8454 H, 9679 V) = (0.06% H, 0.07% V) = (1.522e+04um H, 1.742e+04um V)
[12/07 21:21:49    217s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.263940e+04um
[12/07 21:21:49    217s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:21:49    217s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1c Route ============
[12/07 21:21:49    217s] (I)      Usage: 18133 = (8454 H, 9679 V) = (0.06% H, 0.07% V) = (1.522e+04um H, 1.742e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1d Route ============
[12/07 21:21:49    217s] (I)      Usage: 18133 = (8454 H, 9679 V) = (0.06% H, 0.07% V) = (1.522e+04um H, 1.742e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1e Route ============
[12/07 21:21:49    217s] (I)      Usage: 18133 = (8454 H, 9679 V) = (0.06% H, 0.07% V) = (1.522e+04um H, 1.742e+04um V)
[12/07 21:21:49    217s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.263940e+04um
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1f Route ============
[12/07 21:21:49    217s] (I)      Usage: 18133 = (8454 H, 9679 V) = (0.06% H, 0.07% V) = (1.522e+04um H, 1.742e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1g Route ============
[12/07 21:21:49    217s] (I)      Usage: 18128 = (8447 H, 9681 V) = (0.06% H, 0.07% V) = (1.520e+04um H, 1.743e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] (I)      ============  Phase 1h Route ============
[12/07 21:21:49    217s] (I)      Usage: 18128 = (8447 H, 9681 V) = (0.06% H, 0.07% V) = (1.520e+04um H, 1.743e+04um V)
[12/07 21:21:49    217s] (I)      
[12/07 21:21:49    217s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:21:49    217s] [NR-eGR]                        OverCon            
[12/07 21:21:49    217s] [NR-eGR]                         #Gcell     %Gcell
[12/07 21:21:49    217s] [NR-eGR]        Layer               (1)    OverCon
[12/07 21:21:49    217s] [NR-eGR] ----------------------------------------------
[12/07 21:21:49    217s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:49    217s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:49    217s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:49    217s] [NR-eGR]      M4 ( 4)         1( 0.00%)   ( 0.00%) 
[12/07 21:21:49    217s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:49    217s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:49    217s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:49    217s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:49    217s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:49    217s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 21:21:49    217s] [NR-eGR] ----------------------------------------------
[12/07 21:21:49    217s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[12/07 21:21:49    217s] [NR-eGR] 
[12/07 21:21:49    217s] (I)      Finished Global Routing ( CPU: 0.72 sec, Real: 0.72 sec, Curr Mem: 2794.89 MB )
[12/07 21:21:49    217s] (I)      total 2D Cap : 28269126 = (14218329 H, 14050797 V)
[12/07 21:21:49    218s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:21:49    218s] (I)      ============= Track Assignment ============
[12/07 21:21:49    218s] (I)      Started Track Assignment (1T) ( Curr Mem: 2794.89 MB )
[12/07 21:21:49    218s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:21:49    218s] (I)      Run Multi-thread track assignment
[12/07 21:21:50    218s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 2794.89 MB )
[12/07 21:21:50    218s] (I)      Started Export ( Curr Mem: 2794.89 MB )
[12/07 21:21:50    218s] [NR-eGR]             Length (um)   Vias 
[12/07 21:21:50    218s] [NR-eGR] -------------------------------
[12/07 21:21:50    218s] [NR-eGR]  M1  (1H)             0  26725 
[12/07 21:21:50    218s] [NR-eGR]  M2  (2V)         99665  37765 
[12/07 21:21:50    218s] [NR-eGR]  M3  (3H)        120997   8006 
[12/07 21:21:50    218s] [NR-eGR]  M4  (4V)         68727   3266 
[12/07 21:21:50    218s] [NR-eGR]  M5  (5H)          4539   2807 
[12/07 21:21:50    218s] [NR-eGR]  M6  (6V)         19026   2870 
[12/07 21:21:50    218s] [NR-eGR]  M7  (7H)        264041   1268 
[12/07 21:21:50    218s] [NR-eGR]  M8  (8V)        344743      0 
[12/07 21:21:50    218s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:21:50    218s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:21:50    218s] [NR-eGR] -------------------------------
[12/07 21:21:50    218s] [NR-eGR]      Total       921738  82707 
[12/07 21:21:50    218s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:50    218s] [NR-eGR] Total half perimeter of net bounding box: 910873um
[12/07 21:21:50    218s] [NR-eGR] Total length: 921738um, number of vias: 82707
[12/07 21:21:50    218s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:50    218s] [NR-eGR] Total eGR-routed clock nets wire length: 23654um, number of vias: 9135
[12/07 21:21:50    218s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:50    218s] [NR-eGR] Report for selected net(s) only.
[12/07 21:21:50    218s] [NR-eGR]             Length (um)  Vias 
[12/07 21:21:50    218s] [NR-eGR] ------------------------------
[12/07 21:21:50    218s] [NR-eGR]  M1  (1H)             0  3364 
[12/07 21:21:50    218s] [NR-eGR]  M2  (2V)          2682  3694 
[12/07 21:21:50    218s] [NR-eGR]  M3  (3H)         11075  2060 
[12/07 21:21:50    218s] [NR-eGR]  M4  (4V)          9849     5 
[12/07 21:21:50    218s] [NR-eGR]  M5  (5H)             0     5 
[12/07 21:21:50    218s] [NR-eGR]  M6  (6V)             2     5 
[12/07 21:21:50    218s] [NR-eGR]  M7  (7H)            43     2 
[12/07 21:21:50    218s] [NR-eGR]  M8  (8V)             4     0 
[12/07 21:21:50    218s] [NR-eGR]  M9  (9H)             0     0 
[12/07 21:21:50    218s] [NR-eGR]  AP  (10V)            0     0 
[12/07 21:21:50    218s] [NR-eGR] ------------------------------
[12/07 21:21:50    218s] [NR-eGR]      Total        23654  9135 
[12/07 21:21:50    218s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:50    218s] [NR-eGR] Total half perimeter of net bounding box: 16718um
[12/07 21:21:50    218s] [NR-eGR] Total length: 23654um, number of vias: 9135
[12/07 21:21:50    218s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:50    218s] [NR-eGR] Total routed clock nets wire length: 23654um, number of vias: 9135
[12/07 21:21:50    218s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:21:50    218s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2794.89 MB )
[12/07 21:21:50    218s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.43 sec, Real: 2.45 sec, Curr Mem: 2704.89 MB )
[12/07 21:21:50    218s] (I)      ======================================== Runtime Summary ========================================
[12/07 21:21:50    218s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 21:21:50    218s] (I)      -------------------------------------------------------------------------------------------------
[12/07 21:21:50    218s] (I)       Early Global Route kernel                   100.00%  107.08 sec  109.53 sec  2.45 sec  2.43 sec 
[12/07 21:21:50    218s] (I)       +-Import and model                           49.96%  107.08 sec  108.31 sec  1.22 sec  1.22 sec 
[12/07 21:21:50    218s] (I)       | +-Create place DB                           0.79%  107.08 sec  107.10 sec  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)       | | +-Import place data                       0.79%  107.08 sec  107.10 sec  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)       | | | +-Read instances and placement          0.22%  107.08 sec  107.09 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | | +-Read nets                             0.56%  107.09 sec  107.10 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | +-Create route DB                          46.92%  107.10 sec  108.25 sec  1.15 sec  1.15 sec 
[12/07 21:21:50    218s] (I)       | | +-Import route data (1T)                 46.84%  107.10 sec  108.25 sec  1.15 sec  1.14 sec 
[12/07 21:21:50    218s] (I)       | | | +-Read blockages ( Layer 2-10 )        19.88%  107.11 sec  107.59 sec  0.49 sec  0.49 sec 
[12/07 21:21:50    218s] (I)       | | | | +-Read routing blockages              0.00%  107.11 sec  107.11 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | | +-Read instance blockages             0.06%  107.11 sec  107.11 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | | +-Read PG blockages                  19.76%  107.11 sec  107.59 sec  0.48 sec  0.48 sec 
[12/07 21:21:50    218s] (I)       | | | | +-Read clock blockages                0.00%  107.59 sec  107.59 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | | +-Read other blockages                0.02%  107.59 sec  107.59 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | | +-Read halo blockages                 0.01%  107.59 sec  107.59 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | | +-Read boundary cut boxes             0.00%  107.59 sec  107.59 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Read blackboxes                       0.00%  107.59 sec  107.59 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Read prerouted                        0.09%  107.60 sec  107.60 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Read unlegalized nets                 0.04%  107.60 sec  107.60 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Read nets                             0.01%  107.60 sec  107.60 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Set up via pillars                    0.00%  107.60 sec  107.60 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Initialize 3D grid graph              1.03%  107.60 sec  107.62 sec  0.03 sec  0.03 sec 
[12/07 21:21:50    218s] (I)       | | | +-Model blockage capacity              25.56%  107.62 sec  108.25 sec  0.63 sec  0.63 sec 
[12/07 21:21:50    218s] (I)       | | | | +-Initialize 3D capacity             24.04%  107.62 sec  108.21 sec  0.59 sec  0.59 sec 
[12/07 21:21:50    218s] (I)       | | | +-Move terms for access (1T)            0.05%  108.25 sec  108.25 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | +-Read aux data                             0.00%  108.25 sec  108.25 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | +-Others data preparation                   0.09%  108.25 sec  108.25 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | +-Create route kernel                       2.10%  108.25 sec  108.31 sec  0.05 sec  0.05 sec 
[12/07 21:21:50    218s] (I)       +-Global Routing                             29.41%  108.31 sec  109.03 sec  0.72 sec  0.72 sec 
[12/07 21:21:50    218s] (I)       | +-Initialization                            0.14%  108.31 sec  108.31 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | +-Net group 1                               6.44%  108.31 sec  108.47 sec  0.16 sec  0.16 sec 
[12/07 21:21:50    218s] (I)       | | +-Generate topology                       0.47%  108.31 sec  108.32 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1a                                0.56%  108.37 sec  108.38 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | | +-Pattern routing (1T)                  0.17%  108.37 sec  108.37 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.33%  108.37 sec  108.38 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1b                                0.41%  108.38 sec  108.39 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | | +-Monotonic routing (1T)                0.25%  108.38 sec  108.39 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1c                                0.47%  108.39 sec  108.40 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | | +-Two level Routing                     0.46%  108.39 sec  108.40 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  108.39 sec  108.40 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  108.40 sec  108.40 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1d                                0.24%  108.40 sec  108.41 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | | +-Detoured routing (1T)                 0.24%  108.40 sec  108.41 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1e                                0.08%  108.41 sec  108.41 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Route legalization                    0.00%  108.41 sec  108.41 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1f                                0.00%  108.41 sec  108.41 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1g                                0.67%  108.41 sec  108.43 sec  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)       | | | +-Post Routing                          0.66%  108.41 sec  108.43 sec  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1h                                0.76%  108.43 sec  108.45 sec  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)       | | | +-Post Routing                          0.75%  108.43 sec  108.45 sec  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)       | | +-Layer assignment (1T)                   0.91%  108.45 sec  108.47 sec  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)       | +-Net group 2                               4.30%  108.47 sec  108.57 sec  0.11 sec  0.10 sec 
[12/07 21:21:50    218s] (I)       | | +-Generate topology                       0.09%  108.47 sec  108.47 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1a                                0.48%  108.53 sec  108.54 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | | +-Pattern routing (1T)                  0.14%  108.53 sec  108.54 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.33%  108.54 sec  108.54 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1b                                0.23%  108.54 sec  108.55 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | | +-Monotonic routing (1T)                0.14%  108.54 sec  108.55 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1c                                0.45%  108.55 sec  108.56 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | | +-Two level Routing                     0.45%  108.55 sec  108.56 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  108.55 sec  108.56 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  108.56 sec  108.56 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1d                                0.17%  108.56 sec  108.57 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Detoured routing (1T)                 0.16%  108.56 sec  108.57 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1e                                0.08%  108.57 sec  108.57 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Route legalization                    0.00%  108.57 sec  108.57 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1f                                0.00%  108.57 sec  108.57 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1g                                0.17%  108.57 sec  108.57 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Post Routing                          0.17%  108.57 sec  108.57 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1h                                0.13%  108.57 sec  108.57 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Post Routing                          0.12%  108.57 sec  108.57 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | +-Net group 3                               3.70%  108.58 sec  108.67 sec  0.09 sec  0.09 sec 
[12/07 21:21:50    218s] (I)       | | +-Generate topology                       0.07%  108.58 sec  108.58 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1a                                0.15%  108.65 sec  108.65 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Pattern routing (1T)                  0.14%  108.65 sec  108.65 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1b                                0.09%  108.65 sec  108.65 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1c                                0.00%  108.65 sec  108.65 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1d                                0.01%  108.65 sec  108.65 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1e                                0.09%  108.65 sec  108.66 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Route legalization                    0.00%  108.65 sec  108.65 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1f                                0.00%  108.66 sec  108.66 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1g                                0.17%  108.66 sec  108.66 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Post Routing                          0.17%  108.66 sec  108.66 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1h                                0.13%  108.66 sec  108.66 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Post Routing                          0.13%  108.66 sec  108.66 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Layer assignment (1T)                   0.04%  108.66 sec  108.67 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | +-Net group 4                               4.44%  108.67 sec  108.77 sec  0.11 sec  0.11 sec 
[12/07 21:21:50    218s] (I)       | | +-Generate topology                       0.06%  108.67 sec  108.67 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1a                                0.15%  108.76 sec  108.76 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Pattern routing (1T)                  0.14%  108.76 sec  108.76 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1b                                0.09%  108.76 sec  108.76 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1c                                0.00%  108.76 sec  108.76 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1d                                0.01%  108.76 sec  108.76 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1e                                0.09%  108.76 sec  108.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Route legalization                    0.00%  108.76 sec  108.76 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1f                                0.00%  108.77 sec  108.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1g                                0.17%  108.77 sec  108.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Post Routing                          0.16%  108.77 sec  108.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1h                                0.13%  108.77 sec  108.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Post Routing                          0.12%  108.77 sec  108.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | +-Net group 5                               7.27%  108.77 sec  108.95 sec  0.18 sec  0.18 sec 
[12/07 21:21:50    218s] (I)       | | +-Generate topology                       0.00%  108.77 sec  108.77 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1a                                0.32%  108.88 sec  108.89 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | | +-Pattern routing (1T)                  0.14%  108.88 sec  108.88 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Add via demand to 2D                  0.18%  108.88 sec  108.89 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1b                                0.09%  108.89 sec  108.89 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1c                                0.01%  108.89 sec  108.89 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1d                                0.01%  108.89 sec  108.89 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1e                                0.10%  108.89 sec  108.89 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Route legalization                    0.00%  108.89 sec  108.89 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1f                                0.00%  108.89 sec  108.89 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1g                                0.13%  108.89 sec  108.90 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Post Routing                          0.13%  108.89 sec  108.89 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Phase 1h                                0.13%  108.90 sec  108.90 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | | +-Post Routing                          0.13%  108.90 sec  108.90 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | | +-Layer assignment (1T)                   0.12%  108.95 sec  108.95 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       +-Export 3D cong map                          8.45%  109.03 sec  109.24 sec  0.21 sec  0.21 sec 
[12/07 21:21:50    218s] (I)       | +-Export 2D cong map                        0.69%  109.22 sec  109.24 sec  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)       +-Extract Global 3D Wires                     0.01%  109.24 sec  109.24 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       +-Track Assignment (1T)                      10.02%  109.24 sec  109.48 sec  0.25 sec  0.24 sec 
[12/07 21:21:50    218s] (I)       | +-Initialization                            0.00%  109.24 sec  109.24 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | +-Track Assignment Kernel                   9.98%  109.24 sec  109.48 sec  0.24 sec  0.24 sec 
[12/07 21:21:50    218s] (I)       | +-Free Memory                               0.00%  109.48 sec  109.48 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       +-Export                                      1.59%  109.48 sec  109.52 sec  0.04 sec  0.04 sec 
[12/07 21:21:50    218s] (I)       | +-Export DB wires                           0.34%  109.48 sec  109.49 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | +-Export all nets                         0.26%  109.48 sec  109.49 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | | +-Set wire vias                           0.05%  109.49 sec  109.49 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       | +-Report wirelength                         0.77%  109.49 sec  109.51 sec  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)       | +-Update net boxes                          0.47%  109.51 sec  109.52 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)       | +-Update timing                             0.00%  109.52 sec  109.52 sec  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)       +-Postprocess design                          0.22%  109.52 sec  109.53 sec  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)      ======================= Summary by functions ========================
[12/07 21:21:50    218s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:21:50    218s] (I)      ---------------------------------------------------------------------
[12/07 21:21:50    218s] (I)        0  Early Global Route kernel           100.00%  2.45 sec  2.43 sec 
[12/07 21:21:50    218s] (I)        1  Import and model                     49.96%  1.22 sec  1.22 sec 
[12/07 21:21:50    218s] (I)        1  Global Routing                       29.41%  0.72 sec  0.72 sec 
[12/07 21:21:50    218s] (I)        1  Track Assignment (1T)                10.02%  0.25 sec  0.24 sec 
[12/07 21:21:50    218s] (I)        1  Export 3D cong map                    8.45%  0.21 sec  0.21 sec 
[12/07 21:21:50    218s] (I)        1  Export                                1.59%  0.04 sec  0.04 sec 
[12/07 21:21:50    218s] (I)        1  Postprocess design                    0.22%  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        2  Create route DB                      46.92%  1.15 sec  1.15 sec 
[12/07 21:21:50    218s] (I)        2  Track Assignment Kernel               9.98%  0.24 sec  0.24 sec 
[12/07 21:21:50    218s] (I)        2  Net group 5                           7.27%  0.18 sec  0.18 sec 
[12/07 21:21:50    218s] (I)        2  Net group 1                           6.44%  0.16 sec  0.16 sec 
[12/07 21:21:50    218s] (I)        2  Net group 4                           4.44%  0.11 sec  0.11 sec 
[12/07 21:21:50    218s] (I)        2  Net group 2                           4.30%  0.11 sec  0.10 sec 
[12/07 21:21:50    218s] (I)        2  Net group 3                           3.70%  0.09 sec  0.09 sec 
[12/07 21:21:50    218s] (I)        2  Create route kernel                   2.10%  0.05 sec  0.05 sec 
[12/07 21:21:50    218s] (I)        2  Create place DB                       0.79%  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)        2  Report wirelength                     0.77%  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)        2  Export 2D cong map                    0.69%  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)        2  Update net boxes                      0.47%  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)        2  Export DB wires                       0.34%  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)        2  Initialization                        0.14%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        3  Import route data (1T)               46.84%  1.15 sec  1.14 sec 
[12/07 21:21:50    218s] (I)        3  Phase 1a                              1.66%  0.04 sec  0.04 sec 
[12/07 21:21:50    218s] (I)        3  Phase 1g                              1.32%  0.03 sec  0.03 sec 
[12/07 21:21:50    218s] (I)        3  Phase 1h                              1.28%  0.03 sec  0.03 sec 
[12/07 21:21:50    218s] (I)        3  Layer assignment (1T)                 1.07%  0.03 sec  0.03 sec 
[12/07 21:21:50    218s] (I)        3  Phase 1c                              0.93%  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)        3  Phase 1b                              0.90%  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)        3  Import place data                     0.79%  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)        3  Generate topology                     0.69%  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)        3  Phase 1e                              0.44%  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)        3  Phase 1d                              0.43%  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)        3  Export all nets                       0.26%  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)        3  Set wire vias                         0.05%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        3  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        4  Model blockage capacity              25.56%  0.63 sec  0.63 sec 
[12/07 21:21:50    218s] (I)        4  Read blockages ( Layer 2-10 )        19.88%  0.49 sec  0.49 sec 
[12/07 21:21:50    218s] (I)        4  Post Routing                          2.55%  0.06 sec  0.06 sec 
[12/07 21:21:50    218s] (I)        4  Initialize 3D grid graph              1.03%  0.03 sec  0.03 sec 
[12/07 21:21:50    218s] (I)        4  Two level Routing                     0.91%  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)        4  Pattern routing (1T)                  0.73%  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)        4  Pattern Routing Avoiding Blockages    0.65%  0.02 sec  0.02 sec 
[12/07 21:21:50    218s] (I)        4  Read nets                             0.57%  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)        4  Detoured routing (1T)                 0.40%  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)        4  Monotonic routing (1T)                0.39%  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)        4  Read instances and placement          0.22%  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)        4  Add via demand to 2D                  0.18%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        4  Read prerouted                        0.09%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        4  Move terms for access (1T)            0.05%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        5  Initialize 3D capacity               24.04%  0.59 sec  0.59 sec 
[12/07 21:21:50    218s] (I)        5  Read PG blockages                    19.76%  0.48 sec  0.48 sec 
[12/07 21:21:50    218s] (I)        5  Two Level Routing (Regular)           0.26%  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)        5  Two Level Routing (Strong)            0.25%  0.01 sec  0.01 sec 
[12/07 21:21:50    218s] (I)        5  Read instance blockages               0.06%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:21:50    218s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/07 21:21:50    218s]     Routing using eGR in eGR->NR Step done.
[12/07 21:21:50    218s]     Routing using NR in eGR->NR Step...
[12/07 21:21:50    218s] 
[12/07 21:21:50    218s] CCOPT: Preparing to route 115 clock nets with NanoRoute.
[12/07 21:21:50    218s]   All net are default rule.
[12/07 21:21:50    218s]   Preferred NanoRoute mode settings: Current
[12/07 21:21:50    218s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/07 21:21:50    218s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/07 21:21:50    218s]       Clock detailed routing...
[12/07 21:21:50    218s]         NanoRoute...
[12/07 21:21:50    218s] % Begin globalDetailRoute (date=12/07 21:21:50, mem=2344.6M)
[12/07 21:21:50    218s] 
[12/07 21:21:50    218s] globalDetailRoute
[12/07 21:21:50    218s] 
[12/07 21:21:50    218s] #Start globalDetailRoute on Sat Dec  7 21:21:50 2024
[12/07 21:21:50    218s] #
[12/07 21:21:50    218s] ### Time Record (globalDetailRoute) is installed.
[12/07 21:21:50    218s] ### Time Record (Pre Callback) is installed.
[12/07 21:21:50    218s] ### Time Record (Pre Callback) is uninstalled.
[12/07 21:21:50    218s] ### Time Record (DB Import) is installed.
[12/07 21:21:50    218s] ### Time Record (Timing Data Generation) is installed.
[12/07 21:21:50    218s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 21:21:50    218s] ### Net info: total nets: 16898
[12/07 21:21:50    218s] ### Net info: dirty nets: 0
[12/07 21:21:50    218s] ### Net info: marked as disconnected nets: 0
[12/07 21:21:50    218s] #num needed restored net=0
[12/07 21:21:50    218s] #need_extraction net=0 (total=16898)
[12/07 21:21:50    218s] ### Net info: fully routed nets: 115
[12/07 21:21:50    218s] ### Net info: trivial (< 2 pins) nets: 9614
[12/07 21:21:50    218s] ### Net info: unrouted nets: 7169
[12/07 21:21:50    218s] ### Net info: re-extraction nets: 0
[12/07 21:21:50    218s] ### Net info: selected nets: 115
[12/07 21:21:50    218s] ### Net info: ignored nets: 0
[12/07 21:21:50    218s] ### Net info: skip routing nets: 0
[12/07 21:21:50    218s] ### import design signature (5): route=1096447110 fixed_route=115925706 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=920526302 dirty_area=0 del_dirty_area=0 cell=917980271 placement=543354872 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 21:21:50    218s] ### Time Record (DB Import) is uninstalled.
[12/07 21:21:50    218s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/07 21:21:50    218s] #
[12/07 21:21:50    218s] #Wire/Via statistics before line assignment ...
[12/07 21:21:50    218s] #Total number of nets with non-default rule or having extra spacing = 115
[12/07 21:21:50    218s] #Total wire length = 23654 um.
[12/07 21:21:50    218s] #Total half perimeter of net bounding box = 16807 um.
[12/07 21:21:50    218s] #Total wire length on LAYER M1 = 0 um.
[12/07 21:21:50    218s] #Total wire length on LAYER M2 = 2682 um.
[12/07 21:21:50    218s] #Total wire length on LAYER M3 = 11075 um.
[12/07 21:21:50    218s] #Total wire length on LAYER M4 = 9849 um.
[12/07 21:21:50    218s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:21:50    218s] #Total wire length on LAYER M6 = 2 um.
[12/07 21:21:50    218s] #Total wire length on LAYER M7 = 43 um.
[12/07 21:21:50    218s] #Total wire length on LAYER M8 = 4 um.
[12/07 21:21:50    218s] #Total wire length on LAYER M9 = 0 um.
[12/07 21:21:50    218s] #Total wire length on LAYER AP = 0 um.
[12/07 21:21:50    218s] #Total number of vias = 9135
[12/07 21:21:50    218s] #Up-Via Summary (total 9135):
[12/07 21:21:50    218s] #           
[12/07 21:21:50    218s] #-----------------------
[12/07 21:21:50    218s] # M1               3364
[12/07 21:21:50    218s] # M2               3694
[12/07 21:21:50    218s] # M3               2060
[12/07 21:21:50    218s] # M4                  5
[12/07 21:21:50    218s] # M5                  5
[12/07 21:21:50    218s] # M6                  5
[12/07 21:21:50    218s] # M7                  2
[12/07 21:21:50    218s] #-----------------------
[12/07 21:21:50    218s] #                  9135 
[12/07 21:21:50    218s] #
[12/07 21:21:50    218s] ### Time Record (Data Preparation) is installed.
[12/07 21:21:50    218s] #Start routing data preparation on Sat Dec  7 21:21:50 2024
[12/07 21:21:50    218s] #
[12/07 21:21:50    218s] #Minimum voltage of a net in the design = 0.000.
[12/07 21:21:50    218s] #Maximum voltage of a net in the design = 1.100.
[12/07 21:21:50    218s] #Voltage range [0.000 - 1.100] has 16896 nets.
[12/07 21:21:50    218s] #Voltage range [0.900 - 1.100] has 1 net.
[12/07 21:21:50    218s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 21:21:51    219s] #Build and mark too close pins for the same net.
[12/07 21:21:51    219s] ### Time Record (Cell Pin Access) is installed.
[12/07 21:21:51    219s] #Initial pin access analysis.
[12/07 21:21:54    222s] #Detail pin access analysis.
[12/07 21:21:54    222s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 21:21:54    222s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/07 21:21:54    222s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:21:54    222s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:21:54    222s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:21:54    222s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:21:54    222s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:21:54    222s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:21:54    222s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 21:21:54    222s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 21:21:54    222s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/07 21:21:54    222s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/07 21:21:54    222s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/07 21:21:54    222s] #pin_access_rlayer=2(M2)
[12/07 21:21:54    222s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/07 21:21:54    222s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/07 21:21:55    223s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2354.16 (MB), peak = 2542.76 (MB)
[12/07 21:21:55    223s] #Regenerating Ggrids automatically.
[12/07 21:21:55    223s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/07 21:21:55    223s] #Using automatically generated G-grids.
[12/07 21:21:56    224s] #Done routing data preparation.
[12/07 21:21:56    224s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2358.59 (MB), peak = 2542.76 (MB)
[12/07 21:21:56    224s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:21:56    224s] 
[12/07 21:21:56    224s] Trim Metal Layers:
[12/07 21:21:56    224s] LayerId::1 widthSet size::4
[12/07 21:21:56    224s] LayerId::2 widthSet size::4
[12/07 21:21:56    224s] LayerId::3 widthSet size::4
[12/07 21:21:56    224s] LayerId::4 widthSet size::4
[12/07 21:21:56    224s] LayerId::5 widthSet size::4
[12/07 21:21:56    224s] LayerId::6 widthSet size::4
[12/07 21:21:56    224s] LayerId::7 widthSet size::4
[12/07 21:21:56    224s] LayerId::8 widthSet size::4
[12/07 21:21:56    224s] LayerId::9 widthSet size::4
[12/07 21:21:56    224s] LayerId::10 widthSet size::2
[12/07 21:21:56    224s] Updating RC grid for preRoute extraction ...
[12/07 21:21:56    224s] eee: pegSigSF::1.070000
[12/07 21:21:56    224s] Initializing multi-corner capacitance tables ... 
[12/07 21:21:56    224s] Initializing multi-corner resistance tables ...
[12/07 21:21:56    224s] eee: l::1 avDens::0.110515 usedTrk::70004.888911 availTrk::633445.052004 sigTrk::70004.888911
[12/07 21:21:56    224s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:56    224s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:56    224s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:56    224s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/07 21:21:56    224s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/07 21:21:56    224s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:56    224s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:56    224s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:56    224s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:21:56    224s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:21:56    224s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.809400 pMod=83 wcR=0.693800 newSi=0.222500 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.992739 shortMod=4.963693 fMod=0.248185 
[12/07 21:21:56    224s] ### Successfully loaded pre-route RC model
[12/07 21:21:56    224s] ### Time Record (Line Assignment) is installed.
[12/07 21:21:56    224s] #
[12/07 21:21:56    224s] #Distribution of nets:
[12/07 21:21:56    224s] #  
[12/07 21:21:56    224s] # #pin range           #net       %
[12/07 21:21:56    224s] #------------------------------------
[12/07 21:21:56    224s] #          2            5013 ( 29.7%)
[12/07 21:21:56    224s] #          3            1705 ( 10.1%)
[12/07 21:21:56    224s] #          4             260 (  1.5%)
[12/07 21:21:56    224s] #          5              28 (  0.2%)
[12/07 21:21:56    224s] #          6              33 (  0.2%)
[12/07 21:21:56    224s] #          7              34 (  0.2%)
[12/07 21:21:56    224s] #          9              16 (  0.1%)
[12/07 21:21:56    224s] #  20  -  29               4 (  0.0%)
[12/07 21:21:56    224s] #  30  -  39             102 (  0.6%)
[12/07 21:21:56    224s] #  40  -  49              52 (  0.3%)
[12/07 21:21:56    224s] #  50  -  59               4 (  0.0%)
[12/07 21:21:56    224s] #  70  -  79              16 (  0.1%)
[12/07 21:21:56    224s] #  100 - 199              17 (  0.1%)
[12/07 21:21:56    224s] #     >=2000               0 (  0.0%)
[12/07 21:21:56    224s] #
[12/07 21:21:56    224s] #Total: 16898 nets, 7284 non-trivial nets
[12/07 21:21:56    224s] #                              #net       %
[12/07 21:21:56    224s] #-------------------------------------------
[12/07 21:21:56    224s] #  Fully global routed          115 ( 1.6%)
[12/07 21:21:56    224s] #  Clock                        115
[12/07 21:21:56    224s] #  Extra space                  115
[12/07 21:21:56    224s] #  Prefer layer range          7284
[12/07 21:21:56    224s] #
[12/07 21:21:56    224s] #Nets in 4 layer ranges:
[12/07 21:21:56    224s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[12/07 21:21:56    224s] #---------------------------------------------------------
[12/07 21:21:56    224s] #              -----             9 M9*       5985 ( 82.2%)
[12/07 21:21:56    224s] #               3 M3             4 M4         115 (  1.6%)
[12/07 21:21:56    224s] #               7 M7             7 M7         592 (  8.1%)
[12/07 21:21:56    224s] #               8 M8             8 M8         592 (  8.1%)
[12/07 21:21:56    224s] #
[12/07 21:21:56    224s] #115 nets selected.
[12/07 21:21:56    224s] #
[12/07 21:21:57    225s] ### 
[12/07 21:21:57    225s] ### Net length summary before Line Assignment:
[12/07 21:21:57    225s] ### Layer   H-Len   V-Len         Total       #Up-Via
[12/07 21:21:57    225s] ### -------------------------------------------------
[12/07 21:21:57    225s] ###  1 M1       0       0       0(  0%)    3364( 37%)
[12/07 21:21:57    225s] ###  2 M2       0    2682    2682( 11%)    3694( 40%)
[12/07 21:21:57    225s] ###  3 M3   11075       0   11075( 47%)    2060( 23%)
[12/07 21:21:57    225s] ###  4 M4       0    9848    9848( 42%)       5(  0%)
[12/07 21:21:57    225s] ###  5 M5       0       0       0(  0%)       5(  0%)
[12/07 21:21:57    225s] ###  6 M6       0       1       1(  0%)       5(  0%)
[12/07 21:21:57    225s] ###  7 M7      42       0      42(  0%)       2(  0%)
[12/07 21:21:57    225s] ###  8 M8       0       3       3(  0%)       0(  0%)
[12/07 21:21:57    225s] ###  9 M9       0       0       0(  0%)       0(  0%)
[12/07 21:21:57    225s] ### 10 AP       0       0       0(  0%)       0(  0%)
[12/07 21:21:57    225s] ### -------------------------------------------------
[12/07 21:21:57    225s] ###         11117   12536   23653          9135      
[12/07 21:21:58    226s] ### 
[12/07 21:21:58    226s] ### Top 1 overlap violations ...
[12/07 21:21:58    226s] ###   Net: CTS_40
[12/07 21:21:58    226s] ###     M2: (1393.65000, 908.13050, 1393.75000, 908.46950), length: 0.33900, total: 0.33900
[12/07 21:21:58    226s] ###       fixed object
[12/07 21:21:58    226s] ### 
[12/07 21:21:58    226s] ### Net length and overlap summary after Line Assignment:
[12/07 21:21:58    226s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[12/07 21:21:58    226s] ### --------------------------------------------------------------------------
[12/07 21:21:58    226s] ###  1 M1      32       0      32(  0%)    3364( 40%)    0(  0%)     0(  0.0%)
[12/07 21:21:58    226s] ###  2 M2       0    3083    3083( 13%)    3393( 40%)    1(100%)     0(100.0%)
[12/07 21:21:58    226s] ###  3 M3   11074       0   11074( 46%)    1691( 20%)    0(  0%)     0(  0.0%)
[12/07 21:21:58    226s] ###  4 M4       0    9597    9597( 40%)       5(  0%)    0(  0%)     0(  0.0%)
[12/07 21:21:58    226s] ###  5 M5       0       0       0(  0%)       5(  0%)    0(  0%)     0(  0.0%)
[12/07 21:21:58    226s] ###  6 M6       0       0       0(  0%)       5(  0%)    0(  0%)     0(  0.0%)
[12/07 21:21:58    226s] ###  7 M7      43       0      43(  0%)       2(  0%)    0(  0%)     0(  0.0%)
[12/07 21:21:58    226s] ###  8 M8       0       3       3(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/07 21:21:58    226s] ###  9 M9       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/07 21:21:58    226s] ### 10 AP       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/07 21:21:58    226s] ### --------------------------------------------------------------------------
[12/07 21:21:58    226s] ###         11150   12684   23835          8465          1           0        
[12/07 21:21:58    226s] #
[12/07 21:21:58    226s] #Line Assignment statistics:
[12/07 21:21:58    226s] #Cpu time = 00:00:01
[12/07 21:21:58    226s] #Elapsed time = 00:00:01
[12/07 21:21:58    226s] #Increased memory = -19.55 (MB)
[12/07 21:21:58    226s] #Total memory = 2349.47 (MB)
[12/07 21:21:58    226s] #Peak memory = 2542.76 (MB)
[12/07 21:21:58    226s] #End Line Assignment: cpu:00:00:02, real:00:00:02, mem:2.3 GB, peak:2.5 GB
[12/07 21:21:58    226s] ### Time Record (Line Assignment) is uninstalled.
[12/07 21:21:58    226s] #
[12/07 21:21:58    226s] #Wire/Via statistics after line assignment ...
[12/07 21:21:58    226s] #Total number of nets with non-default rule or having extra spacing = 115
[12/07 21:21:58    226s] #Total wire length = 23835 um.
[12/07 21:21:58    226s] #Total half perimeter of net bounding box = 16807 um.
[12/07 21:21:58    226s] #Total wire length on LAYER M1 = 33 um.
[12/07 21:21:58    226s] #Total wire length on LAYER M2 = 3084 um.
[12/07 21:21:58    226s] #Total wire length on LAYER M3 = 11074 um.
[12/07 21:21:58    226s] #Total wire length on LAYER M4 = 9597 um.
[12/07 21:21:58    226s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:21:58    226s] #Total wire length on LAYER M6 = 0 um.
[12/07 21:21:58    226s] #Total wire length on LAYER M7 = 44 um.
[12/07 21:21:58    226s] #Total wire length on LAYER M8 = 4 um.
[12/07 21:21:58    226s] #Total wire length on LAYER M9 = 0 um.
[12/07 21:21:58    226s] #Total wire length on LAYER AP = 0 um.
[12/07 21:21:58    226s] #Total number of vias = 8465
[12/07 21:21:58    226s] #Up-Via Summary (total 8465):
[12/07 21:21:58    226s] #           
[12/07 21:21:58    226s] #-----------------------
[12/07 21:21:58    226s] # M1               3364
[12/07 21:21:58    226s] # M2               3393
[12/07 21:21:58    226s] # M3               1691
[12/07 21:21:58    226s] # M4                  5
[12/07 21:21:58    226s] # M5                  5
[12/07 21:21:58    226s] # M6                  5
[12/07 21:21:58    226s] # M7                  2
[12/07 21:21:58    226s] #-----------------------
[12/07 21:21:58    226s] #                  8465 
[12/07 21:21:58    226s] #
[12/07 21:21:58    226s] #Routing data preparation, pin analysis, line assignment statistics:
[12/07 21:21:58    226s] #Cpu time = 00:00:07
[12/07 21:21:58    226s] #Elapsed time = 00:00:07
[12/07 21:21:58    226s] #Increased memory = -3.25 (MB)
[12/07 21:21:58    226s] #Total memory = 2342.39 (MB)
[12/07 21:21:58    226s] #Peak memory = 2542.76 (MB)
[12/07 21:21:58    226s] #RTESIG:78da9593c14e843010863dfb1413760f98b8da69c196831713af6a36ba5782d02544680d
[12/07 21:21:58    226s] #       2d9a7d7b67d598b021548e852fffccff1556ebddfd16228e5728378ec9344778d872c104
[12/07 21:21:58    226s] #       531b2ed2e49a634eaf5eeea2f3d5faf1e999430485734d6df2ce56fab66c6df906bee91a
[12/07 21:21:58    226s] #       53ff3cc10862e77b3a5fc2e0740f4e7b4fa78bdf0009be1f34c4afd6b6938454b02f5af7
[12/07 21:21:58    226s] #       87540753744d0995de1743eb4f684c92313e355364c019c48df1bad6fd2423185b325650
[12/07 21:21:58    226s] #       64a047aa2444debedbd6d607682d09fa6c7a3daf274bf8a2f60c31581f51dc8c960d6462
[12/07 21:21:58    226s] #       8acbf065e92a252dc493086d866e7a654e1e027e514a12fc5d7ede294a1a89e9fcfdd35a
[12/07 21:21:58    226s] #       0aa20f118852c74b75be3055d157b30d94a23c63cd6c4f8e5c847af2a3b1e0274ef3fe01
[12/07 21:21:58    226s] #       65320cf1d33f610c9d7d013f8a5136
[12/07 21:21:58    226s] #
[12/07 21:21:58    226s] #Skip comparing routing design signature in db-snapshot flow
[12/07 21:21:58    226s] ### Time Record (Detail Routing) is installed.
[12/07 21:21:58    226s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:21:58    226s] #
[12/07 21:21:58    226s] #Start Detail Routing..
[12/07 21:21:58    226s] #start initial detail routing ...
[12/07 21:21:58    226s] ### Design has 117 dirty nets
[12/07 21:21:59    227s] #    completing 10% with 4 violations
[12/07 21:21:59    227s] #    elapsed time = 00:00:02, memory = 2378.09 (MB)
[12/07 21:22:02    230s] #    completing 20% with 4 violations
[12/07 21:22:02    230s] #    elapsed time = 00:00:04, memory = 2381.43 (MB)
[12/07 21:22:03    231s] #    completing 30% with 26 violations
[12/07 21:22:03    231s] #    elapsed time = 00:00:05, memory = 2385.94 (MB)
[12/07 21:22:05    233s] #    completing 40% with 25 violations
[12/07 21:22:05    233s] #    elapsed time = 00:00:07, memory = 2381.68 (MB)
[12/07 21:22:06    234s] #    completing 50% with 19 violations
[12/07 21:22:06    234s] #    elapsed time = 00:00:08, memory = 2380.34 (MB)
[12/07 21:22:07    235s] #    completing 60% with 16 violations
[12/07 21:22:07    235s] #    elapsed time = 00:00:10, memory = 2381.16 (MB)
[12/07 21:22:09    237s] #    completing 70% with 17 violations
[12/07 21:22:09    237s] #    elapsed time = 00:00:11, memory = 2381.81 (MB)
[12/07 21:22:10    238s] #    completing 80% with 1 violations
[12/07 21:22:10    238s] #    elapsed time = 00:00:12, memory = 2383.09 (MB)
[12/07 21:22:11    239s] #    completing 90% with 2 violations
[12/07 21:22:11    239s] #    elapsed time = 00:00:13, memory = 2380.90 (MB)
[12/07 21:22:13    241s] #    completing 100% with 3 violations
[12/07 21:22:13    241s] #    elapsed time = 00:00:15, memory = 2378.99 (MB)
[12/07 21:22:13    241s] ### Routing stats: routing = 10.88% drc-check-only = 7.17%
[12/07 21:22:13    241s] #   number of violations = 3
[12/07 21:22:13    241s] #
[12/07 21:22:13    241s] #    By Layer and Type :
[12/07 21:22:13    241s] #	          Short   Totals
[12/07 21:22:13    241s] #	M1            0        0
[12/07 21:22:13    241s] #	M2            0        0
[12/07 21:22:13    241s] #	M3            0        0
[12/07 21:22:13    241s] #	M4            3        3
[12/07 21:22:13    241s] #	Totals        3        3
[12/07 21:22:13    241s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2345.75 (MB), peak = 2542.76 (MB)
[12/07 21:22:13    241s] #start 1st optimization iteration ...
[12/07 21:22:13    241s] ### Routing stats: routing = 10.88% drc-check-only = 7.17%
[12/07 21:22:13    241s] #   number of violations = 0
[12/07 21:22:13    241s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2346.81 (MB), peak = 2542.76 (MB)
[12/07 21:22:13    241s] #Complete Detail Routing.
[12/07 21:22:13    241s] #Total number of nets with non-default rule or having extra spacing = 115
[12/07 21:22:13    241s] #Total wire length = 24222 um.
[12/07 21:22:13    241s] #Total half perimeter of net bounding box = 16807 um.
[12/07 21:22:13    241s] #Total wire length on LAYER M1 = 15 um.
[12/07 21:22:13    241s] #Total wire length on LAYER M2 = 1583 um.
[12/07 21:22:13    241s] #Total wire length on LAYER M3 = 11843 um.
[12/07 21:22:13    241s] #Total wire length on LAYER M4 = 10748 um.
[12/07 21:22:13    241s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:22:13    241s] #Total wire length on LAYER M6 = 0 um.
[12/07 21:22:13    241s] #Total wire length on LAYER M7 = 33 um.
[12/07 21:22:13    241s] #Total wire length on LAYER M8 = 0 um.
[12/07 21:22:13    241s] #Total wire length on LAYER M9 = 0 um.
[12/07 21:22:13    241s] #Total wire length on LAYER AP = 0 um.
[12/07 21:22:13    241s] #Total number of vias = 8825
[12/07 21:22:13    241s] #Total number of multi-cut vias = 111 (  1.3%)
[12/07 21:22:13    241s] #Total number of single cut vias = 8714 ( 98.7%)
[12/07 21:22:13    241s] #Up-Via Summary (total 8825):
[12/07 21:22:13    241s] #                   single-cut          multi-cut      Total
[12/07 21:22:13    241s] #-----------------------------------------------------------
[12/07 21:22:13    241s] # M1              3256 ( 96.7%)       111 (  3.3%)       3367
[12/07 21:22:13    241s] # M2              2939 (100.0%)         0 (  0.0%)       2939
[12/07 21:22:13    241s] # M3              2513 (100.0%)         0 (  0.0%)       2513
[12/07 21:22:13    241s] # M4                 2 (100.0%)         0 (  0.0%)          2
[12/07 21:22:13    241s] # M5                 2 (100.0%)         0 (  0.0%)          2
[12/07 21:22:13    241s] # M6                 2 (100.0%)         0 (  0.0%)          2
[12/07 21:22:13    241s] #-----------------------------------------------------------
[12/07 21:22:13    241s] #                 8714 ( 98.7%)       111 (  1.3%)       8825 
[12/07 21:22:13    241s] #
[12/07 21:22:13    241s] #Total number of DRC violations = 0
[12/07 21:22:13    241s] ### Time Record (Detail Routing) is uninstalled.
[12/07 21:22:13    241s] #Cpu time = 00:00:15
[12/07 21:22:13    241s] #Elapsed time = 00:00:15
[12/07 21:22:13    241s] #Increased memory = 4.34 (MB)
[12/07 21:22:13    241s] #Total memory = 2346.81 (MB)
[12/07 21:22:13    241s] #Peak memory = 2542.76 (MB)
[12/07 21:22:13    241s] #Skip updating routing design signature in db-snapshot flow
[12/07 21:22:13    241s] #detailRoute Statistics:
[12/07 21:22:13    241s] #Cpu time = 00:00:15
[12/07 21:22:13    241s] #Elapsed time = 00:00:15
[12/07 21:22:13    241s] #Increased memory = 4.42 (MB)
[12/07 21:22:13    241s] #Total memory = 2346.81 (MB)
[12/07 21:22:13    241s] #Peak memory = 2542.76 (MB)
[12/07 21:22:13    241s] ### Time Record (DB Export) is installed.
[12/07 21:22:13    241s] ### export design design signature (12): route=1103059769 fixed_route=115925706 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1873162841 dirty_area=0 del_dirty_area=0 cell=917980271 placement=543354872 pin_access=761553521 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:22:13    241s] ### Time Record (DB Export) is uninstalled.
[12/07 21:22:13    241s] ### Time Record (Post Callback) is installed.
[12/07 21:22:13    241s] ### Time Record (Post Callback) is uninstalled.
[12/07 21:22:13    241s] #
[12/07 21:22:13    241s] #globalDetailRoute statistics:
[12/07 21:22:13    241s] #Cpu time = 00:00:23
[12/07 21:22:13    241s] #Elapsed time = 00:00:23
[12/07 21:22:13    241s] #Increased memory = 7.50 (MB)
[12/07 21:22:13    241s] #Total memory = 2352.25 (MB)
[12/07 21:22:13    241s] #Peak memory = 2542.76 (MB)
[12/07 21:22:13    241s] #Number of warnings = 0
[12/07 21:22:13    241s] #Total number of warnings = 1
[12/07 21:22:13    241s] #Number of fails = 0
[12/07 21:22:13    241s] #Total number of fails = 0
[12/07 21:22:13    241s] #Complete globalDetailRoute on Sat Dec  7 21:22:13 2024
[12/07 21:22:13    241s] #
[12/07 21:22:13    241s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=761553521 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:22:13    241s] ### Time Record (globalDetailRoute) is uninstalled.
[12/07 21:22:13    241s] ### 
[12/07 21:22:13    241s] ###   Scalability Statistics
[12/07 21:22:13    241s] ### 
[12/07 21:22:13    241s] ### --------------------------------+----------------+----------------+----------------+
[12/07 21:22:13    241s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/07 21:22:13    241s] ### --------------------------------+----------------+----------------+----------------+
[12/07 21:22:13    241s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/07 21:22:13    241s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/07 21:22:13    241s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/07 21:22:13    241s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/07 21:22:13    241s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/07 21:22:13    241s] ###   Cell Pin Access               |        00:00:03|        00:00:03|             1.0|
[12/07 21:22:13    241s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[12/07 21:22:13    241s] ###   Detail Routing                |        00:00:15|        00:00:15|             1.0|
[12/07 21:22:13    241s] ###   Line Assignment               |        00:00:02|        00:00:02|             1.0|
[12/07 21:22:13    241s] ###   Entire Command                |        00:00:23|        00:00:23|             1.0|
[12/07 21:22:13    241s] ### --------------------------------+----------------+----------------+----------------+
[12/07 21:22:13    241s] ### 
[12/07 21:22:13    241s] % End globalDetailRoute (date=12/07 21:22:13, total cpu=0:00:23.0, real=0:00:23.0, peak res=2385.2M, current mem=2351.3M)
[12/07 21:22:13    241s]         NanoRoute done. (took cpu=0:00:23.0 real=0:00:23.0)
[12/07 21:22:13    241s]       Clock detailed routing done.
[12/07 21:22:13    241s] Skipping check of guided vs. routed net lengths.
[12/07 21:22:13    241s] Set FIXED routing status on 115 net(s)
[12/07 21:22:13    241s] Set FIXED placed status on 114 instance(s)
[12/07 21:22:13    241s]       Route Remaining Unrouted Nets...
[12/07 21:22:13    241s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/07 21:22:13    241s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2684.8M, EPOCH TIME: 1733624533.376423
[12/07 21:22:13    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:13    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:13    241s] All LLGs are deleted
[12/07 21:22:13    241s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:13    241s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:13    241s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2684.8M, EPOCH TIME: 1733624533.376507
[12/07 21:22:13    241s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2654.4M, EPOCH TIME: 1733624533.376951
[12/07 21:22:13    241s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2654.4M, EPOCH TIME: 1733624533.377048
[12/07 21:22:13    241s] ### Creating LA Mngr. totSessionCpu=0:04:01 mem=2654.4M
[12/07 21:22:13    241s] ### Creating LA Mngr, finished. totSessionCpu=0:04:01 mem=2654.4M
[12/07 21:22:13    241s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2654.38 MB )
[12/07 21:22:13    241s] (I)      ==================== Layers =====================
[12/07 21:22:13    241s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:22:13    241s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:22:13    241s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:22:13    241s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:22:13    241s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:22:13    241s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:22:13    241s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:22:13    241s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:22:13    241s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:22:13    241s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:22:13    241s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:22:13    241s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:22:13    241s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:22:13    241s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:22:13    241s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:22:13    241s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:22:13    241s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:22:13    241s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:22:13    241s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:22:13    241s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:22:13    241s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:22:13    241s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:22:13    241s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:22:13    241s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:22:13    241s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:22:13    241s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:22:13    241s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:22:13    241s] (I)      Started Import and model ( Curr Mem: 2654.38 MB )
[12/07 21:22:13    241s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:22:13    241s] (I)      == Non-default Options ==
[12/07 21:22:13    241s] (I)      Maximum routing layer                              : 10
[12/07 21:22:13    241s] (I)      Number of threads                                  : 1
[12/07 21:22:13    241s] (I)      Method to set GCell size                           : row
[12/07 21:22:13    241s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:22:13    241s] (I)      Use row-based GCell size
[12/07 21:22:13    241s] (I)      Use row-based GCell align
[12/07 21:22:13    241s] (I)      layer 0 area = 168000
[12/07 21:22:13    241s] (I)      layer 1 area = 208000
[12/07 21:22:13    241s] (I)      layer 2 area = 208000
[12/07 21:22:13    241s] (I)      layer 3 area = 208000
[12/07 21:22:13    241s] (I)      layer 4 area = 208000
[12/07 21:22:13    241s] (I)      layer 5 area = 208000
[12/07 21:22:13    241s] (I)      layer 6 area = 208000
[12/07 21:22:13    241s] (I)      layer 7 area = 2259999
[12/07 21:22:13    241s] (I)      layer 8 area = 2259999
[12/07 21:22:13    241s] (I)      layer 9 area = 0
[12/07 21:22:13    241s] (I)      GCell unit size   : 3600
[12/07 21:22:13    241s] (I)      GCell multiplier  : 1
[12/07 21:22:13    241s] (I)      GCell row height  : 3600
[12/07 21:22:13    241s] (I)      Actual row height : 3600
[12/07 21:22:13    241s] (I)      GCell align ref   : 4000 4000
[12/07 21:22:13    241s] [NR-eGR] Track table information for default rule: 
[12/07 21:22:13    241s] [NR-eGR] M1 has single uniform track structure
[12/07 21:22:13    241s] [NR-eGR] M2 has single uniform track structure
[12/07 21:22:13    241s] [NR-eGR] M3 has single uniform track structure
[12/07 21:22:13    241s] [NR-eGR] M4 has single uniform track structure
[12/07 21:22:13    241s] [NR-eGR] M5 has single uniform track structure
[12/07 21:22:13    241s] [NR-eGR] M6 has single uniform track structure
[12/07 21:22:13    241s] [NR-eGR] M7 has single uniform track structure
[12/07 21:22:13    241s] [NR-eGR] M8 has single uniform track structure
[12/07 21:22:13    241s] [NR-eGR] M9 has single uniform track structure
[12/07 21:22:13    241s] [NR-eGR] AP has single uniform track structure
[12/07 21:22:13    241s] (I)      ================= Default via =================
[12/07 21:22:13    241s] (I)      +---+--------------------+--------------------+
[12/07 21:22:13    241s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/07 21:22:13    241s] (I)      +---+--------------------+--------------------+
[12/07 21:22:13    241s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/07 21:22:13    241s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/07 21:22:13    241s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/07 21:22:13    241s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/07 21:22:13    241s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/07 21:22:13    241s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/07 21:22:13    241s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/07 21:22:13    241s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/07 21:22:13    241s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/07 21:22:13    241s] (I)      +---+--------------------+--------------------+
[12/07 21:22:13    241s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:22:13    241s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:22:13    241s] [NR-eGR] Read 0 clock shapes
[12/07 21:22:13    241s] [NR-eGR] Read 0 other shapes
[12/07 21:22:13    241s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:22:13    241s] [NR-eGR] #Instance Blockages : 3552
[12/07 21:22:13    241s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:22:13    241s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:22:13    241s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:22:13    241s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:22:13    241s] [NR-eGR] #Other Blockages    : 0
[12/07 21:22:13    241s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:22:13    241s] [NR-eGR] Num Prerouted Nets = 115  Num Prerouted Wires = 8645
[12/07 21:22:13    241s] [NR-eGR] Read 7284 nets ( ignored 115 )
[12/07 21:22:13    241s] (I)      early_global_route_priority property id does not exist.
[12/07 21:22:13    241s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=8645  Num CS=0
[12/07 21:22:13    241s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 3783
[12/07 21:22:13    241s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 4238
[12/07 21:22:13    241s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 619
[12/07 21:22:13    242s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 2
[12/07 21:22:14    242s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 2
[12/07 21:22:14    242s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 1
[12/07 21:22:14    242s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:22:14    242s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:22:14    242s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:22:14    242s] (I)      Number of ignored nets                =    115
[12/07 21:22:14    242s] (I)      Number of connected nets              =      0
[12/07 21:22:14    242s] (I)      Number of fixed nets                  =    115.  Ignored: Yes
[12/07 21:22:14    242s] (I)      Number of clock nets                  =    115.  Ignored: No
[12/07 21:22:14    242s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:22:14    242s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:22:14    242s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:22:14    242s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:22:14    242s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:22:14    242s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:22:14    242s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:22:14    242s] (I)      Ndr track 0 does not exist
[12/07 21:22:14    242s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:22:14    242s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:22:14    242s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:22:14    242s] (I)      Site width          :   400  (dbu)
[12/07 21:22:14    242s] (I)      Row height          :  3600  (dbu)
[12/07 21:22:14    242s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:22:14    242s] (I)      GCell width         :  3600  (dbu)
[12/07 21:22:14    242s] (I)      GCell height        :  3600  (dbu)
[12/07 21:22:14    242s] (I)      Grid                :   834   834    10
[12/07 21:22:14    242s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:22:14    242s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:22:14    242s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:22:14    242s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:22:14    242s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:22:14    242s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:22:14    242s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:22:14    242s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:22:14    242s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:22:14    242s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:22:14    242s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:22:14    242s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:22:14    242s] (I)      --------------------------------------------------------
[12/07 21:22:14    242s] 
[12/07 21:22:14    242s] [NR-eGR] ============ Routing rule table ============
[12/07 21:22:14    242s] [NR-eGR] Rule id: 1  Nets: 7169
[12/07 21:22:14    242s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:22:14    242s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:22:14    242s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:22:14    242s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:22:14    242s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:22:14    242s] [NR-eGR] ========================================
[12/07 21:22:14    242s] [NR-eGR] 
[12/07 21:22:14    242s] (I)      =============== Blocked Tracks ===============
[12/07 21:22:14    242s] (I)      +-------+---------+----------+---------------+
[12/07 21:22:14    242s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:22:14    242s] (I)      +-------+---------+----------+---------------+
[12/07 21:22:14    242s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:22:14    242s] (I)      |     2 | 6255000 |  1877825 |        30.02% |
[12/07 21:22:14    242s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 21:22:14    242s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:22:14    242s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 21:22:14    242s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 21:22:14    242s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:22:14    242s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:22:14    242s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:22:14    242s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:22:14    242s] (I)      +-------+---------+----------+---------------+
[12/07 21:22:14    242s] (I)      Finished Import and model ( CPU: 0.78 sec, Real: 0.78 sec, Curr Mem: 2792.25 MB )
[12/07 21:22:14    242s] (I)      Reset routing kernel
[12/07 21:22:14    242s] (I)      Started Global Routing ( Curr Mem: 2792.25 MB )
[12/07 21:22:14    242s] (I)      totalPins=23361  totalGlobalPin=22943 (98.21%)
[12/07 21:22:14    242s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 21:22:14    242s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1a Route ============
[12/07 21:22:14    242s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:22:14    242s] (I)      Usage: 199409 = (8181 H, 191228 V) = (0.13% H, 12.23% V) = (1.473e+04um H, 3.442e+05um V)
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1b Route ============
[12/07 21:22:14    242s] (I)      Usage: 199409 = (8181 H, 191228 V) = (0.13% H, 12.23% V) = (1.473e+04um H, 3.442e+05um V)
[12/07 21:22:14    242s] (I)      Overflow of layer group 1: 0.00% H + 0.33% V. EstWL: 3.589362e+05um
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1c Route ============
[12/07 21:22:14    242s] (I)      Level2 Grid: 167 x 167
[12/07 21:22:14    242s] (I)      Usage: 199427 = (8199 H, 191228 V) = (0.13% H, 12.23% V) = (1.476e+04um H, 3.442e+05um V)
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1d Route ============
[12/07 21:22:14    242s] (I)      Usage: 199427 = (8199 H, 191228 V) = (0.13% H, 12.23% V) = (1.476e+04um H, 3.442e+05um V)
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1e Route ============
[12/07 21:22:14    242s] (I)      Usage: 199427 = (8199 H, 191228 V) = (0.13% H, 12.23% V) = (1.476e+04um H, 3.442e+05um V)
[12/07 21:22:14    242s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.589686e+05um
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1l Route ============
[12/07 21:22:14    242s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/07 21:22:14    242s] [NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1a Route ============
[12/07 21:22:14    242s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:22:14    242s] (I)      Usage: 343429 = (143541 H, 199888 V) = (2.30% H, 4.99% V) = (2.584e+05um H, 3.598e+05um V)
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1b Route ============
[12/07 21:22:14    242s] (I)      Usage: 343429 = (143541 H, 199888 V) = (2.30% H, 4.99% V) = (2.584e+05um H, 3.598e+05um V)
[12/07 21:22:14    242s] (I)      Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.181722e+05um
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1c Route ============
[12/07 21:22:14    242s] (I)      Level2 Grid: 167 x 167
[12/07 21:22:14    242s] (I)      Usage: 343473 = (143585 H, 199888 V) = (2.30% H, 4.99% V) = (2.585e+05um H, 3.598e+05um V)
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1d Route ============
[12/07 21:22:14    242s] (I)      Usage: 343473 = (143585 H, 199888 V) = (2.30% H, 4.99% V) = (2.585e+05um H, 3.598e+05um V)
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1e Route ============
[12/07 21:22:14    242s] (I)      Usage: 343473 = (143585 H, 199888 V) = (2.30% H, 4.99% V) = (2.585e+05um H, 3.598e+05um V)
[12/07 21:22:14    242s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.182514e+05um
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1l Route ============
[12/07 21:22:14    242s] (I)      total 2D Cap : 34342068 = (17412463 H, 16929605 V)
[12/07 21:22:14    242s] [NR-eGR] Layer group 3: route 5985 net(s) in layer range [2, 10]
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1a Route ============
[12/07 21:22:14    242s] (I)      Usage: 496949 = (209099 H, 287850 V) = (1.20% H, 1.70% V) = (3.764e+05um H, 5.181e+05um V)
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1b Route ============
[12/07 21:22:14    242s] (I)      Usage: 496949 = (209099 H, 287850 V) = (1.20% H, 1.70% V) = (3.764e+05um H, 5.181e+05um V)
[12/07 21:22:14    242s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.945082e+05um
[12/07 21:22:14    242s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:22:14    242s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1c Route ============
[12/07 21:22:14    242s] (I)      Usage: 496949 = (209099 H, 287850 V) = (1.20% H, 1.70% V) = (3.764e+05um H, 5.181e+05um V)
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1d Route ============
[12/07 21:22:14    242s] (I)      Usage: 496949 = (209099 H, 287850 V) = (1.20% H, 1.70% V) = (3.764e+05um H, 5.181e+05um V)
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1e Route ============
[12/07 21:22:14    242s] (I)      Usage: 496949 = (209099 H, 287850 V) = (1.20% H, 1.70% V) = (3.764e+05um H, 5.181e+05um V)
[12/07 21:22:14    242s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.945082e+05um
[12/07 21:22:14    242s] (I)      
[12/07 21:22:14    242s] (I)      ============  Phase 1l Route ============
[12/07 21:22:14    242s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 21:22:14    242s] (I)      Layer  2:    5558310     67399         3       63936     6188562    ( 1.02%) 
[12/07 21:22:14    242s] (I)      Layer  3:    5717469     83338         3           0     6252498    ( 0.00%) 
[12/07 21:22:14    242s] (I)      Layer  4:    5655432     51263         0           0     6252498    ( 0.00%) 
[12/07 21:22:14    242s] (I)      Layer  5:    4127728      4500        44           0     6252498    ( 0.00%) 
[12/07 21:22:14    242s] (I)      Layer  6:    4332235     12393        25           0     6252498    ( 0.00%) 
[12/07 21:22:14    242s] (I)      Layer  7:    6246667    150412         0           0     6252498    ( 0.00%) 
[12/07 21:22:14    242s] (I)      Layer  8:    1561875    191631        96           0     1563124    ( 0.00%) 
[12/07 21:22:14    242s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/07 21:22:14    242s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 21:22:14    242s] (I)      Total:      34953181    560936       171      203264    40630355    ( 0.50%) 
[12/07 21:22:14    243s] (I)      
[12/07 21:22:14    243s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:22:14    243s] [NR-eGR]                        OverCon           OverCon            
[12/07 21:22:14    243s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/07 21:22:14    243s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/07 21:22:14    243s] [NR-eGR] ---------------------------------------------------------------
[12/07 21:22:14    243s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:22:14    243s] [NR-eGR]      M2 ( 2)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:22:14    243s] [NR-eGR]      M3 ( 3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:22:14    243s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:22:14    243s] [NR-eGR]      M5 ( 5)        43( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/07 21:22:14    243s] [NR-eGR]      M6 ( 6)        24( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:22:14    243s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:22:14    243s] [NR-eGR]      M8 ( 8)        92( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/07 21:22:14    243s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:22:14    243s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:22:14    243s] [NR-eGR] ---------------------------------------------------------------
[12/07 21:22:14    243s] [NR-eGR]        Total       164( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:22:14    243s] [NR-eGR] 
[12/07 21:22:14    243s] (I)      Finished Global Routing ( CPU: 0.76 sec, Real: 0.77 sec, Curr Mem: 2792.25 MB )
[12/07 21:22:15    243s] (I)      total 2D Cap : 35029153 = (17696835 H, 17332318 V)
[12/07 21:22:15    243s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:22:15    243s] (I)      ============= Track Assignment ============
[12/07 21:22:15    243s] (I)      Started Track Assignment (1T) ( Curr Mem: 2792.25 MB )
[12/07 21:22:15    243s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:22:15    243s] (I)      Run Multi-thread track assignment
[12/07 21:22:15    243s] (I)      Finished Track Assignment (1T) ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2804.19 MB )
[12/07 21:22:15    243s] (I)      Started Export ( Curr Mem: 2804.19 MB )
[12/07 21:22:15    243s] [NR-eGR]             Length (um)   Vias 
[12/07 21:22:15    243s] [NR-eGR] -------------------------------
[12/07 21:22:15    243s] [NR-eGR]  M1  (1H)            15  26728 
[12/07 21:22:15    243s] [NR-eGR]  M2  (2V)        100304  37097 
[12/07 21:22:15    243s] [NR-eGR]  M3  (3H)        122128   8351 
[12/07 21:22:15    243s] [NR-eGR]  M4  (4V)         67866   3250 
[12/07 21:22:15    243s] [NR-eGR]  M5  (5H)          3740   2811 
[12/07 21:22:15    243s] [NR-eGR]  M6  (6V)         19041   2871 
[12/07 21:22:15    243s] [NR-eGR]  M7  (7H)        264871   1264 
[12/07 21:22:15    243s] [NR-eGR]  M8  (8V)        344941      0 
[12/07 21:22:15    243s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:22:15    243s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:22:15    243s] [NR-eGR] -------------------------------
[12/07 21:22:15    243s] [NR-eGR]      Total       922906  82372 
[12/07 21:22:15    243s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:22:15    243s] [NR-eGR] Total half perimeter of net bounding box: 910873um
[12/07 21:22:15    243s] [NR-eGR] Total length: 922906um, number of vias: 82372
[12/07 21:22:15    243s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:22:15    243s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/07 21:22:15    243s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:22:15    243s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2804.19 MB )
[12/07 21:22:15    243s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.10 sec, Real: 2.11 sec, Curr Mem: 2693.19 MB )
[12/07 21:22:15    243s] (I)      ======================================== Runtime Summary ========================================
[12/07 21:22:15    243s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 21:22:15    243s] (I)      -------------------------------------------------------------------------------------------------
[12/07 21:22:15    243s] (I)       Early Global Route kernel                   100.00%  132.68 sec  134.79 sec  2.11 sec  2.10 sec 
[12/07 21:22:15    243s] (I)       +-Import and model                           37.02%  132.69 sec  133.47 sec  0.78 sec  0.78 sec 
[12/07 21:22:15    243s] (I)       | +-Create place DB                           0.92%  132.69 sec  132.70 sec  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)       | | +-Import place data                       0.91%  132.69 sec  132.70 sec  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)       | | | +-Read instances and placement          0.27%  132.69 sec  132.69 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | | +-Read nets                             0.64%  132.69 sec  132.70 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | +-Create route DB                          33.49%  132.70 sec  133.41 sec  0.71 sec  0.70 sec 
[12/07 21:22:15    243s] (I)       | | +-Import route data (1T)                 33.48%  132.70 sec  133.41 sec  0.71 sec  0.70 sec 
[12/07 21:22:15    243s] (I)       | | | +-Read blockages ( Layer 2-10 )        10.77%  132.71 sec  132.93 sec  0.23 sec  0.23 sec 
[12/07 21:22:15    243s] (I)       | | | | +-Read routing blockages              0.00%  132.71 sec  132.71 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | | +-Read instance blockages             0.06%  132.71 sec  132.71 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | | +-Read PG blockages                  10.67%  132.71 sec  132.93 sec  0.23 sec  0.22 sec 
[12/07 21:22:15    243s] (I)       | | | | +-Read clock blockages                0.00%  132.93 sec  132.93 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | | +-Read other blockages                0.00%  132.93 sec  132.93 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | | +-Read halo blockages                 0.01%  132.93 sec  132.93 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | | +-Read boundary cut boxes             0.00%  132.93 sec  132.93 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | +-Read blackboxes                       0.00%  132.93 sec  132.93 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | +-Read prerouted                        0.11%  132.93 sec  132.94 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | +-Read unlegalized nets                 0.04%  132.94 sec  132.94 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | +-Read nets                             0.12%  132.94 sec  132.94 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | +-Set up via pillars                    0.00%  132.94 sec  132.94 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | +-Initialize 3D grid graph              0.77%  132.94 sec  132.96 sec  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)       | | | +-Model blockage capacity              21.45%  132.96 sec  133.41 sec  0.45 sec  0.45 sec 
[12/07 21:22:15    243s] (I)       | | | | +-Initialize 3D capacity             20.33%  132.96 sec  133.39 sec  0.43 sec  0.43 sec 
[12/07 21:22:15    243s] (I)       | +-Read aux data                             0.00%  133.41 sec  133.41 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | +-Others data preparation                   0.09%  133.41 sec  133.41 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | +-Create route kernel                       2.46%  133.41 sec  133.46 sec  0.05 sec  0.05 sec 
[12/07 21:22:15    243s] (I)       +-Global Routing                             36.28%  133.47 sec  134.23 sec  0.77 sec  0.76 sec 
[12/07 21:22:15    243s] (I)       | +-Initialization                            0.31%  133.47 sec  133.47 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | +-Net group 1                               7.22%  133.47 sec  133.62 sec  0.15 sec  0.15 sec 
[12/07 21:22:15    243s] (I)       | | +-Generate topology                       0.01%  133.47 sec  133.47 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1a                                1.16%  133.50 sec  133.53 sec  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)       | | | +-Pattern routing (1T)                  0.64%  133.50 sec  133.52 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.51%  133.52 sec  133.53 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1b                                0.51%  133.53 sec  133.54 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | | +-Monotonic routing (1T)                0.41%  133.53 sec  133.54 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1c                                1.38%  133.54 sec  133.57 sec  0.03 sec  0.03 sec 
[12/07 21:22:15    243s] (I)       | | | +-Two level Routing                     1.38%  133.54 sec  133.57 sec  0.03 sec  0.03 sec 
[12/07 21:22:15    243s] (I)       | | | | +-Two Level Routing (Regular)         0.99%  133.54 sec  133.57 sec  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  133.57 sec  133.57 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1d                                0.36%  133.57 sec  133.58 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | | +-Detoured routing (1T)                 0.36%  133.57 sec  133.58 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1e                                0.10%  133.58 sec  133.58 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | +-Route legalization                    0.00%  133.58 sec  133.58 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1l                                2.22%  133.58 sec  133.62 sec  0.05 sec  0.05 sec 
[12/07 21:22:15    243s] (I)       | | | +-Layer assignment (1T)                 2.22%  133.58 sec  133.62 sec  0.05 sec  0.05 sec 
[12/07 21:22:15    243s] (I)       | +-Net group 2                               8.10%  133.63 sec  133.80 sec  0.17 sec  0.17 sec 
[12/07 21:22:15    243s] (I)       | | +-Generate topology                       0.01%  133.63 sec  133.63 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1a                                1.13%  133.66 sec  133.68 sec  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)       | | | +-Pattern routing (1T)                  0.73%  133.66 sec  133.67 sec  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.39%  133.67 sec  133.68 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1b                                0.54%  133.68 sec  133.69 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | | +-Monotonic routing (1T)                0.44%  133.68 sec  133.69 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1c                                2.08%  133.69 sec  133.74 sec  0.04 sec  0.04 sec 
[12/07 21:22:15    243s] (I)       | | | +-Two level Routing                     2.08%  133.69 sec  133.74 sec  0.04 sec  0.04 sec 
[12/07 21:22:15    243s] (I)       | | | | +-Two Level Routing (Regular)         1.47%  133.70 sec  133.73 sec  0.03 sec  0.03 sec 
[12/07 21:22:15    243s] (I)       | | | | +-Two Level Routing (Strong)          0.39%  133.73 sec  133.74 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1d                                0.55%  133.74 sec  133.75 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | | +-Detoured routing (1T)                 0.54%  133.74 sec  133.75 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1e                                0.14%  133.75 sec  133.75 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | +-Route legalization                    0.05%  133.75 sec  133.75 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | | +-Legalize Blockage Violations        0.05%  133.75 sec  133.75 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1l                                2.18%  133.75 sec  133.80 sec  0.05 sec  0.05 sec 
[12/07 21:22:15    243s] (I)       | | | +-Layer assignment (1T)                 2.18%  133.75 sec  133.80 sec  0.05 sec  0.05 sec 
[12/07 21:22:15    243s] (I)       | +-Net group 3                              14.08%  133.80 sec  134.09 sec  0.30 sec  0.30 sec 
[12/07 21:22:15    243s] (I)       | | +-Generate topology                       0.41%  133.80 sec  133.80 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1a                                1.83%  133.87 sec  133.91 sec  0.04 sec  0.04 sec 
[12/07 21:22:15    243s] (I)       | | | +-Pattern routing (1T)                  1.51%  133.87 sec  133.91 sec  0.03 sec  0.03 sec 
[12/07 21:22:15    243s] (I)       | | | +-Add via demand to 2D                  0.30%  133.91 sec  133.91 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1b                                0.10%  133.91 sec  133.91 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1c                                0.00%  133.91 sec  133.91 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1d                                0.00%  133.91 sec  133.91 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1e                                0.10%  133.91 sec  133.92 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | | +-Route legalization                    0.00%  133.91 sec  133.91 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | | +-Phase 1l                                8.34%  133.92 sec  134.09 sec  0.18 sec  0.18 sec 
[12/07 21:22:15    243s] (I)       | | | +-Layer assignment (1T)                 5.68%  133.97 sec  134.09 sec  0.12 sec  0.12 sec 
[12/07 21:22:15    243s] (I)       | +-Clean cong LA                             0.00%  134.09 sec  134.09 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       +-Export 3D cong map                          9.52%  134.23 sec  134.43 sec  0.20 sec  0.20 sec 
[12/07 21:22:15    243s] (I)       | +-Export 2D cong map                        0.77%  134.42 sec  134.43 sec  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)       +-Extract Global 3D Wires                     0.30%  134.43 sec  134.44 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       +-Track Assignment (1T)                      13.50%  134.44 sec  134.72 sec  0.28 sec  0.28 sec 
[12/07 21:22:15    243s] (I)       | +-Initialization                            0.03%  134.44 sec  134.44 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       | +-Track Assignment Kernel                  13.36%  134.44 sec  134.72 sec  0.28 sec  0.28 sec 
[12/07 21:22:15    243s] (I)       | +-Free Memory                               0.00%  134.72 sec  134.72 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       +-Export                                      2.45%  134.72 sec  134.78 sec  0.05 sec  0.05 sec 
[12/07 21:22:15    243s] (I)       | +-Export DB wires                           1.51%  134.72 sec  134.76 sec  0.03 sec  0.03 sec 
[12/07 21:22:15    243s] (I)       | | +-Export all nets                         1.17%  134.73 sec  134.75 sec  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)       | | +-Set wire vias                           0.25%  134.75 sec  134.76 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | +-Report wirelength                         0.46%  134.76 sec  134.76 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | +-Update net boxes                          0.47%  134.77 sec  134.77 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)       | +-Update timing                             0.00%  134.78 sec  134.78 sec  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)       +-Postprocess design                          0.35%  134.78 sec  134.78 sec  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)      ======================= Summary by functions ========================
[12/07 21:22:15    243s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:22:15    243s] (I)      ---------------------------------------------------------------------
[12/07 21:22:15    243s] (I)        0  Early Global Route kernel           100.00%  2.11 sec  2.10 sec 
[12/07 21:22:15    243s] (I)        1  Import and model                     37.02%  0.78 sec  0.78 sec 
[12/07 21:22:15    243s] (I)        1  Global Routing                       36.28%  0.77 sec  0.76 sec 
[12/07 21:22:15    243s] (I)        1  Track Assignment (1T)                13.50%  0.28 sec  0.28 sec 
[12/07 21:22:15    243s] (I)        1  Export 3D cong map                    9.52%  0.20 sec  0.20 sec 
[12/07 21:22:15    243s] (I)        1  Export                                2.45%  0.05 sec  0.05 sec 
[12/07 21:22:15    243s] (I)        1  Postprocess design                    0.35%  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)        1  Extract Global 3D Wires               0.30%  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)        2  Create route DB                      33.49%  0.71 sec  0.70 sec 
[12/07 21:22:15    243s] (I)        2  Net group 3                          14.08%  0.30 sec  0.30 sec 
[12/07 21:22:15    243s] (I)        2  Track Assignment Kernel              13.36%  0.28 sec  0.28 sec 
[12/07 21:22:15    243s] (I)        2  Net group 2                           8.10%  0.17 sec  0.17 sec 
[12/07 21:22:15    243s] (I)        2  Net group 1                           7.22%  0.15 sec  0.15 sec 
[12/07 21:22:15    243s] (I)        2  Create route kernel                   2.46%  0.05 sec  0.05 sec 
[12/07 21:22:15    243s] (I)        2  Export DB wires                       1.51%  0.03 sec  0.03 sec 
[12/07 21:22:15    243s] (I)        2  Create place DB                       0.92%  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)        2  Export 2D cong map                    0.77%  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)        2  Update net boxes                      0.47%  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)        2  Report wirelength                     0.46%  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)        2  Initialization                        0.34%  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        3  Import route data (1T)               33.48%  0.71 sec  0.70 sec 
[12/07 21:22:15    243s] (I)        3  Phase 1l                             12.74%  0.27 sec  0.27 sec 
[12/07 21:22:15    243s] (I)        3  Phase 1a                              4.12%  0.09 sec  0.09 sec 
[12/07 21:22:15    243s] (I)        3  Phase 1c                              3.47%  0.07 sec  0.07 sec 
[12/07 21:22:15    243s] (I)        3  Export all nets                       1.17%  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)        3  Phase 1b                              1.14%  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)        3  Phase 1d                              0.91%  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)        3  Import place data                     0.91%  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)        3  Generate topology                     0.42%  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)        3  Phase 1e                              0.34%  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)        3  Set wire vias                         0.25%  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)        4  Model blockage capacity              21.45%  0.45 sec  0.45 sec 
[12/07 21:22:15    243s] (I)        4  Read blockages ( Layer 2-10 )        10.77%  0.23 sec  0.23 sec 
[12/07 21:22:15    243s] (I)        4  Layer assignment (1T)                10.07%  0.21 sec  0.21 sec 
[12/07 21:22:15    243s] (I)        4  Two level Routing                     3.46%  0.07 sec  0.07 sec 
[12/07 21:22:15    243s] (I)        4  Pattern routing (1T)                  2.88%  0.06 sec  0.06 sec 
[12/07 21:22:15    243s] (I)        4  Pattern Routing Avoiding Blockages    0.91%  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)        4  Detoured routing (1T)                 0.90%  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)        4  Monotonic routing (1T)                0.85%  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)        4  Initialize 3D grid graph              0.77%  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)        4  Read nets                             0.76%  0.02 sec  0.02 sec 
[12/07 21:22:15    243s] (I)        4  Add via demand to 2D                  0.30%  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)        4  Read instances and placement          0.27%  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)        4  Read prerouted                        0.11%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        4  Route legalization                    0.05%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        5  Initialize 3D capacity               20.33%  0.43 sec  0.43 sec 
[12/07 21:22:15    243s] (I)        5  Read PG blockages                    10.67%  0.23 sec  0.22 sec 
[12/07 21:22:15    243s] (I)        5  Two Level Routing (Regular)           2.46%  0.05 sec  0.05 sec 
[12/07 21:22:15    243s] (I)        5  Two Level Routing (Strong)            0.53%  0.01 sec  0.01 sec 
[12/07 21:22:15    243s] (I)        5  Read instance blockages               0.06%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        5  Legalize Blockage Violations          0.05%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:22:15    243s]       Route Remaining Unrouted Nets done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/07 21:22:15    243s]     Routing using NR in eGR->NR Step done.
[12/07 21:22:15    243s] Net route status summary:
[12/07 21:22:15    243s]   Clock:       115 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=115, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:22:15    243s]   Non-clock: 16783 (unrouted=9614, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9613, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:22:15    243s] 
[12/07 21:22:15    243s] CCOPT: Done with clock implementation routing.
[12/07 21:22:15    243s] 
[12/07 21:22:15    243s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:27.8 real=0:00:27.9)
[12/07 21:22:15    243s]   Clock implementation routing done.
[12/07 21:22:15    243s]   Leaving CCOpt scope - extractRC...
[12/07 21:22:15    243s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/07 21:22:15    243s] Extraction called for design 'torus_D_W32' of instances=6676 and nets=16898 using extraction engine 'preRoute' .
[12/07 21:22:15    243s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:22:15    243s] Type 'man IMPEXT-3530' for more detail.
[12/07 21:22:15    243s] PreRoute RC Extraction called for design torus_D_W32.
[12/07 21:22:15    243s] RC Extraction called in multi-corner(1) mode.
[12/07 21:22:15    243s] RCMode: PreRoute
[12/07 21:22:15    243s]       RC Corner Indexes            0   
[12/07 21:22:15    243s] Capacitance Scaling Factor   : 1.00000 
[12/07 21:22:15    243s] Resistance Scaling Factor    : 1.00000 
[12/07 21:22:15    243s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 21:22:15    243s] Clock Res. Scaling Factor    : 1.00000 
[12/07 21:22:15    243s] Shrink Factor                : 1.00000
[12/07 21:22:15    243s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 21:22:15    243s] Using capacitance table file ...
[12/07 21:22:15    243s] 
[12/07 21:22:15    243s] Trim Metal Layers:
[12/07 21:22:15    243s] LayerId::1 widthSet size::4
[12/07 21:22:15    243s] LayerId::2 widthSet size::4
[12/07 21:22:15    243s] LayerId::3 widthSet size::4
[12/07 21:22:15    243s] LayerId::4 widthSet size::4
[12/07 21:22:15    243s] LayerId::5 widthSet size::4
[12/07 21:22:15    243s] LayerId::6 widthSet size::4
[12/07 21:22:15    243s] LayerId::7 widthSet size::4
[12/07 21:22:15    243s] LayerId::8 widthSet size::4
[12/07 21:22:15    243s] LayerId::9 widthSet size::4
[12/07 21:22:15    243s] LayerId::10 widthSet size::2
[12/07 21:22:15    243s] Updating RC grid for preRoute extraction ...
[12/07 21:22:15    243s] eee: pegSigSF::1.070000
[12/07 21:22:15    243s] Initializing multi-corner capacitance tables ... 
[12/07 21:22:15    243s] Initializing multi-corner resistance tables ...
[12/07 21:22:15    243s] eee: l::1 avDens::0.110516 usedTrk::70005.722247 availTrk::633445.052004 sigTrk::70005.722247
[12/07 21:22:15    243s] eee: l::2 avDens::0.039487 usedTrk::5573.380563 availTrk::141145.551597 sigTrk::5573.380563
[12/07 21:22:15    243s] eee: l::3 avDens::0.040875 usedTrk::6809.433338 availTrk::166590.000000 sigTrk::6809.433338
[12/07 21:22:15    243s] eee: l::4 avDens::0.030283 usedTrk::3772.050831 availTrk::124560.000000 sigTrk::3772.050831
[12/07 21:22:15    243s] eee: l::5 avDens::0.002144 usedTrk::1361.311149 availTrk::635040.000000 sigTrk::1361.311149
[12/07 21:22:15    243s] eee: l::6 avDens::0.003483 usedTrk::2211.649760 availTrk::635040.000000 sigTrk::2211.649760
[12/07 21:22:15    243s] eee: l::7 avDens::0.053531 usedTrk::14809.805557 availTrk::276660.000000 sigTrk::14809.805557
[12/07 21:22:15    243s] eee: l::8 avDens::0.294726 usedTrk::19164.552777 availTrk::65025.000000 sigTrk::19164.552777
[12/07 21:22:15    243s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:22:15    243s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:22:15    243s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:22:15    243s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.378132 uaWl=0.311733 uaWlH=0.079164 aWlH=0.688267 lMod=0 pMax=0.809300 pMod=83 wcR=0.693800 newSi=0.222100 wHLS=3.222539 siPrev=0 viaL=0.000000 crit=0.992026 shortMod=4.960128 fMod=0.248006 
[12/07 21:22:15    243s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2667.188M)
[12/07 21:22:15    243s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/07 21:22:15    243s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 21:22:15    243s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:22:15    243s] End AAE Lib Interpolated Model. (MEM=2667.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:22:15    244s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:22:16    244s]   Clock DAG stats after routing clock trees:
[12/07 21:22:16    244s]     cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:22:16    244s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:22:16    244s]     misc counts      : r=1, pp=0
[12/07 21:22:16    244s]     cell areas       : b=366.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=366.120um^2
[12/07 21:22:16    244s]     cell capacitance : b=0.205pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.205pF
[12/07 21:22:16    244s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:22:16    244s]     wire capacitance : top=0.000pF, trunk=0.897pF, leaf=2.086pF, total=2.983pF
[12/07 21:22:16    244s]     wire lengths     : top=0.000um, trunk=8118.103um, leaf=16103.600um, total=24221.703um
[12/07 21:22:16    244s]     hp wire lengths  : top=0.000um, trunk=7498.200um, leaf=8679.400um, total=16177.600um
[12/07 21:22:16    244s]   Clock DAG net violations after routing clock trees:
[12/07 21:22:16    244s]     Remaining Transition : {count=8, worst=[0.008ns, 0.007ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.004ns sd=0.003ns sum=0.029ns
[12/07 21:22:16    244s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/07 21:22:16    244s]     Trunk : target=0.133ns count=33 avg=0.079ns sd=0.024ns min=0.026ns max=0.135ns {18 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:22:16    244s]     Leaf  : target=0.133ns count=82 avg=0.115ns sd=0.014ns min=0.075ns max=0.141ns {3 <= 0.080ns, 17 <= 0.106ns, 28 <= 0.120ns, 20 <= 0.126ns, 7 <= 0.133ns} {5 <= 0.140ns, 2 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:22:16    244s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/07 21:22:16    244s]      Bufs: CKBD4: 111 CKBD2: 3 
[12/07 21:22:16    244s]   Clock DAG hash after routing clock trees: 1759652211037781151 15528376513283496257
[12/07 21:22:16    244s]   CTS services accumulated run-time stats after routing clock trees:
[12/07 21:22:16    244s]     delay calculator: calls=23566, total_wall_time=0.738s, mean_wall_time=0.031ms
[12/07 21:22:16    244s]     legalizer: calls=10970, total_wall_time=0.241s, mean_wall_time=0.022ms
[12/07 21:22:16    244s]     steiner router: calls=20377, total_wall_time=3.196s, mean_wall_time=0.157ms
[12/07 21:22:16    244s]   Primary reporting skew groups after routing clock trees:
[12/07 21:22:16    244s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.534, avg=0.504, sd=0.014], skew [0.059 vs 0.058*], 99.6% {0.475, 0.534} (wid=0.030 ws=0.023) (gid=0.521 gs=0.066)
[12/07 21:22:16    244s]         min path sink: ys[0].xs[1].torus_switch_xy/e_out_data_reg_reg[10]/CP
[12/07 21:22:16    244s]         max path sink: ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 21:22:16    244s]   Skew group summary after routing clock trees:
[12/07 21:22:16    244s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.534, avg=0.504, sd=0.014], skew [0.059 vs 0.058*], 99.6% {0.475, 0.534} (wid=0.030 ws=0.023) (gid=0.521 gs=0.066)
[12/07 21:22:16    244s]   CCOpt::Phase::Routing done. (took cpu=0:00:28.4 real=0:00:28.5)
[12/07 21:22:16    244s]   CCOpt::Phase::PostConditioning...
[12/07 21:22:16    244s]   Leaving CCOpt scope - Initializing placement interface...
[12/07 21:22:16    244s] OPERPROF: Starting DPlace-Init at level 1, MEM:2714.9M, EPOCH TIME: 1733624536.066590
[12/07 21:22:16    244s] Processing tracks to init pin-track alignment.
[12/07 21:22:16    244s] z: 2, totalTracks: 1
[12/07 21:22:16    244s] z: 4, totalTracks: 1
[12/07 21:22:16    244s] z: 6, totalTracks: 1
[12/07 21:22:16    244s] z: 8, totalTracks: 1
[12/07 21:22:16    244s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:22:16    244s] All LLGs are deleted
[12/07 21:22:16    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:16    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:16    244s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2714.9M, EPOCH TIME: 1733624536.075898
[12/07 21:22:16    244s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2714.9M, EPOCH TIME: 1733624536.076197
[12/07 21:22:16    244s] # Building torus_D_W32 llgBox search-tree.
[12/07 21:22:16    244s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:22:16    244s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2714.9M, EPOCH TIME: 1733624536.077646
[12/07 21:22:16    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:16    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:16    244s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2714.9M, EPOCH TIME: 1733624536.078166
[12/07 21:22:16    244s] Max number of tech site patterns supported in site array is 256.
[12/07 21:22:16    244s] Core basic site is core
[12/07 21:22:16    244s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:22:16    244s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2714.9M, EPOCH TIME: 1733624536.093321
[12/07 21:22:16    244s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 21:22:16    244s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:22:16    244s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.153, REAL:0.153, MEM:2714.9M, EPOCH TIME: 1733624536.246787
[12/07 21:22:16    244s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:22:16    244s] SiteArray: use 31,911,936 bytes
[12/07 21:22:16    244s] SiteArray: current memory after site array memory allocation 2745.3M
[12/07 21:22:16    244s] SiteArray: FP blocked sites are writable
[12/07 21:22:16    244s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:22:16    244s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2745.3M, EPOCH TIME: 1733624536.303017
[12/07 21:22:17    245s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.575, REAL:1.578, MEM:2745.3M, EPOCH TIME: 1733624537.881360
[12/07 21:22:17    246s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:22:17    246s] Atter site array init, number of instance map data is 0.
[12/07 21:22:17    246s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.843, REAL:1.847, MEM:2745.3M, EPOCH TIME: 1733624537.924771
[12/07 21:22:17    246s] 
[12/07 21:22:17    246s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:22:17    246s] OPERPROF:     Starting CMU at level 3, MEM:2745.3M, EPOCH TIME: 1733624537.951207
[12/07 21:22:17    246s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2745.3M, EPOCH TIME: 1733624537.952524
[12/07 21:22:17    246s] 
[12/07 21:22:17    246s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:22:17    246s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.882, REAL:1.885, MEM:2745.3M, EPOCH TIME: 1733624537.962764
[12/07 21:22:17    246s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2745.3M, EPOCH TIME: 1733624537.962810
[12/07 21:22:17    246s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2761.3M, EPOCH TIME: 1733624537.963370
[12/07 21:22:17    246s] [CPU] DPlace-Init (cpu=0:00:01.9, real=0:00:01.0, mem=2761.3MB).
[12/07 21:22:17    246s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.902, REAL:1.906, MEM:2761.3M, EPOCH TIME: 1733624537.972475
[12/07 21:22:17    246s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/07 21:22:17    246s]   Removing CTS place status from clock tree and sinks.
[12/07 21:22:17    246s]   Removed CTS place status from 114 clock cells (out of 116 ) and 0 clock sinks (out of 0 ).
[12/07 21:22:17    246s]   Legalizer reserving space for clock trees
[12/07 21:22:17    246s]   PostConditioning...
[12/07 21:22:17    246s]     PostConditioning active optimizations:
[12/07 21:22:17    246s]      - DRV fixing with initial upsizing, sizing and buffering
[12/07 21:22:17    246s]      - Skew fixing with sizing
[12/07 21:22:17    246s]     
[12/07 21:22:17    246s]     Currently running CTS, using active skew data
[12/07 21:22:17    246s]     Reset bufferability constraints...
[12/07 21:22:17    246s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/07 21:22:17    246s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:22:17    246s]     PostConditioning Upsizing To Fix DRVs...
[12/07 21:22:17    246s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 1759652211037781151 15528376513283496257
[12/07 21:22:17    246s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:22:17    246s]         delay calculator: calls=23566, total_wall_time=0.738s, mean_wall_time=0.031ms
[12/07 21:22:17    246s]         legalizer: calls=11084, total_wall_time=0.243s, mean_wall_time=0.022ms
[12/07 21:22:17    246s]         steiner router: calls=20377, total_wall_time=3.196s, mean_wall_time=0.157ms
[12/07 21:22:17    246s]       Fixing clock tree DRVs with upsizing: **ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[12/07 21:22:17    246s] ...20% .End AAE Lib Interpolated Model. (MEM=2751.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:22:18    246s] ..40% ...60% ...80% ...100% 
[12/07 21:22:18    246s]       CCOpt-PostConditioning: considered: 115, tested: 115, violation detected: 8, violation ignored (due to small violation): 0, cannot run: 1, attempted: 7, unsuccessful: 0, sized: 0
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       Statistics: Fix DRVs (initial upsizing):
[12/07 21:22:18    246s]       ========================================
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       Cell changes by Net Type:
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/07 21:22:18    246s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]       top                0                    0           0            0                    0                  0
[12/07 21:22:18    246s]       trunk              0                    0           0            0                    0                  0
[12/07 21:22:18    246s]       leaf               7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
[12/07 21:22:18    246s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]       Total              7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
[12/07 21:22:18    246s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 7, Area change: 0.000um^2 (0.000%)
[12/07 21:22:18    246s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:22:18    246s]         cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:22:18    246s]         sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:22:18    246s]         misc counts      : r=1, pp=0
[12/07 21:22:18    246s]         cell areas       : b=366.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=366.120um^2
[12/07 21:22:18    246s]         cell capacitance : b=0.205pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.205pF
[12/07 21:22:18    246s]         sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:22:18    246s]         wire capacitance : top=0.000pF, trunk=0.897pF, leaf=2.086pF, total=2.983pF
[12/07 21:22:18    246s]         wire lengths     : top=0.000um, trunk=8118.103um, leaf=16103.600um, total=24221.703um
[12/07 21:22:18    246s]         hp wire lengths  : top=0.000um, trunk=7498.200um, leaf=8679.400um, total=16177.600um
[12/07 21:22:18    246s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:22:18    246s]         Remaining Transition : {count=8, worst=[0.008ns, 0.007ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.004ns sd=0.003ns sum=0.029ns
[12/07 21:22:18    246s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:22:18    246s]         Trunk : target=0.133ns count=33 avg=0.079ns sd=0.024ns min=0.026ns max=0.135ns {18 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:22:18    246s]         Leaf  : target=0.133ns count=82 avg=0.115ns sd=0.014ns min=0.075ns max=0.141ns {3 <= 0.080ns, 17 <= 0.106ns, 28 <= 0.120ns, 20 <= 0.126ns, 7 <= 0.133ns} {5 <= 0.140ns, 2 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:22:18    246s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/07 21:22:18    246s]          Bufs: CKBD4: 111 CKBD2: 3 
[12/07 21:22:18    246s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 1759652211037781151 15528376513283496257
[12/07 21:22:18    246s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:22:18    246s]         delay calculator: calls=23609, total_wall_time=0.739s, mean_wall_time=0.031ms
[12/07 21:22:18    246s]         legalizer: calls=11091, total_wall_time=0.243s, mean_wall_time=0.022ms
[12/07 21:22:18    246s]         steiner router: calls=20413, total_wall_time=3.197s, mean_wall_time=0.157ms
[12/07 21:22:18    246s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:22:18    246s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.534], skew [0.059 vs 0.058*]
[12/07 21:22:18    246s]             min path sink: ys[0].xs[1].torus_switch_xy/e_out_data_reg_reg[10]/CP
[12/07 21:22:18    246s]             max path sink: ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 21:22:18    246s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:22:18    246s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.534], skew [0.059 vs 0.058*]
[12/07 21:22:18    246s]       Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:22:18    246s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:22:18    246s]     Recomputing CTS skew targets...
[12/07 21:22:18    246s]     Resolving skew group constraints...
[12/07 21:22:18    246s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/07 21:22:18    246s]     Resolving skew group constraints done.
[12/07 21:22:18    246s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:22:18    246s]     PostConditioning Fixing DRVs...
[12/07 21:22:18    246s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 1759652211037781151 15528376513283496257
[12/07 21:22:18    246s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[12/07 21:22:18    246s]         delay calculator: calls=23609, total_wall_time=0.739s, mean_wall_time=0.031ms
[12/07 21:22:18    246s]         legalizer: calls=11091, total_wall_time=0.243s, mean_wall_time=0.022ms
[12/07 21:22:18    246s]         steiner router: calls=20413, total_wall_time=3.197s, mean_wall_time=0.157ms
[12/07 21:22:18    246s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:22:18    246s]       CCOpt-PostConditioning: considered: 115, tested: 115, violation detected: 8, violation ignored (due to small violation): 0, cannot run: 1, attempted: 7, unsuccessful: 0, sized: 0
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       Statistics: Fix DRVs (cell sizing):
[12/07 21:22:18    246s]       ===================================
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       Cell changes by Net Type:
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/07 21:22:18    246s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]       top                0                    0           0            0                    0                  0
[12/07 21:22:18    246s]       trunk              0                    0           0            0                    0                  0
[12/07 21:22:18    246s]       leaf               7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
[12/07 21:22:18    246s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]       Total              7 [100.0%]           0           0            0                    0 (0.0%)           7 (100.0%)
[12/07 21:22:18    246s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 7, Area change: 0.000um^2 (0.000%)
[12/07 21:22:18    246s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/07 21:22:18    246s]         cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
[12/07 21:22:18    246s]         sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:22:18    246s]         misc counts      : r=1, pp=0
[12/07 21:22:18    246s]         cell areas       : b=366.120um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=366.120um^2
[12/07 21:22:18    246s]         cell capacitance : b=0.205pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.205pF
[12/07 21:22:18    246s]         sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:22:18    246s]         wire capacitance : top=0.000pF, trunk=0.897pF, leaf=2.086pF, total=2.983pF
[12/07 21:22:18    246s]         wire lengths     : top=0.000um, trunk=8118.103um, leaf=16103.600um, total=24221.703um
[12/07 21:22:18    246s]         hp wire lengths  : top=0.000um, trunk=7498.200um, leaf=8679.400um, total=16177.600um
[12/07 21:22:18    246s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/07 21:22:18    246s]         Remaining Transition : {count=8, worst=[0.008ns, 0.007ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.004ns sd=0.003ns sum=0.029ns
[12/07 21:22:18    246s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/07 21:22:18    246s]         Trunk : target=0.133ns count=33 avg=0.079ns sd=0.024ns min=0.026ns max=0.135ns {18 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:22:18    246s]         Leaf  : target=0.133ns count=82 avg=0.115ns sd=0.014ns min=0.075ns max=0.141ns {3 <= 0.080ns, 17 <= 0.106ns, 28 <= 0.120ns, 20 <= 0.126ns, 7 <= 0.133ns} {5 <= 0.140ns, 2 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:22:18    246s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/07 21:22:18    246s]          Bufs: CKBD4: 111 CKBD2: 3 
[12/07 21:22:18    246s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 1759652211037781151 15528376513283496257
[12/07 21:22:18    246s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[12/07 21:22:18    246s]         delay calculator: calls=23709, total_wall_time=0.743s, mean_wall_time=0.031ms
[12/07 21:22:18    246s]         legalizer: calls=11110, total_wall_time=0.244s, mean_wall_time=0.022ms
[12/07 21:22:18    246s]         steiner router: calls=20413, total_wall_time=3.197s, mean_wall_time=0.157ms
[12/07 21:22:18    246s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/07 21:22:18    246s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.534], skew [0.059 vs 0.058*]
[12/07 21:22:18    246s]             min path sink: ys[0].xs[1].torus_switch_xy/e_out_data_reg_reg[10]/CP
[12/07 21:22:18    246s]             max path sink: ys[1].xs[3].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 21:22:18    246s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/07 21:22:18    246s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.475, max=0.534], skew [0.059 vs 0.058*]
[12/07 21:22:18    246s]       Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:22:18    246s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:22:18    246s]     Buffering to fix DRVs...
[12/07 21:22:18    246s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/07 21:22:18    246s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:22:18    246s]     Inserted 8 buffers and inverters.
[12/07 21:22:18    246s]     success count. Default: 0, QS: 0, QD: 4, FS: 0, MQS: 0
[12/07 21:22:18    246s]     CCOpt-PostConditioning: nets considered: 115, nets tested: 115, nets violation detected: 8, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 8, nets unsuccessful: 4, buffered: 4
[12/07 21:22:18    246s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/07 21:22:18    246s]       cell counts      : b=122, i=0, icg=0, dcg=0, l=0, total=122
[12/07 21:22:18    246s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:22:18    246s]       misc counts      : r=1, pp=0
[12/07 21:22:18    246s]       cell areas       : b=384.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=384.480um^2
[12/07 21:22:18    246s]       cell capacitance : b=0.216pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.216pF
[12/07 21:22:18    246s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:22:18    246s]       wire capacitance : top=0.000pF, trunk=0.901pF, leaf=2.086pF, total=2.987pF
[12/07 21:22:18    246s]       wire lengths     : top=0.000um, trunk=8135.703um, leaf=16086.000um, total=24221.703um
[12/07 21:22:18    246s]       hp wire lengths  : top=0.000um, trunk=7525.000um, leaf=8727.300um, total=16252.300um
[12/07 21:22:18    246s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/07 21:22:18    246s]       Remaining Transition : {count=4, worst=[0.008ns, 0.004ns, 0.003ns, 0.002ns]} avg=0.004ns sd=0.003ns sum=0.016ns
[12/07 21:22:18    246s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/07 21:22:18    246s]       Trunk : target=0.133ns count=38 avg=0.072ns sd=0.026ns min=0.018ns max=0.129ns {24 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns}
[12/07 21:22:18    246s]       Leaf  : target=0.133ns count=85 avg=0.112ns sd=0.019ns min=0.023ns max=0.141ns {6 <= 0.080ns, 18 <= 0.106ns, 28 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns} {3 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:22:18    246s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/07 21:22:18    246s]        Bufs: CKBD4: 114 CKBD2: 5 CKBD1: 3 
[12/07 21:22:18    246s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 12003851479298389393 10563969953617198067
[12/07 21:22:18    246s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[12/07 21:22:18    246s]       delay calculator: calls=24329, total_wall_time=0.756s, mean_wall_time=0.031ms
[12/07 21:22:18    246s]       legalizer: calls=11166, total_wall_time=0.248s, mean_wall_time=0.022ms
[12/07 21:22:18    246s]       steiner router: calls=20721, total_wall_time=3.200s, mean_wall_time=0.154ms
[12/07 21:22:18    246s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/07 21:22:18    246s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.458, max=0.535, avg=0.502, sd=0.020], skew [0.077 vs 0.058*], 85.9% {0.477, 0.535} (wid=0.030 ws=0.024) (gid=0.524 gs=0.081)
[12/07 21:22:18    246s]           min path sink: ys[0].xs[1].torus_switch_xy/e_out_data_reg_reg[10]/CP
[12/07 21:22:18    246s]           max path sink: ys[3].xs[2].torus_switch_xy/e_out_data_reg_reg[5]/CP
[12/07 21:22:18    246s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/07 21:22:18    246s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.458, max=0.535, avg=0.502, sd=0.020], skew [0.077 vs 0.058*], 85.9% {0.477, 0.535} (wid=0.030 ws=0.024) (gid=0.524 gs=0.081)
[12/07 21:22:18    246s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:22:18    246s]     
[12/07 21:22:18    246s]     Slew Diagnostics: After DRV fixing
[12/07 21:22:18    246s]     ==================================
[12/07 21:22:18    246s]     
[12/07 21:22:18    246s]     Global Causes:
[12/07 21:22:18    246s]     
[12/07 21:22:18    246s]     -----
[12/07 21:22:18    246s]     Cause
[12/07 21:22:18    246s]     -----
[12/07 21:22:18    246s]       (empty table)
[12/07 21:22:18    246s]     -----
[12/07 21:22:18    246s]     
[12/07 21:22:18    246s]     Top 5 overslews:
[12/07 21:22:18    246s]     
[12/07 21:22:18    246s]     ------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]     Overslew    Causes                                     Driving Pin
[12/07 21:22:18    246s]     ------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]     0.008ns     1. Inst already optimally sized (CKBD4)    ys[3].xs[0].torus_switch_xy/CTS_csf_buf_00123/Z
[12/07 21:22:18    246s]        -        2. Skew would be damaged                                          -
[12/07 21:22:18    246s]     0.004ns     1. Inst already optimally sized (CKBD4)    CTS_ccl_a_buf_00046/Z
[12/07 21:22:18    246s]        -        2. Skew would be damaged                                          -
[12/07 21:22:18    246s]     0.003ns     1. Inst already optimally sized (CKBD4)    CTS_ccl_a_buf_00035/Z
[12/07 21:22:18    246s]        -        2. Skew would be damaged                                          -
[12/07 21:22:18    246s]     0.002ns     1. Inst already optimally sized (CKBD4)    CTS_ccl_a_buf_00004/Z
[12/07 21:22:18    246s]        -        2. Skew would be damaged                                          -
[12/07 21:22:18    246s]     ------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]     
[12/07 21:22:18    246s]     Slew diagnostics counts from the 4 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/07 21:22:18    246s]     
[12/07 21:22:18    246s]     ------------------------------------------
[12/07 21:22:18    246s]     Cause                           Occurences
[12/07 21:22:18    246s]     ------------------------------------------
[12/07 21:22:18    246s]     Inst already optimally sized        4
[12/07 21:22:18    246s]     Skew would be damaged               4
[12/07 21:22:18    246s]     ------------------------------------------
[12/07 21:22:18    246s]     
[12/07 21:22:18    246s]     Violation diagnostics counts from the 4 nodes that have violations:
[12/07 21:22:18    246s]     
[12/07 21:22:18    246s]     ------------------------------------------
[12/07 21:22:18    246s]     Cause                           Occurences
[12/07 21:22:18    246s]     ------------------------------------------
[12/07 21:22:18    246s]     Inst already optimally sized        4
[12/07 21:22:18    246s]     Skew would be damaged               4
[12/07 21:22:18    246s]     ------------------------------------------
[12/07 21:22:18    246s]     
[12/07 21:22:18    246s]     PostConditioning Fixing Skew by cell sizing...
[12/07 21:22:18    246s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 12003851479298389393 10563969953617198067
[12/07 21:22:18    246s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:22:18    246s]         delay calculator: calls=24329, total_wall_time=0.756s, mean_wall_time=0.031ms
[12/07 21:22:18    246s]         legalizer: calls=11166, total_wall_time=0.248s, mean_wall_time=0.022ms
[12/07 21:22:18    246s]         steiner router: calls=20721, total_wall_time=3.200s, mean_wall_time=0.154ms
[12/07 21:22:18    246s]       Path optimization required 5 stage delay updates 
[12/07 21:22:18    246s]       Resized 0 clock insts to decrease delay.
[12/07 21:22:18    246s]       Fixing short paths with downsize only
[12/07 21:22:18    246s]       Path optimization required 4 stage delay updates 
[12/07 21:22:18    246s]       Resized 0 clock insts to increase delay.
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       Statistics: Fix Skew (cell sizing):
[12/07 21:22:18    246s]       ===================================
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       Cell changes by Net Type:
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/07 21:22:18    246s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]       top                0                    0           0            0                    0                  0
[12/07 21:22:18    246s]       trunk              9 [81.8%]            0           0            0                    0 (0.0%)           9 (100.0%)
[12/07 21:22:18    246s]       leaf               2 [18.2%]            0           0            0                    0 (0.0%)           2 (100.0%)
[12/07 21:22:18    246s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]       Total             11 [100.0%]           0           0            0                    0 (0.0%)          11 (100.0%)
[12/07 21:22:18    246s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 11, Area change: 0.000um^2 (0.000%)
[12/07 21:22:18    246s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/07 21:22:18    246s]       
[12/07 21:22:18    246s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:22:18    246s]         cell counts      : b=122, i=0, icg=0, dcg=0, l=0, total=122
[12/07 21:22:18    246s]         sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:22:18    246s]         misc counts      : r=1, pp=0
[12/07 21:22:18    246s]         cell areas       : b=384.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=384.480um^2
[12/07 21:22:18    246s]         cell capacitance : b=0.216pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.216pF
[12/07 21:22:18    246s]         sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:22:18    246s]         wire capacitance : top=0.000pF, trunk=0.901pF, leaf=2.086pF, total=2.987pF
[12/07 21:22:18    246s]         wire lengths     : top=0.000um, trunk=8135.703um, leaf=16086.000um, total=24221.703um
[12/07 21:22:18    246s]         hp wire lengths  : top=0.000um, trunk=7525.000um, leaf=8727.300um, total=16252.300um
[12/07 21:22:18    246s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:22:18    246s]         Remaining Transition : {count=4, worst=[0.008ns, 0.004ns, 0.003ns, 0.002ns]} avg=0.004ns sd=0.003ns sum=0.016ns
[12/07 21:22:18    246s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:22:18    246s]         Trunk : target=0.133ns count=38 avg=0.072ns sd=0.026ns min=0.018ns max=0.129ns {24 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns}
[12/07 21:22:18    246s]         Leaf  : target=0.133ns count=85 avg=0.112ns sd=0.019ns min=0.023ns max=0.141ns {6 <= 0.080ns, 18 <= 0.106ns, 28 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns} {3 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:22:18    246s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/07 21:22:18    246s]          Bufs: CKBD4: 114 CKBD2: 5 CKBD1: 3 
[12/07 21:22:18    246s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 12003851479298389393 10563969953617198067
[12/07 21:22:18    246s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:22:18    246s]         delay calculator: calls=24423, total_wall_time=0.758s, mean_wall_time=0.031ms
[12/07 21:22:18    246s]         legalizer: calls=11168, total_wall_time=0.248s, mean_wall_time=0.022ms
[12/07 21:22:18    246s]         steiner router: calls=20763, total_wall_time=3.200s, mean_wall_time=0.154ms
[12/07 21:22:18    246s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:22:18    246s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.458, max=0.535, avg=0.502, sd=0.020], skew [0.077 vs 0.058*], 85.9% {0.477, 0.535} (wid=0.030 ws=0.024) (gid=0.524 gs=0.081)
[12/07 21:22:18    246s]             min path sink: ys[0].xs[1].torus_switch_xy/e_out_data_reg_reg[10]/CP
[12/07 21:22:18    246s]             max path sink: ys[3].xs[2].torus_switch_xy/e_out_data_reg_reg[5]/CP
[12/07 21:22:18    246s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:22:18    246s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.458, max=0.535, avg=0.502, sd=0.020], skew [0.077 vs 0.058*], 85.9% {0.477, 0.535} (wid=0.030 ws=0.024) (gid=0.524 gs=0.081)
[12/07 21:22:18    246s]       Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:22:18    246s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:22:18    246s]     Reconnecting optimized routes...
[12/07 21:22:18    246s]     Reset timing graph...
[12/07 21:22:18    246s] Ignoring AAE DB Resetting ...
[12/07 21:22:18    246s]     Reset timing graph done.
[12/07 21:22:18    246s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:22:18    246s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/07 21:22:18    246s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2754.8M, EPOCH TIME: 1733624538.713777
[12/07 21:22:18    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3136).
[12/07 21:22:18    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:18    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:18    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:18    246s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.023, REAL:0.023, MEM:2712.8M, EPOCH TIME: 1733624538.737258
[12/07 21:22:18    246s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:22:18    246s]     Leaving CCOpt scope - ClockRefiner...
[12/07 21:22:18    246s]     Assigned high priority to 8 instances.
[12/07 21:22:18    246s]     Soft fixed 122 clock instances.
[12/07 21:22:18    246s]     Performing Single Pass Refine Place.
[12/07 21:22:18    246s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/07 21:22:18    246s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2712.8M, EPOCH TIME: 1733624538.740331
[12/07 21:22:18    246s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2712.8M, EPOCH TIME: 1733624538.740394
[12/07 21:22:18    246s] Processing tracks to init pin-track alignment.
[12/07 21:22:18    246s] z: 2, totalTracks: 1
[12/07 21:22:18    246s] z: 4, totalTracks: 1
[12/07 21:22:18    246s] z: 6, totalTracks: 1
[12/07 21:22:18    246s] z: 8, totalTracks: 1
[12/07 21:22:18    246s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:22:18    246s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:22:18    246s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2712.8M, EPOCH TIME: 1733624538.748703
[12/07 21:22:18    246s] Info: 122 insts are soft-fixed.
[12/07 21:22:18    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:18    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:18    246s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:22:18    246s] 
[12/07 21:22:18    246s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:22:18    246s] OPERPROF:       Starting CMU at level 4, MEM:2712.8M, EPOCH TIME: 1733624538.801569
[12/07 21:22:18    246s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2712.8M, EPOCH TIME: 1733624538.802710
[12/07 21:22:18    246s] 
[12/07 21:22:18    246s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:22:18    246s] Info: 122 insts are soft-fixed.
[12/07 21:22:18    246s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.064, REAL:0.065, MEM:2712.8M, EPOCH TIME: 1733624538.813225
[12/07 21:22:18    246s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2712.8M, EPOCH TIME: 1733624538.813264
[12/07 21:22:18    246s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2712.8M, EPOCH TIME: 1733624538.813653
[12/07 21:22:18    246s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2712.8MB).
[12/07 21:22:18    246s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.082, REAL:0.082, MEM:2712.8M, EPOCH TIME: 1733624538.822829
[12/07 21:22:18    246s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.082, REAL:0.083, MEM:2712.8M, EPOCH TIME: 1733624538.822856
[12/07 21:22:18    246s] TDRefine: refinePlace mode is spiral
[12/07 21:22:18    246s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3511916.5
[12/07 21:22:18    246s] OPERPROF: Starting RefinePlace at level 1, MEM:2712.8M, EPOCH TIME: 1733624538.822925
[12/07 21:22:18    246s] *** Starting refinePlace (0:04:07 mem=2712.8M) ***
[12/07 21:22:18    246s] Total net bbox length = 9.109e+05 (3.870e+05 5.240e+05) (ext = 1.751e+04)
[12/07 21:22:18    246s] 
[12/07 21:22:18    246s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:22:18    246s] Info: 122 insts are soft-fixed.
[12/07 21:22:18    246s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:22:18    246s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:22:18    246s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:22:18    246s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:22:18    246s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:22:18    246s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2712.8M, EPOCH TIME: 1733624538.852221
[12/07 21:22:18    246s] Starting refinePlace ...
[12/07 21:22:18    246s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:22:18    246s] One DDP V2 for no tweak run.
[12/07 21:22:18    246s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:22:18    247s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2712.8M, EPOCH TIME: 1733624538.923034
[12/07 21:22:18    247s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:22:18    247s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2712.8M, EPOCH TIME: 1733624538.923122
[12/07 21:22:18    247s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.013, MEM:2712.8M, EPOCH TIME: 1733624538.935682
[12/07 21:22:18    247s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2712.8M, EPOCH TIME: 1733624538.935752
[12/07 21:22:18    247s] DDP markSite nrRow 831 nrJob 831
[12/07 21:22:18    247s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2712.8M, EPOCH TIME: 1733624538.955214
[12/07 21:22:18    247s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:2712.8M, EPOCH TIME: 1733624538.955312
[12/07 21:22:18    247s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2712.8M, EPOCH TIME: 1733624538.966088
[12/07 21:22:18    247s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2712.8M, EPOCH TIME: 1733624538.966124
[12/07 21:22:18    247s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2712.8M, EPOCH TIME: 1733624538.966568
[12/07 21:22:18    247s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2712.8M, EPOCH TIME: 1733624538.966611
[12/07 21:22:19    247s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.097, REAL:0.097, MEM:2712.8M, EPOCH TIME: 1733624539.063471
[12/07 21:22:19    247s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:22:19    247s]  ** Cut row section real time 0:00:01.0.
[12/07 21:22:19    247s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.097, REAL:0.097, MEM:2712.8M, EPOCH TIME: 1733624539.064051
[12/07 21:22:19    247s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 21:22:19    247s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=2712.8MB) @(0:04:07 - 0:04:07).
[12/07 21:22:19    247s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:22:19    247s] wireLenOptFixPriorityInst 3136 inst fixed
[12/07 21:22:19    247s] 
[12/07 21:22:19    247s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:22:19    247s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:22:19    247s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:22:19    247s] Move report: legalization moves 7 insts, mean move: 2.77 um, max move: 4.60 um spiral
[12/07 21:22:19    247s] 	Max move on inst (ys[1].xs[0].torus_switch_xy/xbar_gen[24].xbar_inst): (319.80, 954.20) --> (324.40, 954.20)
[12/07 21:22:19    247s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 21:22:19    247s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 21:22:19    247s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=2683.9MB) @(0:04:07 - 0:04:08).
[12/07 21:22:19    247s] Move report: Detail placement moves 7 insts, mean move: 2.77 um, max move: 4.60 um 
[12/07 21:22:19    247s] 	Max move on inst (ys[1].xs[0].torus_switch_xy/xbar_gen[24].xbar_inst): (319.80, 954.20) --> (324.40, 954.20)
[12/07 21:22:19    247s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2683.9MB
[12/07 21:22:19    247s] Statistics of distance of Instance movement in refine placement:
[12/07 21:22:19    247s]   maximum (X+Y) =         4.60 um
[12/07 21:22:19    247s]   inst (ys[1].xs[0].torus_switch_xy/xbar_gen[24].xbar_inst) with max move: (319.8, 954.2) -> (324.4, 954.2)
[12/07 21:22:19    247s]   mean    (X+Y) =         2.77 um
[12/07 21:22:19    247s] Summary Report:
[12/07 21:22:19    247s] Instances move: 7 (out of 6684 movable)
[12/07 21:22:19    247s] Instances flipped: 0
[12/07 21:22:19    247s] Mean displacement: 2.77 um
[12/07 21:22:19    247s] Max displacement: 4.60 um (Instance: ys[1].xs[0].torus_switch_xy/xbar_gen[24].xbar_inst) (319.8, 954.2) -> (324.4, 954.2)
[12/07 21:22:19    247s] 	Length: 28 sites, height: 2 rows, site name: core, cell type: torus_xbar_1b
[12/07 21:22:19    247s] 	Violation at original loc: Placement Blockage Violation
[12/07 21:22:19    247s] Total instances moved : 7
[12/07 21:22:19    247s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.763, REAL:0.759, MEM:2683.9M, EPOCH TIME: 1733624539.611688
[12/07 21:22:19    247s] Total net bbox length = 9.110e+05 (3.870e+05 5.240e+05) (ext = 1.751e+04)
[12/07 21:22:19    247s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2683.9MB
[12/07 21:22:19    247s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2683.9MB) @(0:04:07 - 0:04:08).
[12/07 21:22:19    247s] *** Finished refinePlace (0:04:08 mem=2683.9M) ***
[12/07 21:22:19    247s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3511916.5
[12/07 21:22:19    247s] OPERPROF: Finished RefinePlace at level 1, CPU:0.794, REAL:0.791, MEM:2683.9M, EPOCH TIME: 1733624539.613672
[12/07 21:22:19    247s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2683.9M, EPOCH TIME: 1733624539.613705
[12/07 21:22:19    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8444).
[12/07 21:22:19    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:19    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:19    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:19    247s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:2680.9M, EPOCH TIME: 1733624539.644129
[12/07 21:22:19    247s]     ClockRefiner summary
[12/07 21:22:19    247s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3258).
[12/07 21:22:19    247s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 122).
[12/07 21:22:19    247s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3136).
[12/07 21:22:19    247s]     Restoring pStatusCts on 122 clock instances.
[12/07 21:22:19    247s]     Revert refine place priority changes on 0 instances.
[12/07 21:22:19    247s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/07 21:22:19    247s]     Set dirty flag on 15 instances, 16 nets
[12/07 21:22:19    247s]   PostConditioning done.
[12/07 21:22:19    247s] Net route status summary:
[12/07 21:22:19    247s]   Clock:       123 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=123, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:22:19    247s]   Non-clock: 16783 (unrouted=9614, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9613, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:22:19    247s]   Update timing and DAG stats after post-conditioning...
[12/07 21:22:19    247s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:22:19    247s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:22:19    247s] End AAE Lib Interpolated Model. (MEM=2680.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:22:19    247s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:22:19    247s]   Clock DAG stats after post-conditioning:
[12/07 21:22:19    247s]     cell counts      : b=122, i=0, icg=0, dcg=0, l=0, total=122
[12/07 21:22:19    247s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:22:19    247s]     misc counts      : r=1, pp=0
[12/07 21:22:19    247s]     cell areas       : b=384.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=384.480um^2
[12/07 21:22:19    247s]     cell capacitance : b=0.216pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.216pF
[12/07 21:22:19    247s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:22:19    247s]     wire capacitance : top=0.000pF, trunk=0.901pF, leaf=2.086pF, total=2.987pF
[12/07 21:22:19    247s]     wire lengths     : top=0.000um, trunk=8149.768um, leaf=16097.895um, total=24247.663um
[12/07 21:22:19    247s]     hp wire lengths  : top=0.000um, trunk=7525.000um, leaf=8727.300um, total=16252.300um
[12/07 21:22:19    247s]   Clock DAG net violations after post-conditioning:
[12/07 21:22:19    247s]     Remaining Transition : {count=4, worst=[0.008ns, 0.004ns, 0.003ns, 0.002ns]} avg=0.004ns sd=0.003ns sum=0.016ns
[12/07 21:22:19    247s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/07 21:22:19    247s]     Trunk : target=0.133ns count=38 avg=0.072ns sd=0.025ns min=0.019ns max=0.129ns {24 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns}
[12/07 21:22:19    247s]     Leaf  : target=0.133ns count=85 avg=0.112ns sd=0.019ns min=0.023ns max=0.141ns {6 <= 0.080ns, 18 <= 0.106ns, 28 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns} {3 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:22:19    247s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/07 21:22:19    247s]      Bufs: CKBD4: 114 CKBD2: 5 CKBD1: 3 
[12/07 21:22:19    247s]   Clock DAG hash after post-conditioning: 12003851479298389393 10563969953617198067
[12/07 21:22:19    247s]   CTS services accumulated run-time stats after post-conditioning:
[12/07 21:22:19    247s]     delay calculator: calls=24546, total_wall_time=0.763s, mean_wall_time=0.031ms
[12/07 21:22:19    247s]     legalizer: calls=11168, total_wall_time=0.248s, mean_wall_time=0.022ms
[12/07 21:22:19    247s]     steiner router: calls=20764, total_wall_time=3.200s, mean_wall_time=0.154ms
[12/07 21:22:19    247s]   Primary reporting skew groups after post-conditioning:
[12/07 21:22:19    247s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.459, max=0.536, avg=0.503, sd=0.020], skew [0.077 vs 0.058*], 85.9% {0.478, 0.536} (wid=0.030 ws=0.024) (gid=0.525 gs=0.081)
[12/07 21:22:19    247s]         min path sink: ys[0].xs[1].torus_switch_xy/e_out_data_reg_reg[10]/CP
[12/07 21:22:19    247s]         max path sink: ys[3].xs[2].torus_switch_xy/e_out_data_reg_reg[5]/CP
[12/07 21:22:19    247s]   Skew group summary after post-conditioning:
[12/07 21:22:19    247s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.459, max=0.536, avg=0.503, sd=0.020], skew [0.077 vs 0.058*], 85.9% {0.478, 0.536} (wid=0.030 ws=0.024) (gid=0.525 gs=0.081)
[12/07 21:22:19    247s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.8 real=0:00:03.8)
[12/07 21:22:19    247s]   Setting CTS place status to fixed for clock tree and sinks.
[12/07 21:22:19    247s]   numClockCells = 124, numClockCellsFixed = 124, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/07 21:22:19    247s]   Post-balance tidy up or trial balance steps...
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Clock DAG stats at end of CTS:
[12/07 21:22:19    247s]   ==============================
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   ---------------------------------------------------------
[12/07 21:22:19    247s]   Cell type                 Count    Area       Capacitance
[12/07 21:22:19    247s]   ---------------------------------------------------------
[12/07 21:22:19    247s]   Buffers                    122     384.480       0.216
[12/07 21:22:19    247s]   Inverters                    0       0.000       0.000
[12/07 21:22:19    247s]   Integrated Clock Gates       0       0.000       0.000
[12/07 21:22:19    247s]   Discrete Clock Gates         0       0.000       0.000
[12/07 21:22:19    247s]   Clock Logic                  0       0.000       0.000
[12/07 21:22:19    247s]   All                        122     384.480       0.216
[12/07 21:22:19    247s]   ---------------------------------------------------------
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Clock DAG sink counts at end of CTS:
[12/07 21:22:19    247s]   ====================================
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   -------------------------
[12/07 21:22:19    247s]   Sink type           Count
[12/07 21:22:19    247s]   -------------------------
[12/07 21:22:19    247s]   Regular             3136
[12/07 21:22:19    247s]   Enable Latch           0
[12/07 21:22:19    247s]   Load Capacitance       0
[12/07 21:22:19    247s]   Antenna Diode          0
[12/07 21:22:19    247s]   Node Sink              0
[12/07 21:22:19    247s]   Total               3136
[12/07 21:22:19    247s]   -------------------------
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Clock DAG wire lengths at end of CTS:
[12/07 21:22:19    247s]   =====================================
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   --------------------
[12/07 21:22:19    247s]   Type     Wire Length
[12/07 21:22:19    247s]   --------------------
[12/07 21:22:19    247s]   Top           0.000
[12/07 21:22:19    247s]   Trunk      8149.768
[12/07 21:22:19    247s]   Leaf      16097.895
[12/07 21:22:19    247s]   Total     24247.663
[12/07 21:22:19    247s]   --------------------
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Clock DAG hp wire lengths at end of CTS:
[12/07 21:22:19    247s]   ========================================
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   -----------------------
[12/07 21:22:19    247s]   Type     hp Wire Length
[12/07 21:22:19    247s]   -----------------------
[12/07 21:22:19    247s]   Top            0.000
[12/07 21:22:19    247s]   Trunk       7525.000
[12/07 21:22:19    247s]   Leaf        8727.300
[12/07 21:22:19    247s]   Total      16252.300
[12/07 21:22:19    247s]   -----------------------
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Clock DAG capacitances at end of CTS:
[12/07 21:22:19    247s]   =====================================
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   --------------------------------
[12/07 21:22:19    247s]   Type     Gate     Wire     Total
[12/07 21:22:19    247s]   --------------------------------
[12/07 21:22:19    247s]   Top      0.000    0.000    0.000
[12/07 21:22:19    247s]   Trunk    0.216    0.901    1.117
[12/07 21:22:19    247s]   Leaf     2.126    2.086    4.212
[12/07 21:22:19    247s]   Total    2.342    2.987    5.329
[12/07 21:22:19    247s]   --------------------------------
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Clock DAG sink capacitances at end of CTS:
[12/07 21:22:19    247s]   ==========================================
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   -----------------------------------------------
[12/07 21:22:19    247s]   Total    Average    Std. Dev.    Min      Max
[12/07 21:22:19    247s]   -----------------------------------------------
[12/07 21:22:19    247s]   2.126     0.001       0.000      0.001    0.001
[12/07 21:22:19    247s]   -----------------------------------------------
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Clock DAG net violations at end of CTS:
[12/07 21:22:19    247s]   =======================================
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   -------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/07 21:22:19    247s]   -------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   Remaining Transition    ns         4       0.004       0.003      0.016    [0.008, 0.004, 0.003, 0.002]
[12/07 21:22:19    247s]   -------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/07 21:22:19    247s]   ====================================================================
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
[12/07 21:22:19    247s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   Trunk       0.133      38       0.072       0.025      0.019    0.129    {24 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns}                                       -
[12/07 21:22:19    247s]   Leaf        0.133      85       0.112       0.019      0.023    0.141    {6 <= 0.080ns, 18 <= 0.106ns, 28 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns}    {3 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:22:19    247s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Clock DAG library cell distribution at end of CTS:
[12/07 21:22:19    247s]   ==================================================
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   --------------------------------------
[12/07 21:22:19    247s]   Name     Type      Inst     Inst Area 
[12/07 21:22:19    247s]                      Count    (um^2)
[12/07 21:22:19    247s]   --------------------------------------
[12/07 21:22:19    247s]   CKBD4    buffer     114      369.360
[12/07 21:22:19    247s]   CKBD2    buffer       5       10.800
[12/07 21:22:19    247s]   CKBD1    buffer       3        4.320
[12/07 21:22:19    247s]   --------------------------------------
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Clock DAG hash at end of CTS: 12003851479298389393 10563969953617198067
[12/07 21:22:19    247s]   CTS services accumulated run-time stats at end of CTS:
[12/07 21:22:19    247s]     delay calculator: calls=24546, total_wall_time=0.763s, mean_wall_time=0.031ms
[12/07 21:22:19    247s]     legalizer: calls=11168, total_wall_time=0.248s, mean_wall_time=0.022ms
[12/07 21:22:19    247s]     steiner router: calls=20764, total_wall_time=3.200s, mean_wall_time=0.154ms
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Primary reporting skew groups summary at end of CTS:
[12/07 21:22:19    247s]   ====================================================
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/07 21:22:19    247s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.459     0.536     0.077      0.058*         0.024           0.004           0.503        0.020     85.9% {0.478, 0.536}
[12/07 21:22:19    247s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Skew group summary at end of CTS:
[12/07 21:22:19    247s]   =================================
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/07 21:22:19    247s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.459     0.536     0.077      0.058*         0.024           0.004           0.503        0.020     85.9% {0.478, 0.536}
[12/07 21:22:19    247s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Min/max skew group path pins for unmet skew targets:
[12/07 21:22:19    247s]   ====================================================
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   -----------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   Half-corner                        Skew Group                         Min/Max    Delay    Pin
[12/07 21:22:19    247s]   -----------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Min        0.459    ys[0].xs[1].torus_switch_xy/e_out_data_reg_reg[10]/CP
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Max        0.536    ys[3].xs[2].torus_switch_xy/e_out_data_reg_reg[5]/CP
[12/07 21:22:19    247s]   -----------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Found a total of 183 clock tree pins with a slew violation.
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Slew violation summary across all clock trees - Top 10 violating pins:
[12/07 21:22:19    247s]   ======================================================================
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Target and measured clock slews (in ns):
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   -----------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   Half corner                      Violation  Slew    Slew      Dont   Ideal  Target         Pin
[12/07 21:22:19    247s]                                    amount     target  achieved  touch  net?   source         
[12/07 21:22:19    247s]                                                                 net?                         
[12/07 21:22:19    247s]   -----------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[25]/CP
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[27]/CP
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[28]/CP
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[29]/CP
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[30]/CP
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[31]/CP
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[3].xs[0].torus_switch_xy/n_in_y_reg_reg[0]/CP
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[3].xs[0].torus_switch_xy/n_in_x_reg_reg[0]/CP
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[3].xs[0].torus_switch_xy/n_in_data_reg_reg[8]/CP
[12/07 21:22:19    247s]   delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[3].xs[0].torus_switch_xy/CTS_csf_buf_00123/Z
[12/07 21:22:19    247s]   -----------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Target sources:
[12/07 21:22:19    247s]   auto extracted - target was extracted from SDC.
[12/07 21:22:19    247s]   auto computed - target was computed when balancing trees.
[12/07 21:22:19    247s]   explicit - target is explicitly set via target_max_trans property.
[12/07 21:22:19    247s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/07 21:22:19    247s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Found 0 pins on nets marked dont_touch that have slew violations.
[12/07 21:22:19    247s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/07 21:22:19    247s]   Found 0 pins on nets marked ideal_network that have slew violations.
[12/07 21:22:19    247s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   
[12/07 21:22:19    247s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:22:19    247s] Synthesizing clock trees done.
[12/07 21:22:19    247s] Tidy Up And Update Timing...
[12/07 21:22:19    248s] External - Set all clocks to propagated mode...
[12/07 21:22:19    248s] Innovus updating I/O latencies
[12/07 21:22:20    248s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:22:20    248s] #################################################################################
[12/07 21:22:20    248s] # Design Stage: PreRoute
[12/07 21:22:20    248s] # Design Name: torus_D_W32
[12/07 21:22:20    248s] # Design Mode: 90nm
[12/07 21:22:20    248s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:22:20    248s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:22:20    248s] # Signoff Settings: SI Off 
[12/07 21:22:20    248s] #################################################################################
[12/07 21:22:20    249s] Topological Sorting (REAL = 0:00:00.0, MEM = 2734.6M, InitMEM = 2734.6M)
[12/07 21:22:20    249s] Start delay calculation (fullDC) (1 T). (MEM=2734.61)
[12/07 21:22:20    249s] End AAE Lib Interpolated Model. (MEM=2741.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:22:21    249s] Total number of fetched objects 7357
[12/07 21:22:21    249s] Total number of fetched objects 7357
[12/07 21:22:21    249s] Total number of fetched objects 7357
[12/07 21:22:21    250s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/07 21:22:22    250s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[12/07 21:22:22    250s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/07 21:22:22    250s] End delay calculation. (MEM=2793.61 CPU=0:00:00.9 REAL=0:00:01.0)
[12/07 21:22:22    250s] End delay calculation (fullDC). (MEM=2793.61 CPU=0:00:01.4 REAL=0:00:02.0)
[12/07 21:22:22    250s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 2793.6M) ***
[12/07 21:22:22    250s] Setting all clocks to propagated mode.
[12/07 21:22:22    250s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/07 21:22:22    250s] Clock DAG stats after update timingGraph:
[12/07 21:22:22    250s]   cell counts      : b=122, i=0, icg=0, dcg=0, l=0, total=122
[12/07 21:22:22    250s]   sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/07 21:22:22    250s]   misc counts      : r=1, pp=0
[12/07 21:22:22    250s]   cell areas       : b=384.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=384.480um^2
[12/07 21:22:22    250s]   cell capacitance : b=0.216pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.216pF
[12/07 21:22:22    250s]   sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:22:22    250s]   wire capacitance : top=0.000pF, trunk=0.901pF, leaf=2.086pF, total=2.987pF
[12/07 21:22:22    250s]   wire lengths     : top=0.000um, trunk=8149.768um, leaf=16097.895um, total=24247.663um
[12/07 21:22:22    250s]   hp wire lengths  : top=0.000um, trunk=7525.000um, leaf=8727.300um, total=16252.300um
[12/07 21:22:22    250s] Clock DAG net violations after update timingGraph:
[12/07 21:22:22    250s]   Remaining Transition : {count=4, worst=[0.008ns, 0.004ns, 0.003ns, 0.002ns]} avg=0.004ns sd=0.003ns sum=0.016ns
[12/07 21:22:22    250s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/07 21:22:22    250s]   Trunk : target=0.133ns count=38 avg=0.072ns sd=0.025ns min=0.019ns max=0.129ns {24 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns}
[12/07 21:22:22    250s]   Leaf  : target=0.133ns count=85 avg=0.112ns sd=0.019ns min=0.023ns max=0.141ns {6 <= 0.080ns, 18 <= 0.106ns, 28 <= 0.120ns, 20 <= 0.126ns, 9 <= 0.133ns} {3 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:22:22    250s] Clock DAG library cell distribution after update timingGraph {count}:
[12/07 21:22:22    250s]    Bufs: CKBD4: 114 CKBD2: 5 CKBD1: 3 
[12/07 21:22:22    250s] Clock DAG hash after update timingGraph: 12003851479298389393 10563969953617198067
[12/07 21:22:22    250s] CTS services accumulated run-time stats after update timingGraph:
[12/07 21:22:22    250s]   delay calculator: calls=24546, total_wall_time=0.763s, mean_wall_time=0.031ms
[12/07 21:22:22    250s]   legalizer: calls=11168, total_wall_time=0.248s, mean_wall_time=0.022ms
[12/07 21:22:22    250s]   steiner router: calls=20764, total_wall_time=3.200s, mean_wall_time=0.154ms
[12/07 21:22:22    250s] Primary reporting skew groups after update timingGraph:
[12/07 21:22:22    250s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.459, max=0.536, avg=0.503, sd=0.020], skew [0.077 vs 0.058*], 85.9% {0.478, 0.536} (wid=0.030 ws=0.024) (gid=0.525 gs=0.081)
[12/07 21:22:22    250s]       min path sink: ys[0].xs[1].torus_switch_xy/e_out_data_reg_reg[10]/CP
[12/07 21:22:22    250s]       max path sink: ys[3].xs[2].torus_switch_xy/e_out_data_reg_reg[5]/CP
[12/07 21:22:22    250s] Skew group summary after update timingGraph:
[12/07 21:22:22    250s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.459, max=0.536, avg=0.503, sd=0.020], skew [0.077 vs 0.058*], 85.9% {0.478, 0.536} (wid=0.030 ws=0.024) (gid=0.525 gs=0.081)
[12/07 21:22:22    250s] Logging CTS constraint violations...
[12/07 21:22:22    250s]   Clock tree ideal_clock has 4 slew violations.
[12/07 21:22:22    250s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell ys[3].xs[0].torus_switch_xy/CTS_csf_buf_00123 (a lib_cell CKBD4) at (309.800,720.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[0].torus_switch_xy/CTS_csf_buf_00123/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.
[12/07 21:22:22    250s] 
[12/07 21:22:22    250s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 21:22:22    250s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 45 slew violations below cell CTS_ccl_a_buf_00046 (a lib_cell CKBD4) at (1343.400,943.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00046/Z with a slew time target of 0.133ns. Achieved a slew time of 0.137ns.
[12/07 21:22:22    250s] 
[12/07 21:22:22    250s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 21:22:22    250s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 47 slew violations below cell CTS_ccl_a_buf_00035 (a lib_cell CKBD4) at (949.000,1425.800), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00035/Z with a slew time target of 0.133ns. Achieved a slew time of 0.136ns.
[12/07 21:22:22    250s] 
[12/07 21:22:22    250s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 21:22:22    250s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 41 slew violations below cell CTS_ccl_a_buf_00004 (a lib_cell CKBD4) at (657.600,576.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00004/Z with a slew time target of 0.133ns. Achieved a slew time of 0.135ns.
[12/07 21:22:22    250s] 
[12/07 21:22:22    250s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 21:22:22    250s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.058ns for skew group ideal_clock/functional_wcl_fast in half corner delay_corner_wcl_slow:both.late. Achieved skew of 0.077ns.
[12/07 21:22:22    250s] Type 'man IMPCCOPT-1023' for more detail.
[12/07 21:22:22    250s] Logging CTS constraint violations done.
[12/07 21:22:22    250s] Tidy Up And Update Timing done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/07 21:22:22    250s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/07 21:22:22    250s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/07 21:22:22    250s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/07 21:22:22    250s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/07 21:22:22    250s] Runtime done. (took cpu=0:01:12 real=0:01:12)
[12/07 21:22:22    250s] Runtime Report Coverage % = 99
[12/07 21:22:22    250s] Runtime Summary
[12/07 21:22:22    250s] ===============
[12/07 21:22:22    250s] Clock Runtime:  (38%) Core CTS          27.26 (Init 4.96, Construction 4.75, Implementation 10.67, eGRPC 0.85, PostConditioning 2.86, Other 3.16)
[12/07 21:22:22    250s] Clock Runtime:  (48%) CTS services      34.58 (RefinePlace 3.05, EarlyGlobalClock 7.37, NanoRoute 23.04, ExtractRC 1.13, TimingAnalysis 0.00)
[12/07 21:22:22    250s] Clock Runtime:  (13%) Other CTS          9.70 (Init 2.85, CongRepair/EGR-DP 4.30, TimingUpdate 2.55, Other 0.00)
[12/07 21:22:22    250s] Clock Runtime: (100%) Total             71.54
[12/07 21:22:22    250s] 
[12/07 21:22:22    250s] 
[12/07 21:22:22    250s] Runtime Summary:
[12/07 21:22:22    250s] ================
[12/07 21:22:22    250s] 
[12/07 21:22:22    250s] -------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:22    250s] wall   % time  children  called  name
[12/07 21:22:22    250s] -------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:22    250s] 72.27  100.00   72.27      0       
[12/07 21:22:22    250s] 72.27  100.00   71.54      1     Runtime
[12/07 21:22:22    250s]  0.44    0.60    0.44      1     CCOpt::Phase::Initialization
[12/07 21:22:22    250s]  0.44    0.60    0.44      1       Check Prerequisites
[12/07 21:22:22    250s]  0.44    0.60    0.00      1         Leaving CCOpt scope - CheckPlace
[12/07 21:22:22    250s]  7.23   10.01    7.22      1     CCOpt::Phase::PreparingToBalance
[12/07 21:22:22    250s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/07 21:22:22    250s]  2.41    3.34    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/07 21:22:22    250s]  2.14    2.96    2.11      1       Legalization setup
[12/07 21:22:22    250s]  2.09    2.89    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/07 21:22:22    250s]  0.03    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/07 21:22:22    250s]  2.67    3.69    0.00      1       Validating CTS configuration
[12/07 21:22:22    250s]  0.00    0.00    0.00      1         Checking module port directions
[12/07 21:22:22    250s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/07 21:22:22    250s]  0.14    0.20    0.13      1     Preparing To Balance
[12/07 21:22:22    250s]  0.04    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/07 21:22:22    250s]  0.09    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/07 21:22:22    250s] 13.09   18.11   13.09      1     CCOpt::Phase::Construction
[12/07 21:22:22    250s] 11.33   15.67   11.32      1       Stage::Clustering
[12/07 21:22:22    250s]  3.85    5.32    3.77      1         Clustering
[12/07 21:22:22    250s]  0.02    0.02    0.00      1           Initialize for clustering
[12/07 21:22:22    250s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[12/07 21:22:22    250s]  2.32    3.21    0.09      1           Bottom-up phase
[12/07 21:22:22    250s]  0.09    0.13    0.00      1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:22:22    250s]  1.43    1.98    1.30      1           Legalizing clock trees
[12/07 21:22:22    250s]  1.08    1.49    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/07 21:22:22    250s]  0.02    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/07 21:22:22    250s]  0.10    0.13    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/07 21:22:22    250s]  0.10    0.14    0.00      1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:22:22    250s]  7.47   10.33    7.36      1         CongRepair After Initial Clustering
[12/07 21:22:22    250s]  6.88    9.51    4.81      1           Leaving CCOpt scope - Early Global Route
[12/07 21:22:22    250s]  2.64    3.65    0.00      1             Early Global Route - eGR only step
[12/07 21:22:22    250s]  2.17    3.00    0.00      1             Congestion Repair
[12/07 21:22:22    250s]  0.38    0.53    0.00      1           Leaving CCOpt scope - extractRC
[12/07 21:22:22    250s]  0.11    0.15    0.00      1           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:22:22    250s]  0.49    0.67    0.49      1       Stage::DRV Fixing
[12/07 21:22:22    250s]  0.42    0.59    0.00      1         Fixing clock tree slew time and max cap violations
[12/07 21:22:22    250s]  0.06    0.08    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/07 21:22:22    250s]  1.28    1.77    1.27      1       Stage::Insertion Delay Reduction
[12/07 21:22:22    250s]  0.09    0.12    0.00      1         Removing unnecessary root buffering
[12/07 21:22:22    250s]  0.03    0.04    0.00      1         Removing unconstrained drivers
[12/07 21:22:22    250s]  0.04    0.05    0.00      1         Reducing insertion delay 1
[12/07 21:22:22    250s]  0.49    0.68    0.00      1         Removing longest path buffering
[12/07 21:22:22    250s]  0.63    0.87    0.00      1         Reducing insertion delay 2
[12/07 21:22:22    250s] 10.83   14.98   10.83      1     CCOpt::Phase::Implementation
[12/07 21:22:22    250s]  0.72    1.00    0.71      1       Stage::Reducing Power
[12/07 21:22:22    250s]  0.12    0.17    0.00      1         Improving clock tree routing
[12/07 21:22:22    250s]  0.54    0.75    0.01      1         Reducing clock tree power 1
[12/07 21:22:22    250s]  0.01    0.02    0.00      2           Legalizing clock trees
[12/07 21:22:22    250s]  0.05    0.07    0.00      1         Reducing clock tree power 2
[12/07 21:22:22    250s]  0.85    1.18    0.80      1       Stage::Balancing
[12/07 21:22:22    250s]  0.50    0.69    0.47      1         Approximately balancing fragments step
[12/07 21:22:22    250s]  0.16    0.23    0.00      1           Resolve constraints - Approximately balancing fragments
[12/07 21:22:22    250s]  0.06    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/07 21:22:22    250s]  0.05    0.06    0.00      1           Moving gates to improve sub-tree skew
[12/07 21:22:22    250s]  0.16    0.21    0.00      1           Approximately balancing fragments bottom up
[12/07 21:22:22    250s]  0.04    0.06    0.00      1           Approximately balancing fragments, wire and cell delays
[12/07 21:22:22    250s]  0.06    0.09    0.00      1         Improving fragments clock skew
[12/07 21:22:22    250s]  0.16    0.22    0.13      1         Approximately balancing step
[12/07 21:22:22    250s]  0.09    0.12    0.00      1           Resolve constraints - Approximately balancing
[12/07 21:22:22    250s]  0.04    0.06    0.00      1           Approximately balancing, wire and cell delays
[12/07 21:22:22    250s]  0.03    0.05    0.00      1         Fixing clock tree overload
[12/07 21:22:22    250s]  0.05    0.07    0.00      1         Approximately balancing paths
[12/07 21:22:22    250s]  9.04   12.51    8.99      1       Stage::Polishing
[12/07 21:22:22    250s]  0.10    0.13    0.00      1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:22:22    250s]  0.03    0.04    0.00      1         Merging balancing drivers for power
[12/07 21:22:22    250s]  0.06    0.08    0.00      1         Improving clock skew
[12/07 21:22:22    250s]  5.70    7.88    5.61      1         Moving gates to reduce wire capacitance
[12/07 21:22:22    250s]  0.05    0.07    0.00      2           Artificially removing short and long paths
[12/07 21:22:22    250s]  0.56    0.78    0.02      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/07 21:22:22    250s]  0.02    0.03    0.00      1             Legalizing clock trees
[12/07 21:22:22    250s]  2.35    3.25    0.01      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/07 21:22:22    250s]  0.01    0.01    0.00      1             Legalizing clock trees
[12/07 21:22:22    250s]  0.59    0.81    0.03      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/07 21:22:22    250s]  0.03    0.04    0.00      1             Legalizing clock trees
[12/07 21:22:22    250s]  2.06    2.85    0.01      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/07 21:22:22    250s]  0.01    0.01    0.00      1             Legalizing clock trees
[12/07 21:22:22    250s]  0.37    0.51    0.03      1         Reducing clock tree power 3
[12/07 21:22:22    250s]  0.02    0.03    0.00      1           Artificially removing short and long paths
[12/07 21:22:22    250s]  0.01    0.01    0.00      1           Legalizing clock trees
[12/07 21:22:22    250s]  0.05    0.07    0.00      1         Improving insertion delay
[12/07 21:22:22    250s]  2.69    3.72    2.51      1         Wire Opt OverFix
[12/07 21:22:22    250s]  2.36    3.27    2.30      1           Wire Reduction extra effort
[12/07 21:22:22    250s]  0.02    0.03    0.00      1             Artificially removing short and long paths
[12/07 21:22:22    250s]  0.05    0.07    0.00      1             Global shorten wires A0
[12/07 21:22:22    250s]  1.82    2.52    0.00      2             Move For Wirelength - core
[12/07 21:22:22    250s]  0.06    0.08    0.00      1             Global shorten wires A1
[12/07 21:22:22    250s]  0.24    0.33    0.00      1             Global shorten wires B
[12/07 21:22:22    250s]  0.10    0.15    0.00      1             Move For Wirelength - branch
[12/07 21:22:22    250s]  0.15    0.20    0.15      1           Optimizing orientation
[12/07 21:22:22    250s]  0.15    0.20    0.00      1             FlipOpt
[12/07 21:22:22    250s]  0.21    0.29    0.19      1       Stage::Updating netlist
[12/07 21:22:22    250s]  0.04    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/07 21:22:22    250s]  0.16    0.22    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/07 21:22:22    250s]  4.79    6.63    4.63      1     CCOpt::Phase::eGRPC
[12/07 21:22:22    250s]  2.74    3.79    2.66      1       Leaving CCOpt scope - Routing Tools
[12/07 21:22:22    250s]  2.66    3.68    0.00      1         Early Global Route - eGR only step
[12/07 21:22:22    250s]  0.37    0.52    0.00      1       Leaving CCOpt scope - extractRC
[12/07 21:22:22    250s]  0.09    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/07 21:22:22    250s]  0.09    0.13    0.09      1       Reset bufferability constraints
[12/07 21:22:22    250s]  0.09    0.13    0.00      1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:22:22    250s]  0.06    0.08    0.02      1       eGRPC Moving buffers
[12/07 21:22:22    250s]  0.02    0.02    0.00      1         Violation analysis
[12/07 21:22:22    250s]  0.19    0.27    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/07 21:22:22    250s]  0.01    0.02    0.00      1         Artificially removing long paths
[12/07 21:22:22    250s]  0.00    0.01    0.00      1         Reverting Artificially removing long paths
[12/07 21:22:22    250s]  0.04    0.06    0.00      1       eGRPC Fixing DRVs
[12/07 21:22:22    250s]  0.02    0.02    0.00      1       Reconnecting optimized routes
[12/07 21:22:22    250s]  0.02    0.02    0.00      1       Violation analysis
[12/07 21:22:22    250s]  0.08    0.10    0.00      1       Moving clock insts towards fanout
[12/07 21:22:22    250s]  0.03    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/07 21:22:22    250s]  0.91    1.26    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/07 21:22:22    250s] 28.49   39.42   28.39      1     CCOpt::Phase::Routing
[12/07 21:22:22    250s] 27.91   38.62   27.79      1       Leaving CCOpt scope - Routing Tools
[12/07 21:22:22    250s]  2.62    3.63    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/07 21:22:22    250s] 23.04   31.88    0.00      1         NanoRoute
[12/07 21:22:22    250s]  2.13    2.94    0.00      1         Route Remaining Unrouted Nets
[12/07 21:22:22    250s]  0.38    0.52    0.00      1       Leaving CCOpt scope - extractRC
[12/07 21:22:22    250s]  0.10    0.14    0.00      1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:22:22    250s]  3.76    5.20    3.66      1     CCOpt::Phase::PostConditioning
[12/07 21:22:22    250s]  1.91    2.64    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/07 21:22:22    250s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/07 21:22:22    250s]  0.07    0.10    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/07 21:22:22    250s]  0.22    0.30    0.00      1       Recomputing CTS skew targets
[12/07 21:22:22    250s]  0.09    0.13    0.00      1       PostConditioning Fixing DRVs
[12/07 21:22:22    250s]  0.24    0.34    0.00      1       Buffering to fix DRVs
[12/07 21:22:22    250s]  0.08    0.10    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/07 21:22:22    250s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[12/07 21:22:22    250s]  0.02    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/07 21:22:22    250s]  0.91    1.25    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/07 21:22:22    250s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/07 21:22:22    250s]  0.10    0.13    0.00      1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:22:22    250s]  0.06    0.09    0.00      1     Post-balance tidy up or trial balance steps
[12/07 21:22:22    250s]  2.71    3.75    2.55      1     Tidy Up And Update Timing
[12/07 21:22:22    250s]  2.55    3.54    0.00      1       External - Set all clocks to propagated mode
[12/07 21:22:22    250s] -------------------------------------------------------------------------------------------------------------------------------
[12/07 21:22:22    250s] 
[12/07 21:22:22    250s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 21:22:22    250s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:01:10.8/0:01:11.1 (1.0), totSession cpu/real = 0:04:10.7/0:04:14.5 (1.0), mem = 2777.3M
[12/07 21:22:22    250s] 
[12/07 21:22:22    250s] =============================================================================================
[12/07 21:22:22    250s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.17-s075_1
[12/07 21:22:22    250s] =============================================================================================
[12/07 21:22:22    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:22:22    250s] ---------------------------------------------------------------------------------------------
[12/07 21:22:22    250s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:22:22    250s] [ IncrReplace            ]      1   0:00:02.2  (   3.0 % )     0:00:02.2 /  0:00:02.1    1.0
[12/07 21:22:22    250s] [ EarlyGlobalRoute       ]      5   0:00:11.8  (  16.5 % )     0:00:11.8 /  0:00:11.6    1.0
[12/07 21:22:22    250s] [ DetailRoute            ]      1   0:00:15.1  (  21.3 % )     0:00:15.1 /  0:00:15.1    1.0
[12/07 21:22:22    250s] [ ExtractRC              ]      3   0:00:01.1  (   1.6 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 21:22:22    250s] [ FullDelayCalc          ]      1   0:00:01.7  (   2.4 % )     0:00:01.7 /  0:00:01.7    1.0
[12/07 21:22:22    250s] [ MISC                   ]          0:00:39.2  (  55.2 % )     0:00:39.2 /  0:00:39.1    1.0
[12/07 21:22:22    250s] ---------------------------------------------------------------------------------------------
[12/07 21:22:22    250s]  CTS #1 TOTAL                       0:01:11.1  ( 100.0 % )     0:01:11.1 /  0:01:10.8    1.0
[12/07 21:22:22    250s] ---------------------------------------------------------------------------------------------
[12/07 21:22:22    250s] 
[12/07 21:22:22    250s] Synthesizing clock trees with CCOpt done.
[12/07 21:22:22    250s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/07 21:22:22    250s] Type 'man IMPSP-9025' for more detail.
[12/07 21:22:22    250s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2233.1M, totSessionCpu=0:04:11 **
[12/07 21:22:22    250s] **WARN: (IMPOPT-576):	36 nets have unplaced terms. 
[12/07 21:22:22    250s] GigaOpt running with 1 threads.
[12/07 21:22:22    250s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:10.7/0:04:14.5 (1.0), mem = 2566.3M
[12/07 21:22:22    250s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/07 21:22:22    251s] Need call spDPlaceInit before registerPrioInstLoc.
[12/07 21:22:22    251s] OPERPROF: Starting DPlace-Init at level 1, MEM:2574.3M, EPOCH TIME: 1733624542.952102
[12/07 21:22:22    251s] Processing tracks to init pin-track alignment.
[12/07 21:22:22    251s] z: 2, totalTracks: 1
[12/07 21:22:22    251s] z: 4, totalTracks: 1
[12/07 21:22:22    251s] z: 6, totalTracks: 1
[12/07 21:22:22    251s] z: 8, totalTracks: 1
[12/07 21:22:22    251s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:22:22    251s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:22:22    251s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2574.3M, EPOCH TIME: 1733624542.961202
[12/07 21:22:22    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:22    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:22    251s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:22:23    251s] 
[12/07 21:22:23    251s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:22:23    251s] OPERPROF:     Starting CMU at level 3, MEM:2574.3M, EPOCH TIME: 1733624543.029453
[12/07 21:22:23    251s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2574.3M, EPOCH TIME: 1733624543.030860
[12/07 21:22:23    251s] 
[12/07 21:22:23    251s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:22:23    251s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.079, REAL:0.080, MEM:2574.3M, EPOCH TIME: 1733624543.041139
[12/07 21:22:23    251s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2574.3M, EPOCH TIME: 1733624543.041189
[12/07 21:22:23    251s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2590.3M, EPOCH TIME: 1733624543.041845
[12/07 21:22:23    251s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2590.3MB).
[12/07 21:22:23    251s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.099, REAL:0.099, MEM:2590.3M, EPOCH TIME: 1733624543.051168
[12/07 21:22:23    251s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[12/07 21:22:23    251s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[12/07 21:22:23    251s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[12/07 21:22:23    251s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[12/07 21:22:23    251s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[12/07 21:22:23    251s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[12/07 21:22:23    251s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[12/07 21:22:23    251s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[12/07 21:22:23    251s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[12/07 21:22:23    251s] 	Cell LVLLHCD1, site bcoreExt.
[12/07 21:22:23    251s] 	Cell LVLLHCD2, site bcoreExt.
[12/07 21:22:23    251s] 	Cell LVLLHCD4, site bcoreExt.
[12/07 21:22:23    251s] 	Cell LVLLHCD8, site bcoreExt.
[12/07 21:22:23    251s] 	Cell LVLLHD1, site bcoreExt.
[12/07 21:22:23    251s] 	Cell LVLLHD2, site bcoreExt.
[12/07 21:22:23    251s] 	Cell LVLLHD4, site bcoreExt.
[12/07 21:22:23    251s] 	Cell LVLLHD8, site bcoreExt.
[12/07 21:22:23    251s] .
[12/07 21:22:23    251s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2590.3M, EPOCH TIME: 1733624543.051782
[12/07 21:22:23    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:22:23    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:23    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:23    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:23    251s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:2590.3M, EPOCH TIME: 1733624543.078179
[12/07 21:22:23    251s] 
[12/07 21:22:23    251s] Creating Lib Analyzer ...
[12/07 21:22:23    251s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:22:23    251s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[12/07 21:22:23    251s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:22:23    251s] 
[12/07 21:22:23    251s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:22:24    252s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:12 mem=2598.3M
[12/07 21:22:24    252s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:12 mem=2598.3M
[12/07 21:22:24    252s] Creating Lib Analyzer, finished. 
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out_v : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (IMPOPT-665):	out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:22:24    252s] Type 'man IMPOPT-665' for more detail.
[12/07 21:22:24    252s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/07 21:22:24    252s] To increase the message display limit, refer to the product command reference manual.
[12/07 21:22:24    252s] Effort level <high> specified for reg2reg path_group
[12/07 21:22:24    252s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/07 21:22:24    252s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/07 21:22:24    252s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2211.0M, totSessionCpu=0:04:13 **
[12/07 21:22:24    252s] *** optDesign -postCTS ***
[12/07 21:22:24    252s] DRC Margin: user margin 0.0; extra margin 0.2
[12/07 21:22:24    252s] Hold Target Slack: user slack 0
[12/07 21:22:24    252s] Setup Target Slack: user slack 0; extra slack 0.0
[12/07 21:22:24    252s] setUsefulSkewMode -ecoRoute false
[12/07 21:22:24    252s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/07 21:22:24    252s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2541.2M, EPOCH TIME: 1733624544.550588
[12/07 21:22:24    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:24    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:24    252s] 
[12/07 21:22:24    252s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:22:24    252s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.073, REAL:0.074, MEM:2541.2M, EPOCH TIME: 1733624544.624365
[12/07 21:22:24    252s] 
[12/07 21:22:24    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:22:24    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:24    252s] 
[12/07 21:22:24    252s] TimeStamp Deleting Cell Server Begin ...
[12/07 21:22:24    252s] Deleting Lib Analyzer.
[12/07 21:22:24    252s] 
[12/07 21:22:24    252s] TimeStamp Deleting Cell Server End ...
[12/07 21:22:24    252s] Multi-VT timing optimization disabled based on library information.
[12/07 21:22:24    252s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 21:22:24    252s] 
[12/07 21:22:24    252s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 21:22:24    252s] Summary for sequential cells identification: 
[12/07 21:22:24    252s]   Identified SBFF number: 199
[12/07 21:22:24    252s]   Identified MBFF number: 0
[12/07 21:22:24    252s]   Identified SB Latch number: 0
[12/07 21:22:24    252s]   Identified MB Latch number: 0
[12/07 21:22:24    252s]   Not identified SBFF number: 0
[12/07 21:22:24    252s]   Not identified MBFF number: 0
[12/07 21:22:24    252s]   Not identified SB Latch number: 0
[12/07 21:22:24    252s]   Not identified MB Latch number: 0
[12/07 21:22:24    252s]   Number of sequential cells which are not FFs: 104
[12/07 21:22:24    252s]  Visiting view : view_functional_wcl_slow
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:22:24    252s]  Visiting view : view_functional_wcl_fast
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 21:22:24    252s]  Visiting view : view_functional_wcl_typical
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 21:22:24    252s]  Visiting view : view_functional_wcl_slow
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:22:24    252s]  Visiting view : view_functional_wcl_fast
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 21:22:24    252s]  Visiting view : view_functional_wcl_typical
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 21:22:24    252s] TLC MultiMap info (StdDelay):
[12/07 21:22:24    252s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/07 21:22:24    252s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/07 21:22:24    252s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/07 21:22:24    252s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/07 21:22:24    252s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 21:22:24    252s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 21:22:24    252s]  Setting StdDelay to: 13.6ps
[12/07 21:22:24    252s] 
[12/07 21:22:24    252s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 21:22:24    252s] 
[12/07 21:22:24    252s] TimeStamp Deleting Cell Server Begin ...
[12/07 21:22:24    252s] 
[12/07 21:22:24    252s] TimeStamp Deleting Cell Server End ...
[12/07 21:22:24    252s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2541.2M, EPOCH TIME: 1733624544.790582
[12/07 21:22:24    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:24    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:24    252s] All LLGs are deleted
[12/07 21:22:24    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:24    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:24    252s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2541.2M, EPOCH TIME: 1733624544.790671
[12/07 21:22:24    252s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2510.8M, EPOCH TIME: 1733624544.790935
[12/07 21:22:24    252s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2500.8M, EPOCH TIME: 1733624544.791488
[12/07 21:22:24    252s] Start to check current routing status for nets...
[12/07 21:22:24    252s] All nets are already routed correctly.
[12/07 21:22:24    252s] End to check current routing status for nets (mem=2500.8M)
[12/07 21:22:24    252s] 
[12/07 21:22:24    252s] Creating Lib Analyzer ...
[12/07 21:22:24    252s] 
[12/07 21:22:24    252s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 21:22:24    252s] Summary for sequential cells identification: 
[12/07 21:22:24    252s]   Identified SBFF number: 199
[12/07 21:22:24    252s]   Identified MBFF number: 0
[12/07 21:22:24    252s]   Identified SB Latch number: 0
[12/07 21:22:24    252s]   Identified MB Latch number: 0
[12/07 21:22:24    252s]   Not identified SBFF number: 0
[12/07 21:22:24    252s]   Not identified MBFF number: 0
[12/07 21:22:24    252s]   Not identified SB Latch number: 0
[12/07 21:22:24    252s]   Not identified MB Latch number: 0
[12/07 21:22:24    252s]   Number of sequential cells which are not FFs: 104
[12/07 21:22:24    252s]  Visiting view : view_functional_wcl_slow
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:22:24    252s]  Visiting view : view_functional_wcl_fast
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 21:22:24    252s]  Visiting view : view_functional_wcl_typical
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 21:22:24    252s]  Visiting view : view_functional_wcl_slow
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:22:24    252s]  Visiting view : view_functional_wcl_fast
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 21:22:24    252s]  Visiting view : view_functional_wcl_typical
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 21:22:24    252s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 21:22:24    252s] TLC MultiMap info (StdDelay):
[12/07 21:22:24    252s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/07 21:22:24    252s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/07 21:22:24    252s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/07 21:22:24    252s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/07 21:22:24    252s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 21:22:24    252s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 21:22:24    252s]  Setting StdDelay to: 13.6ps
[12/07 21:22:24    252s] 
[12/07 21:22:24    252s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 21:22:25    253s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:22:25    253s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 21:22:25    253s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:22:25    253s] 
[12/07 21:22:25    253s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:22:25    253s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:14 mem=2510.8M
[12/07 21:22:25    254s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:14 mem=2510.8M
[12/07 21:22:25    254s] Creating Lib Analyzer, finished. 
[12/07 21:22:25    254s] AAE DB initialization (MEM=2548.94 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/07 21:22:25    254s] ### Creating TopoMgr, started
[12/07 21:22:25    254s] ### Creating TopoMgr, finished
[12/07 21:22:25    254s] 
[12/07 21:22:25    254s] Footprint cell information for calculating maxBufDist
[12/07 21:22:25    254s] *info: There are 10 candidate Buffer cells
[12/07 21:22:25    254s] *info: There are 15 candidate Inverter cells
[12/07 21:22:25    254s] 
[12/07 21:22:26    254s] #optDebug: Start CG creation (mem=2548.9M)
[12/07 21:22:26    254s]  ...initializing CG  maxDriveDist 604.643000 stdCellHgt 1.800000 defLenToSkip 12.600000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 60.464000 
[12/07 21:22:26    254s] (cpu=0:00:00.1, mem=2713.0M)
[12/07 21:22:26    254s]  ...processing cgPrt (cpu=0:00:00.1, mem=2713.0M)
[12/07 21:22:26    254s]  ...processing cgEgp (cpu=0:00:00.1, mem=2713.0M)
[12/07 21:22:26    254s]  ...processing cgPbk (cpu=0:00:00.1, mem=2713.0M)
[12/07 21:22:26    254s]  ...processing cgNrb(cpu=0:00:00.1, mem=2713.0M)
[12/07 21:22:26    254s]  ...processing cgObs (cpu=0:00:00.1, mem=2713.0M)
[12/07 21:22:26    254s]  ...processing cgCon (cpu=0:00:00.1, mem=2713.0M)
[12/07 21:22:26    254s]  ...processing cgPdm (cpu=0:00:00.1, mem=2713.0M)
[12/07 21:22:26    254s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2713.0M)
[12/07 21:22:27    255s] Compute RC Scale Done ...
[12/07 21:22:27    255s] All LLGs are deleted
[12/07 21:22:27    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:27    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:27    255s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2703.5M, EPOCH TIME: 1733624547.119057
[12/07 21:22:27    255s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2703.5M, EPOCH TIME: 1733624547.119335
[12/07 21:22:27    255s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2703.5M, EPOCH TIME: 1733624547.120906
[12/07 21:22:27    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:27    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:27    255s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2703.5M, EPOCH TIME: 1733624547.121325
[12/07 21:22:27    255s] Max number of tech site patterns supported in site array is 256.
[12/07 21:22:27    255s] Core basic site is core
[12/07 21:22:27    255s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2703.5M, EPOCH TIME: 1733624547.135143
[12/07 21:22:27    255s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 21:22:27    255s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:22:27    255s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.166, REAL:0.166, MEM:2703.5M, EPOCH TIME: 1733624547.301310
[12/07 21:22:27    255s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:22:27    255s] SiteArray: use 31,911,936 bytes
[12/07 21:22:27    255s] SiteArray: current memory after site array memory allocation 2733.9M
[12/07 21:22:27    255s] SiteArray: FP blocked sites are writable
[12/07 21:22:27    255s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2733.9M, EPOCH TIME: 1733624547.364558
[12/07 21:22:28    257s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.585, REAL:1.588, MEM:2733.9M, EPOCH TIME: 1733624548.952507
[12/07 21:22:29    257s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:22:29    257s] Atter site array init, number of instance map data is 0.
[12/07 21:22:29    257s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.881, REAL:1.885, MEM:2733.9M, EPOCH TIME: 1733624549.006177
[12/07 21:22:29    257s] 
[12/07 21:22:29    257s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:22:29    257s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.918, REAL:1.922, MEM:2733.9M, EPOCH TIME: 1733624549.043090
[12/07 21:22:29    257s] 
[12/07 21:22:29    257s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:22:29    257s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:29    257s] Starting delay calculation for Setup views
[12/07 21:22:29    257s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:22:29    257s] #################################################################################
[12/07 21:22:29    257s] # Design Stage: PreRoute
[12/07 21:22:29    257s] # Design Name: torus_D_W32
[12/07 21:22:29    257s] # Design Mode: 90nm
[12/07 21:22:29    257s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:22:29    257s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:22:29    257s] # Signoff Settings: SI Off 
[12/07 21:22:29    257s] #################################################################################
[12/07 21:22:29    257s] Calculate delays in Single mode...
[12/07 21:22:29    257s] Calculate delays in Single mode...
[12/07 21:22:29    257s] Calculate delays in Single mode...
[12/07 21:22:29    257s] Topological Sorting (REAL = 0:00:00.0, MEM = 2733.9M, InitMEM = 2733.9M)
[12/07 21:22:29    257s] Start delay calculation (fullDC) (1 T). (MEM=2733.89)
[12/07 21:22:29    257s] siFlow : Timing analysis mode is single, using late cdB files
[12/07 21:22:29    257s] Start AAE Lib Loading. (MEM=2743.69)
[12/07 21:22:29    257s] End AAE Lib Loading. (MEM=2772.31 CPU=0:00:00.1 Real=0:00:00.0)
[12/07 21:22:29    257s] End AAE Lib Interpolated Model. (MEM=2772.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:22:31    259s] Total number of fetched objects 7357
[12/07 21:22:32    260s] Total number of fetched objects 7357
[12/07 21:22:33    261s] Total number of fetched objects 7357
[12/07 21:22:33    261s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:22:33    261s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:22:33    261s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:22:33    261s] End delay calculation. (MEM=2773.85 CPU=0:00:03.1 REAL=0:00:03.0)
[12/07 21:22:33    261s] End delay calculation (fullDC). (MEM=2773.85 CPU=0:00:03.8 REAL=0:00:04.0)
[12/07 21:22:33    261s] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 2773.8M) ***
[12/07 21:22:33    261s] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:04.0 totSessionCpu=0:04:22 mem=2765.8M)
[12/07 21:22:34    262s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 
 view_functional_wcl_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.029  | -3.029  |  4.551  |
|           TNS (ns):| -3.935  | -3.935  |  0.000  |
|    Violating Paths:|    6    |    6    |    0    |
|          All Paths:|  5808   |  3328   |  3152   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    874 (874)     |   -0.163   |    874 (874)     |
|   max_tran     |   2170 (8138)    |  -44.114   |   2170 (8138)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2781.8M, EPOCH TIME: 1733624554.162176
[12/07 21:22:34    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:34    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:34    262s] 
[12/07 21:22:34    262s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:22:34    262s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.076, REAL:0.076, MEM:2781.8M, EPOCH TIME: 1733624554.238250
[12/07 21:22:34    262s] 
[12/07 21:22:34    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:22:34    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:34    262s] Density: 5.398%
------------------------------------------------------------------

[12/07 21:22:34    262s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 2358.7M, totSessionCpu=0:04:22 **
[12/07 21:22:34    262s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:11.6/0:00:11.7 (1.0), totSession cpu/real = 0:04:22.4/0:04:26.1 (1.0), mem = 2691.8M
[12/07 21:22:34    262s] 
[12/07 21:22:34    262s] =============================================================================================
[12/07 21:22:34    262s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.17-s075_1
[12/07 21:22:34    262s] =============================================================================================
[12/07 21:22:34    262s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:22:34    262s] ---------------------------------------------------------------------------------------------
[12/07 21:22:34    262s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:22:34    262s] [ OptSummaryReport       ]      1   0:00:02.2  (  18.5 % )     0:00:07.2 /  0:00:07.2    1.0
[12/07 21:22:34    262s] [ DrvReport              ]      1   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:22:34    262s] [ CellServerInit         ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:22:34    262s] [ LibAnalyzerInit        ]      2   0:00:02.1  (  18.1 % )     0:00:02.1 /  0:00:02.1    1.0
[12/07 21:22:34    262s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:22:34    262s] [ SteinerInterfaceInit   ]      1   0:00:00.9  (   7.5 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 21:22:34    262s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:22:34    262s] [ TimingUpdate           ]      1   0:00:00.5  (   4.5 % )     0:00:04.7 /  0:00:04.7    1.0
[12/07 21:22:34    262s] [ FullDelayCalc          ]      1   0:00:04.1  (  35.5 % )     0:00:04.1 /  0:00:04.2    1.0
[12/07 21:22:34    262s] [ TimingReport           ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:22:34    262s] [ MISC                   ]          0:00:01.4  (  12.2 % )     0:00:01.4 /  0:00:01.4    1.0
[12/07 21:22:34    262s] ---------------------------------------------------------------------------------------------
[12/07 21:22:34    262s]  InitOpt #1 TOTAL                   0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:11.6    1.0
[12/07 21:22:34    262s] ---------------------------------------------------------------------------------------------
[12/07 21:22:34    262s] 
[12/07 21:22:34    262s] ** INFO : this run is activating low effort ccoptDesign flow
[12/07 21:22:34    262s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:22:34    262s] ### Creating PhyDesignMc. totSessionCpu=0:04:22 mem=2691.8M
[12/07 21:22:34    262s] OPERPROF: Starting DPlace-Init at level 1, MEM:2691.8M, EPOCH TIME: 1733624554.310649
[12/07 21:22:34    262s] Processing tracks to init pin-track alignment.
[12/07 21:22:34    262s] z: 2, totalTracks: 1
[12/07 21:22:34    262s] z: 4, totalTracks: 1
[12/07 21:22:34    262s] z: 6, totalTracks: 1
[12/07 21:22:34    262s] z: 8, totalTracks: 1
[12/07 21:22:34    262s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:22:34    262s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:22:34    262s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2691.8M, EPOCH TIME: 1733624554.319708
[12/07 21:22:34    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:34    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:34    262s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:22:34    262s] 
[12/07 21:22:34    262s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:22:34    262s] 
[12/07 21:22:34    262s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:22:34    262s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.073, REAL:0.073, MEM:2691.8M, EPOCH TIME: 1733624554.392684
[12/07 21:22:34    262s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2691.8M, EPOCH TIME: 1733624554.392762
[12/07 21:22:34    262s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2691.8M, EPOCH TIME: 1733624554.393082
[12/07 21:22:34    262s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2691.8MB).
[12/07 21:22:34    262s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.092, MEM:2691.8M, EPOCH TIME: 1733624554.402271
[12/07 21:22:34    262s] TotalInstCnt at PhyDesignMc Initialization: 6684
[12/07 21:22:34    262s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:22 mem=2691.8M
[12/07 21:22:34    262s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2691.8M, EPOCH TIME: 1733624554.410753
[12/07 21:22:34    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:22:34    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:34    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:34    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:34    262s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:2691.8M, EPOCH TIME: 1733624554.438829
[12/07 21:22:34    262s] TotalInstCnt at PhyDesignMc Destruction: 6684
[12/07 21:22:34    262s] OPTC: m1 20.0 20.0
[12/07 21:22:34    262s] #optDebug: fT-E <X 2 0 0 1>
[12/07 21:22:34    262s] -congRepairInPostCTS false                 # bool, default=false, private
[12/07 21:22:34    263s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 27.2
[12/07 21:22:34    263s] Begin: GigaOpt Route Type Constraints Refinement
[12/07 21:22:34    263s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:23.0/0:04:26.8 (1.0), mem = 2691.8M
[12/07 21:22:34    263s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3511916.1
[12/07 21:22:34    263s] ### Creating RouteCongInterface, started
[12/07 21:22:35    263s] 
[12/07 21:22:35    263s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 21:22:35    263s] 
[12/07 21:22:35    263s] #optDebug: {0, 1.000}
[12/07 21:22:35    263s] ### Creating RouteCongInterface, finished
[12/07 21:22:35    263s] +--------+---------+--------+---------+--------+--------+------------+--------+
[12/07 21:22:35    263s] |  WNS   | All WNS |  TNS   | All TNS |   M8   |   M9   | Real Time  |  Mem   |
[12/07 21:22:35    263s] +--------+---------+--------+---------+--------+--------+------------+--------+
[12/07 21:22:35    263s] |  -3.029|   -3.029|  -3.900|   -3.900|       0|       0|   0:00:00.0| 2691.85|
[12/07 21:22:35    263s] |  -3.029|   -3.029|  -3.900|   -3.900|       0|       0|   0:00:00.0| 2691.85|
[12/07 21:22:35    263s] |  -3.029|   -3.029|  -3.900|   -3.900|       0|       0|   0:00:00.0| 2691.85|
[12/07 21:22:35    263s] |  -3.029|   -3.029|  -3.900|   -3.900|       0|       0|   0:00:00.0| 2691.85|
[12/07 21:22:35    263s] +--------+---------+--------+---------+--------+--------+------------+--------+

[12/07 21:22:35    263s] Updated routing constraints on 0 nets.
[12/07 21:22:35    263s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3511916.1
[12/07 21:22:35    263s] Bottom Preferred Layer:
[12/07 21:22:35    263s] +-----------+------------+------------+----------+
[12/07 21:22:35    263s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:22:35    263s] +-----------+------------+------------+----------+
[12/07 21:22:35    263s] | M3 (z=3)  |          0 |        123 | default  |
[12/07 21:22:35    263s] | M7 (z=7)  |        592 |          0 | default  |
[12/07 21:22:35    263s] | M8 (z=8)  |        592 |          0 | default  |
[12/07 21:22:35    263s] +-----------+------------+------------+----------+
[12/07 21:22:35    263s] Via Pillar Rule:
[12/07 21:22:35    263s]     None
[12/07 21:22:35    263s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:04:23.7/0:04:27.5 (1.0), mem = 2691.8M
[12/07 21:22:35    263s] 
[12/07 21:22:35    263s] =============================================================================================
[12/07 21:22:35    263s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.17-s075_1
[12/07 21:22:35    263s] =============================================================================================
[12/07 21:22:35    263s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:22:35    263s] ---------------------------------------------------------------------------------------------
[12/07 21:22:35    263s] [ SlackTraversorInit     ]      1   0:00:00.1  (  16.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:22:35    263s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  19.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:22:35    263s] [ MISC                   ]          0:00:00.4  (  64.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:22:35    263s] ---------------------------------------------------------------------------------------------
[12/07 21:22:35    263s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 21:22:35    263s] ---------------------------------------------------------------------------------------------
[12/07 21:22:35    263s] 
[12/07 21:22:35    263s] End: GigaOpt Route Type Constraints Refinement
[12/07 21:22:35    263s] Deleting Lib Analyzer.
[12/07 21:22:35    263s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:23.7/0:04:27.5 (1.0), mem = 2691.8M
[12/07 21:22:35    263s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:22:35    263s] Info: 123 clock nets excluded from IPO operation.
[12/07 21:22:35    263s] ### Creating LA Mngr. totSessionCpu=0:04:24 mem=2691.8M
[12/07 21:22:35    263s] ### Creating LA Mngr, finished. totSessionCpu=0:04:24 mem=2691.8M
[12/07 21:22:35    263s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/07 21:22:35    263s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3511916.2
[12/07 21:22:35    263s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:22:35    263s] ### Creating PhyDesignMc. totSessionCpu=0:04:24 mem=2691.8M
[12/07 21:22:35    263s] OPERPROF: Starting DPlace-Init at level 1, MEM:2691.8M, EPOCH TIME: 1733624555.716474
[12/07 21:22:35    263s] Processing tracks to init pin-track alignment.
[12/07 21:22:35    263s] z: 2, totalTracks: 1
[12/07 21:22:35    263s] z: 4, totalTracks: 1
[12/07 21:22:35    263s] z: 6, totalTracks: 1
[12/07 21:22:35    263s] z: 8, totalTracks: 1
[12/07 21:22:35    263s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:22:35    263s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:22:35    263s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2691.8M, EPOCH TIME: 1733624555.725873
[12/07 21:22:35    263s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:35    263s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:35    263s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:22:35    263s] 
[12/07 21:22:35    263s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:22:35    263s] 
[12/07 21:22:35    263s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:22:35    263s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.076, REAL:0.076, MEM:2691.8M, EPOCH TIME: 1733624555.802215
[12/07 21:22:35    263s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2691.8M, EPOCH TIME: 1733624555.802298
[12/07 21:22:35    263s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2691.8M, EPOCH TIME: 1733624555.802682
[12/07 21:22:35    263s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2691.8MB).
[12/07 21:22:35    263s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.096, MEM:2691.8M, EPOCH TIME: 1733624555.812088
[12/07 21:22:35    264s] TotalInstCnt at PhyDesignMc Initialization: 6684
[12/07 21:22:35    264s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:24 mem=2691.8M
[12/07 21:22:35    264s] ### Creating RouteCongInterface, started
[12/07 21:22:35    264s] 
[12/07 21:22:35    264s] Creating Lib Analyzer ...
[12/07 21:22:36    264s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:22:36    264s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 21:22:36    264s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:22:36    264s] 
[12/07 21:22:36    264s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:22:37    265s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:25 mem=2691.8M
[12/07 21:22:37    265s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:25 mem=2691.8M
[12/07 21:22:37    265s] Creating Lib Analyzer, finished. 
[12/07 21:22:37    265s] 
[12/07 21:22:37    265s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 21:22:37    265s] 
[12/07 21:22:37    265s] #optDebug: {0, 1.000}
[12/07 21:22:37    265s] ### Creating RouteCongInterface, finished
[12/07 21:22:37    265s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:22:37    265s] ### Creating LA Mngr. totSessionCpu=0:04:25 mem=2691.8M
[12/07 21:22:37    265s] ### Creating LA Mngr, finished. totSessionCpu=0:04:25 mem=2691.8M
[12/07 21:22:37    265s] Usable buffer cells for single buffer setup transform:
[12/07 21:22:37    265s] CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
[12/07 21:22:37    265s] Number of usable buffer cells above: 10
[12/07 21:22:37    265s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2749.1M, EPOCH TIME: 1733624557.352883
[12/07 21:22:37    265s] Found 0 hard placement blockage before merging.
[12/07 21:22:37    265s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2749.1M, EPOCH TIME: 1733624557.353055
[12/07 21:22:37    265s] 
[12/07 21:22:37    265s] Netlist preparation processing... 
[12/07 21:22:37    265s] Removed 112 instances
[12/07 21:22:37    265s] *info: Marking 0 isolation instances dont touch
[12/07 21:22:37    265s] *info: Marking 0 level shifter instances dont touch
[12/07 21:22:37    265s] Deleting 0 temporary hard placement blockage(s).
[12/07 21:22:37    265s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2788.7M, EPOCH TIME: 1733624557.870896
[12/07 21:22:37    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8444).
[12/07 21:22:37    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:37    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:37    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:37    265s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:2708.7M, EPOCH TIME: 1733624557.903368
[12/07 21:22:37    265s] TotalInstCnt at PhyDesignMc Destruction: 6572
[12/07 21:22:37    265s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3511916.2
[12/07 21:22:37    265s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:04:25.9/0:04:29.7 (1.0), mem = 2708.7M
[12/07 21:22:37    265s] 
[12/07 21:22:37    265s] =============================================================================================
[12/07 21:22:37    265s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.17-s075_1
[12/07 21:22:37    265s] =============================================================================================
[12/07 21:22:37    265s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:22:37    265s] ---------------------------------------------------------------------------------------------
[12/07 21:22:37    265s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  48.5 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 21:22:37    265s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:22:37    265s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  11.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:22:37    265s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/07 21:22:37    265s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   6.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/07 21:22:37    265s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:22:37    265s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 21:22:37    265s] [ IncrDelayCalc          ]      6   0:00:00.4  (  19.5 % )     0:00:00.4 /  0:00:00.5    1.0
[12/07 21:22:37    265s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:22:37    265s] [ MISC                   ]          0:00:00.3  (  11.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:22:37    265s] ---------------------------------------------------------------------------------------------
[12/07 21:22:37    265s]  SimplifyNetlist #1 TOTAL           0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/07 21:22:37    265s] ---------------------------------------------------------------------------------------------
[12/07 21:22:37    265s] 
[12/07 21:22:37    265s] *** Starting optimizing excluded clock nets MEM= 2708.7M) ***
[12/07 21:22:37    265s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2708.7M) ***
[12/07 21:22:37    265s] *** Starting optimizing excluded clock nets MEM= 2708.7M) ***
[12/07 21:22:37    265s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2708.7M) ***
[12/07 21:22:37    265s] Info: Done creating the CCOpt slew target map.
[12/07 21:22:37    265s] Begin: GigaOpt high fanout net optimization
[12/07 21:22:37    265s] GigaOpt HFN: use maxLocalDensity 1.2
[12/07 21:22:37    265s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/07 21:22:37    265s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:26.0/0:04:29.8 (1.0), mem = 2708.7M
[12/07 21:22:37    265s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:22:37    265s] Info: 123 clock nets excluded from IPO operation.
[12/07 21:22:37    266s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3511916.3
[12/07 21:22:37    266s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:22:37    266s] ### Creating PhyDesignMc. totSessionCpu=0:04:26 mem=2708.7M
[12/07 21:22:37    266s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 21:22:37    266s] OPERPROF: Starting DPlace-Init at level 1, MEM:2708.7M, EPOCH TIME: 1733624557.950800
[12/07 21:22:37    266s] Processing tracks to init pin-track alignment.
[12/07 21:22:37    266s] z: 2, totalTracks: 1
[12/07 21:22:37    266s] z: 4, totalTracks: 1
[12/07 21:22:37    266s] z: 6, totalTracks: 1
[12/07 21:22:37    266s] z: 8, totalTracks: 1
[12/07 21:22:37    266s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:22:37    266s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:22:37    266s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2708.7M, EPOCH TIME: 1733624557.960042
[12/07 21:22:37    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:37    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:37    266s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:22:38    266s] 
[12/07 21:22:38    266s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:22:38    266s] 
[12/07 21:22:38    266s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:22:38    266s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.108, REAL:0.073, MEM:2708.7M, EPOCH TIME: 1733624558.032742
[12/07 21:22:38    266s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2708.7M, EPOCH TIME: 1733624558.032796
[12/07 21:22:38    266s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2708.7M, EPOCH TIME: 1733624558.033194
[12/07 21:22:38    266s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2708.7MB).
[12/07 21:22:38    266s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.126, REAL:0.092, MEM:2708.7M, EPOCH TIME: 1733624558.042331
[12/07 21:22:38    266s] TotalInstCnt at PhyDesignMc Initialization: 6572
[12/07 21:22:38    266s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:26 mem=2708.7M
[12/07 21:22:38    266s] ### Creating RouteCongInterface, started
[12/07 21:22:38    266s] 
[12/07 21:22:38    266s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/07 21:22:38    266s] 
[12/07 21:22:38    266s] #optDebug: {0, 1.000}
[12/07 21:22:38    266s] ### Creating RouteCongInterface, finished
[12/07 21:22:38    266s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:22:38    266s] ### Creating LA Mngr. totSessionCpu=0:04:26 mem=2708.7M
[12/07 21:22:38    266s] ### Creating LA Mngr, finished. totSessionCpu=0:04:26 mem=2708.7M
[12/07 21:22:38    266s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 21:22:38    266s] Total-nets :: 7213, Stn-nets :: 189, ratio :: 2.62027 %, Total-len 922289, Stn-len 27467.6
[12/07 21:22:38    266s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2746.8M, EPOCH TIME: 1733624558.682300
[12/07 21:22:38    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:22:38    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:38    266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:38    266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:38    266s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:2708.8M, EPOCH TIME: 1733624558.710043
[12/07 21:22:38    266s] TotalInstCnt at PhyDesignMc Destruction: 6572
[12/07 21:22:38    266s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3511916.3
[12/07 21:22:38    266s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:04:26.8/0:04:30.5 (1.0), mem = 2708.8M
[12/07 21:22:38    266s] 
[12/07 21:22:38    266s] =============================================================================================
[12/07 21:22:38    266s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.17-s075_1
[12/07 21:22:38    266s] =============================================================================================
[12/07 21:22:38    266s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:22:38    266s] ---------------------------------------------------------------------------------------------
[12/07 21:22:38    266s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:22:38    266s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  32.8 % )     0:00:00.3 /  0:00:00.3    1.1
[12/07 21:22:38    266s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  16.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:22:38    266s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:22:38    266s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:22:38    266s] [ MISC                   ]          0:00:00.4  (  50.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:22:38    266s] ---------------------------------------------------------------------------------------------
[12/07 21:22:38    266s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/07 21:22:38    266s] ---------------------------------------------------------------------------------------------
[12/07 21:22:38    266s] 
[12/07 21:22:38    266s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/07 21:22:38    266s] End: GigaOpt high fanout net optimization
[12/07 21:22:38    267s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 21:22:38    267s] Deleting Lib Analyzer.
[12/07 21:22:38    267s] Begin: GigaOpt DRV Optimization
[12/07 21:22:38    267s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/07 21:22:38    267s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:27.0/0:04:30.8 (1.0), mem = 2708.8M
[12/07 21:22:38    267s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:22:38    267s] Info: 123 clock nets excluded from IPO operation.
[12/07 21:22:38    267s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3511916.4
[12/07 21:22:38    267s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:22:38    267s] ### Creating PhyDesignMc. totSessionCpu=0:04:27 mem=2708.8M
[12/07 21:22:38    267s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 21:22:38    267s] OPERPROF: Starting DPlace-Init at level 1, MEM:2708.8M, EPOCH TIME: 1733624558.964650
[12/07 21:22:38    267s] Processing tracks to init pin-track alignment.
[12/07 21:22:38    267s] z: 2, totalTracks: 1
[12/07 21:22:38    267s] z: 4, totalTracks: 1
[12/07 21:22:38    267s] z: 6, totalTracks: 1
[12/07 21:22:38    267s] z: 8, totalTracks: 1
[12/07 21:22:38    267s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:22:38    267s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:22:38    267s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2708.8M, EPOCH TIME: 1733624558.973391
[12/07 21:22:38    267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:38    267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:22:38    267s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:22:39    267s] 
[12/07 21:22:39    267s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:22:39    267s] 
[12/07 21:22:39    267s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:22:39    267s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.077, REAL:0.077, MEM:2708.8M, EPOCH TIME: 1733624559.050364
[12/07 21:22:39    267s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2708.8M, EPOCH TIME: 1733624559.050417
[12/07 21:22:39    267s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2708.8M, EPOCH TIME: 1733624559.050713
[12/07 21:22:39    267s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2708.8MB).
[12/07 21:22:39    267s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.095, MEM:2708.8M, EPOCH TIME: 1733624559.059888
[12/07 21:22:39    267s] TotalInstCnt at PhyDesignMc Initialization: 6572
[12/07 21:22:39    267s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:27 mem=2708.8M
[12/07 21:22:39    267s] ### Creating RouteCongInterface, started
[12/07 21:22:39    267s] 
[12/07 21:22:39    267s] Creating Lib Analyzer ...
[12/07 21:22:39    267s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:22:39    267s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 21:22:39    267s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:22:39    267s] 
[12/07 21:22:39    267s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:22:40    268s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:28 mem=2708.8M
[12/07 21:22:40    268s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:28 mem=2708.8M
[12/07 21:22:40    268s] Creating Lib Analyzer, finished. 
[12/07 21:22:40    268s] 
[12/07 21:22:40    268s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/07 21:22:40    268s] 
[12/07 21:22:40    268s] #optDebug: {0, 1.000}
[12/07 21:22:40    268s] ### Creating RouteCongInterface, finished
[12/07 21:22:40    268s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:22:40    268s] ### Creating LA Mngr. totSessionCpu=0:04:28 mem=2708.8M
[12/07 21:22:40    268s] ### Creating LA Mngr, finished. totSessionCpu=0:04:28 mem=2708.8M
[12/07 21:22:40    268s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 21:22:40    268s] [GPS-DRV] maxDensity (design): 0.95
[12/07 21:22:40    268s] [GPS-DRV] maxLocalDensity: 0.98
[12/07 21:22:40    268s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/07 21:22:40    268s] [GPS-DRV] All active and enabled setup views
[12/07 21:22:40    268s] [GPS-DRV]     view_functional_wcl_slow
[12/07 21:22:40    268s] [GPS-DRV]     view_functional_wcl_fast
[12/07 21:22:40    268s] [GPS-DRV]     view_functional_wcl_typical
[12/07 21:22:40    268s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 21:22:40    268s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 21:22:40    268s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/07 21:22:40    268s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/07 21:22:40    268s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 21:22:40    268s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2766.1M, EPOCH TIME: 1733624560.621060
[12/07 21:22:40    268s] Found 0 hard placement blockage before merging.
[12/07 21:22:40    268s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2766.1M, EPOCH TIME: 1733624560.621223
[12/07 21:22:40    268s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:22:40    268s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 21:22:40    268s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:22:40    268s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 21:22:40    268s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:22:40    268s] Info: violation cost 134261.953125 (cap = 3611.946289, tran = 130650.007812, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 21:22:40    268s] |  2476|  8956|   -44.26|  1092|  3012|    -0.18|     0|     0|     0|     0|    -3.03|    -3.94|       0|       0|       0|  5.39%|          |         |
[12/07 21:22:58    286s] Info: violation cost 41372.488281 (cap = 0.000000, tran = 41372.488281, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 21:22:58    286s] |  2249|  4350|    -7.55|     0|     0|     0.00|     0|     0|     0|     0|     3.96|     0.00|    1749|    1130|      34|  5.61%| 0:00:18.0|  2864.5M|
[12/07 21:23:06    294s] Info: violation cost 41312.507812 (cap = 0.000000, tran = 41312.507812, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 21:23:06    294s] |  2248|  4348|    -5.39|     0|     0|     0.00|     0|     0|     0|     0|     4.08|     0.00|      10|       0|       0|  5.61%| 0:00:08.0|  2864.5M|
[12/07 21:23:15    303s] Info: violation cost 41312.507812 (cap = 0.000000, tran = 41312.507812, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 21:23:15    303s] |  2248|  4348|    -5.39|     0|     0|     0.00|     0|     0|     0|     0|     4.08|     0.00|       0|       0|       0|  5.61%| 0:00:09.0|  2864.5M|
[12/07 21:23:15    303s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:23:15    303s] 
[12/07 21:23:15    303s] ###############################################################################
[12/07 21:23:15    303s] #
[12/07 21:23:15    303s] #  Large fanout net report:  
[12/07 21:23:15    303s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/07 21:23:15    303s] #     - current density: 5.61
[12/07 21:23:15    303s] #
[12/07 21:23:15    303s] #  List of high fanout nets:
[12/07 21:23:15    303s] #        Net(1):  rst: (fanouts = 144)
[12/07 21:23:15    303s] #
[12/07 21:23:15    303s] ###############################################################################
[12/07 21:23:15    303s] Bottom Preferred Layer:
[12/07 21:23:15    303s] +-----------+------------+------------+----------+
[12/07 21:23:15    303s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:23:15    303s] +-----------+------------+------------+----------+
[12/07 21:23:15    303s] | M3 (z=3)  |          0 |        123 | default  |
[12/07 21:23:15    303s] | M7 (z=7)  |       1120 |          0 | default  |
[12/07 21:23:15    303s] | M8 (z=8)  |       1519 |          0 | default  |
[12/07 21:23:15    303s] +-----------+------------+------------+----------+
[12/07 21:23:15    303s] Via Pillar Rule:
[12/07 21:23:15    303s]     None
[12/07 21:23:15    303s] 
[12/07 21:23:15    303s] 
[12/07 21:23:15    303s] =======================================================================
[12/07 21:23:15    303s]                 Reasons for remaining drv violations
[12/07 21:23:15    303s] =======================================================================
[12/07 21:23:15    303s] *info: Total 2249 net(s) have violations which can't be fixed by DRV optimization.
[12/07 21:23:15    303s] 
[12/07 21:23:15    303s] MultiBuffering failure reasons
[12/07 21:23:15    303s] ------------------------------------------------
[12/07 21:23:15    303s] *info:   274 net(s): Could not be fixed because the routing congestion check has rejected the solution.
[12/07 21:23:15    303s] *info:  1973 net(s): Could not be fixed because the gain is not enough.
[12/07 21:23:15    303s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/07 21:23:15    303s] *info:     1 net(s): Could not be fixed because buffering engine can't find a solution.
[12/07 21:23:15    303s] 
[12/07 21:23:15    303s] 
[12/07 21:23:15    303s] *** Finish DRV Fixing (cpu=0:00:34.9 real=0:00:35.0 mem=2864.5M) ***
[12/07 21:23:15    303s] 
[12/07 21:23:15    303s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2864.5M, EPOCH TIME: 1733624595.680057
[12/07 21:23:15    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11221).
[12/07 21:23:15    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:15    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:15    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:15    303s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.048, REAL:0.049, MEM:2804.5M, EPOCH TIME: 1733624595.728762
[12/07 21:23:15    303s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2804.5M, EPOCH TIME: 1733624595.735142
[12/07 21:23:15    303s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2804.5M, EPOCH TIME: 1733624595.735207
[12/07 21:23:15    303s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2804.5M, EPOCH TIME: 1733624595.746955
[12/07 21:23:15    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:15    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:15    303s] 
[12/07 21:23:15    303s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:15    303s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.076, REAL:0.076, MEM:2804.5M, EPOCH TIME: 1733624595.822938
[12/07 21:23:15    303s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2804.5M, EPOCH TIME: 1733624595.822994
[12/07 21:23:15    303s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2804.5M, EPOCH TIME: 1733624595.823352
[12/07 21:23:15    303s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2804.5M, EPOCH TIME: 1733624595.832893
[12/07 21:23:15    303s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2804.5M, EPOCH TIME: 1733624595.833185
[12/07 21:23:15    303s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.098, REAL:0.098, MEM:2804.5M, EPOCH TIME: 1733624595.833247
[12/07 21:23:15    303s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.098, REAL:0.098, MEM:2804.5M, EPOCH TIME: 1733624595.833272
[12/07 21:23:15    303s] TDRefine: refinePlace mode is spiral
[12/07 21:23:15    303s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3511916.6
[12/07 21:23:15    303s] OPERPROF: Starting RefinePlace at level 1, MEM:2804.5M, EPOCH TIME: 1733624595.833335
[12/07 21:23:15    303s] *** Starting refinePlace (0:05:04 mem=2804.5M) ***
[12/07 21:23:15    303s] Total net bbox length = 9.128e+05 (3.882e+05 5.246e+05) (ext = 1.752e+04)
[12/07 21:23:15    303s] 
[12/07 21:23:15    303s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:15    303s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:23:15    303s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:15    303s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:15    303s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2804.5M, EPOCH TIME: 1733624595.863904
[12/07 21:23:15    303s] Starting refinePlace ...
[12/07 21:23:15    303s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:15    303s] One DDP V2 for no tweak run.
[12/07 21:23:15    303s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:15    303s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2806.5M, EPOCH TIME: 1733624595.940567
[12/07 21:23:15    303s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:23:15    303s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2806.5M, EPOCH TIME: 1733624595.940641
[12/07 21:23:15    303s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:2806.5M, EPOCH TIME: 1733624595.952945
[12/07 21:23:15    303s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2806.5M, EPOCH TIME: 1733624595.952975
[12/07 21:23:15    303s] DDP markSite nrRow 831 nrJob 831
[12/07 21:23:15    303s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2806.5M, EPOCH TIME: 1733624595.971889
[12/07 21:23:15    303s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.031, REAL:0.031, MEM:2806.5M, EPOCH TIME: 1733624595.971984
[12/07 21:23:16    304s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:23:16    304s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2806.5M, EPOCH TIME: 1733624596.138044
[12/07 21:23:16    304s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2806.5M, EPOCH TIME: 1733624596.138093
[12/07 21:23:16    304s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:23:16    304s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2806.5M, EPOCH TIME: 1733624596.138768
[12/07 21:23:16    304s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2806.5M, EPOCH TIME: 1733624596.138835
[12/07 21:23:16    304s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.098, REAL:0.098, MEM:2806.5M, EPOCH TIME: 1733624596.236767
[12/07 21:23:16    304s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:23:16    304s]  ** Cut row section real time 0:00:00.0.
[12/07 21:23:16    304s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.099, REAL:0.099, MEM:2806.5M, EPOCH TIME: 1733624596.237526
[12/07 21:23:16    304s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 21:23:16    304s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=2806.5MB) @(0:05:04 - 0:05:04).
[12/07 21:23:16    304s] Move report: preRPlace moves 575 insts, mean move: 0.56 um, max move: 3.20 um 
[12/07 21:23:16    304s] 	Max move on inst (ys[2].xs[1].torus_switch_xy/FE_OFC1787_n80): (947.40, 1409.60) --> (946.00, 1407.80)
[12/07 21:23:16    304s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[12/07 21:23:16    304s] wireLenOptFixPriorityInst 3136 inst fixed
[12/07 21:23:16    304s] 
[12/07 21:23:16    304s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:23:16    304s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:23:16    304s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:23:16    304s] Move report: legalization moves 1875 insts, mean move: 3.74 um, max move: 44.00 um spiral
[12/07 21:23:16    304s] 	Max move on inst (ys[2].xs[2].msg_txrx[0].south_tx): (1341.80, 1472.60) --> (1375.00, 1461.80)
[12/07 21:23:16    304s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 21:23:16    304s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.1, real=0:00:00.0)
[12/07 21:23:16    304s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=2793.5MB) @(0:05:04 - 0:05:05).
[12/07 21:23:16    304s] Move report: Detail placement moves 2349 insts, mean move: 3.11 um, max move: 44.00 um 
[12/07 21:23:16    304s] 	Max move on inst (ys[2].xs[2].msg_txrx[0].south_tx): (1341.80, 1472.60) --> (1375.00, 1461.80)
[12/07 21:23:16    304s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2793.5MB
[12/07 21:23:16    304s] Statistics of distance of Instance movement in refine placement:
[12/07 21:23:16    304s]   maximum (X+Y) =        44.00 um
[12/07 21:23:16    304s]   inst (ys[2].xs[2].msg_txrx[0].south_tx) with max move: (1341.8, 1472.6) -> (1375, 1461.8)
[12/07 21:23:16    304s]   mean    (X+Y) =         3.11 um
[12/07 21:23:16    304s] Summary Report:
[12/07 21:23:16    304s] Instances move: 2349 (out of 9339 movable)
[12/07 21:23:16    304s] Instances flipped: 0
[12/07 21:23:16    304s] Mean displacement: 3.11 um
[12/07 21:23:16    304s] Max displacement: 44.00 um (Instance: ys[2].xs[2].msg_txrx[0].south_tx) (1341.8, 1472.6) -> (1375, 1461.8)
[12/07 21:23:16    304s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 21:23:16    304s] Total instances moved : 2349
[12/07 21:23:16    304s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.109, REAL:1.107, MEM:2793.5M, EPOCH TIME: 1733624596.971063
[12/07 21:23:16    304s] Total net bbox length = 9.202e+05 (3.931e+05 5.271e+05) (ext = 1.751e+04)
[12/07 21:23:16    304s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2793.5MB
[12/07 21:23:16    304s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2793.5MB) @(0:05:04 - 0:05:05).
[12/07 21:23:16    304s] *** Finished refinePlace (0:05:05 mem=2793.5M) ***
[12/07 21:23:16    304s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3511916.6
[12/07 21:23:16    304s] OPERPROF: Finished RefinePlace at level 1, CPU:1.143, REAL:1.140, MEM:2793.5M, EPOCH TIME: 1733624596.973685
[12/07 21:23:17    304s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2793.5M, EPOCH TIME: 1733624597.002663
[12/07 21:23:17    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11221).
[12/07 21:23:17    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:17    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:17    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:17    305s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.035, REAL:0.035, MEM:2790.5M, EPOCH TIME: 1733624597.037485
[12/07 21:23:17    305s] *** maximum move = 44.00 um ***
[12/07 21:23:17    305s] *** Finished re-routing un-routed nets (2790.5M) ***
[12/07 21:23:17    305s] OPERPROF: Starting DPlace-Init at level 1, MEM:2790.5M, EPOCH TIME: 1733624597.195274
[12/07 21:23:17    305s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2790.5M, EPOCH TIME: 1733624597.207255
[12/07 21:23:17    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:17    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:17    305s] 
[12/07 21:23:17    305s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:17    305s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.068, REAL:0.069, MEM:2790.5M, EPOCH TIME: 1733624597.275761
[12/07 21:23:17    305s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2790.5M, EPOCH TIME: 1733624597.275824
[12/07 21:23:17    305s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2806.5M, EPOCH TIME: 1733624597.276396
[12/07 21:23:17    305s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2806.5M, EPOCH TIME: 1733624597.285987
[12/07 21:23:17    305s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2806.5M, EPOCH TIME: 1733624597.286256
[12/07 21:23:17    305s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.091, MEM:2806.5M, EPOCH TIME: 1733624597.286317
[12/07 21:23:17    305s] 
[12/07 21:23:17    305s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2806.5M) ***
[12/07 21:23:17    305s] Deleting 0 temporary hard placement blockage(s).
[12/07 21:23:17    305s] Total-nets :: 10102, Stn-nets :: 5373, ratio :: 53.1875 %, Total-len 921460, Stn-len 634290
[12/07 21:23:17    305s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2787.4M, EPOCH TIME: 1733624597.543571
[12/07 21:23:17    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:23:17    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:17    305s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:17    305s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:17    305s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.027, REAL:0.028, MEM:2722.4M, EPOCH TIME: 1733624597.571209
[12/07 21:23:17    305s] TotalInstCnt at PhyDesignMc Destruction: 9461
[12/07 21:23:17    305s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3511916.4
[12/07 21:23:17    305s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:38.5/0:00:38.6 (1.0), totSession cpu/real = 0:05:05.5/0:05:09.4 (1.0), mem = 2722.4M
[12/07 21:23:17    305s] 
[12/07 21:23:17    305s] =============================================================================================
[12/07 21:23:17    305s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.17-s075_1
[12/07 21:23:17    305s] =============================================================================================
[12/07 21:23:17    305s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:23:17    305s] ---------------------------------------------------------------------------------------------
[12/07 21:23:17    305s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:23:17    305s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   2.6 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 21:23:17    305s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:23:17    305s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:23:17    305s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/07 21:23:17    305s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 21:23:17    305s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:23:17    305s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:34.9 /  0:00:34.7    1.0
[12/07 21:23:17    305s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:34.6 /  0:00:34.4    1.0
[12/07 21:23:17    305s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:23:17    305s] [ OptEval                ]      7   0:00:30.4  (  78.6 % )     0:00:30.4 /  0:00:30.3    1.0
[12/07 21:23:17    305s] [ OptCommit              ]      7   0:00:00.8  (   2.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/07 21:23:17    305s] [ PostCommitDelayUpdate  ]      5   0:00:00.2  (   0.5 % )     0:00:02.9 /  0:00:02.9    1.0
[12/07 21:23:17    305s] [ IncrDelayCalc          ]     25   0:00:02.7  (   7.0 % )     0:00:02.7 /  0:00:02.6    1.0
[12/07 21:23:17    305s] [ DrvFindVioNets         ]      4   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:23:17    305s] [ DrvComputeSummary      ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:23:17    305s] [ RefinePlace            ]      1   0:00:01.8  (   4.6 % )     0:00:01.8 /  0:00:01.8    1.0
[12/07 21:23:17    305s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/07 21:23:17    305s] [ IncrTimingUpdate       ]      5   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 21:23:17    305s] [ MISC                   ]          0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:23:17    305s] ---------------------------------------------------------------------------------------------
[12/07 21:23:17    305s]  DrvOpt #2 TOTAL                    0:00:38.6  ( 100.0 % )     0:00:38.6 /  0:00:38.5    1.0
[12/07 21:23:17    305s] ---------------------------------------------------------------------------------------------
[12/07 21:23:17    305s] 
[12/07 21:23:17    305s] End: GigaOpt DRV Optimization
[12/07 21:23:17    305s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/07 21:23:17    305s] **optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 2370.6M, totSessionCpu=0:05:06 **
[12/07 21:23:18    306s] Deleting Lib Analyzer.
[12/07 21:23:18    306s] 
[12/07 21:23:18    306s] Optimization is working on the following views:
[12/07 21:23:18    306s]   Setup views: view_functional_wcl_slow view_functional_wcl_fast 
[12/07 21:23:18    306s]   Hold  views: view_functional_wcl_slow view_functional_wcl_fast 
[12/07 21:23:18    306s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 21:23:18    306s] Begin: GigaOpt Global Optimization
[12/07 21:23:18    306s] *info: use new DP (enabled)
[12/07 21:23:18    306s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/07 21:23:18    306s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:23:18    306s] Info: 123 clock nets excluded from IPO operation.
[12/07 21:23:18    306s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:06.5/0:05:10.4 (1.0), mem = 2760.6M
[12/07 21:23:18    306s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3511916.5
[12/07 21:23:18    306s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:23:18    306s] ### Creating PhyDesignMc. totSessionCpu=0:05:07 mem=2760.6M
[12/07 21:23:18    306s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 21:23:18    306s] OPERPROF: Starting DPlace-Init at level 1, MEM:2760.6M, EPOCH TIME: 1733624598.536136
[12/07 21:23:18    306s] Processing tracks to init pin-track alignment.
[12/07 21:23:18    306s] z: 2, totalTracks: 1
[12/07 21:23:18    306s] z: 4, totalTracks: 1
[12/07 21:23:18    306s] z: 6, totalTracks: 1
[12/07 21:23:18    306s] z: 8, totalTracks: 1
[12/07 21:23:18    306s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:23:18    306s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:23:18    306s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2760.6M, EPOCH TIME: 1733624598.548212
[12/07 21:23:18    306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:18    306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:18    306s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:23:18    306s] 
[12/07 21:23:18    306s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:18    306s] 
[12/07 21:23:18    306s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:23:18    306s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.078, REAL:0.079, MEM:2760.6M, EPOCH TIME: 1733624598.627008
[12/07 21:23:18    306s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2760.6M, EPOCH TIME: 1733624598.627063
[12/07 21:23:18    306s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2760.6M, EPOCH TIME: 1733624598.627425
[12/07 21:23:18    306s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2760.6MB).
[12/07 21:23:18    306s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.101, REAL:0.101, MEM:2760.6M, EPOCH TIME: 1733624598.637145
[12/07 21:23:18    306s] TotalInstCnt at PhyDesignMc Initialization: 9461
[12/07 21:23:18    306s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:07 mem=2760.6M
[12/07 21:23:18    306s] ### Creating RouteCongInterface, started
[12/07 21:23:18    306s] 
[12/07 21:23:18    306s] Creating Lib Analyzer ...
[12/07 21:23:18    306s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:23:18    306s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 21:23:18    306s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:23:18    306s] 
[12/07 21:23:19    306s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:23:19    307s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:08 mem=2760.6M
[12/07 21:23:19    307s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:08 mem=2760.6M
[12/07 21:23:19    307s] Creating Lib Analyzer, finished. 
[12/07 21:23:19    307s] 
[12/07 21:23:19    307s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 21:23:19    307s] 
[12/07 21:23:19    307s] #optDebug: {0, 1.000}
[12/07 21:23:19    307s] ### Creating RouteCongInterface, finished
[12/07 21:23:19    307s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:23:19    307s] ### Creating LA Mngr. totSessionCpu=0:05:08 mem=2760.6M
[12/07 21:23:19    307s] ### Creating LA Mngr, finished. totSessionCpu=0:05:08 mem=2760.6M
[12/07 21:23:20    308s] *info: 123 clock nets excluded
[12/07 21:23:20    308s] *info: 126 no-driver nets excluded.
[12/07 21:23:20    308s] *info: 123 nets with fixed/cover wires excluded.
[12/07 21:23:20    308s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2779.7M, EPOCH TIME: 1733624600.233254
[12/07 21:23:20    308s] Found 0 hard placement blockage before merging.
[12/07 21:23:20    308s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2779.7M, EPOCH TIME: 1733624600.233495
[12/07 21:23:20    308s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/07 21:23:20    308s] +--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 21:23:20    308s] |  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/07 21:23:20    308s] +--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 21:23:20    308s] |   0.000|   0.000|    5.61%|   0:00:00.0| 2779.7M|   view_functional_wcl_slow|       NA| NA                                                 |
[12/07 21:23:20    308s] +--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 21:23:20    308s] 
[12/07 21:23:20    308s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2779.7M) ***
[12/07 21:23:20    308s] 
[12/07 21:23:20    308s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2779.7M) ***
[12/07 21:23:20    308s] Deleting 0 temporary hard placement blockage(s).
[12/07 21:23:20    308s] Bottom Preferred Layer:
[12/07 21:23:20    308s] +-----------+------------+------------+----------+
[12/07 21:23:20    308s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:23:20    308s] +-----------+------------+------------+----------+
[12/07 21:23:20    308s] | M3 (z=3)  |          0 |        123 | default  |
[12/07 21:23:20    308s] | M7 (z=7)  |       1120 |          0 | default  |
[12/07 21:23:20    308s] | M8 (z=8)  |       1519 |          0 | default  |
[12/07 21:23:20    308s] +-----------+------------+------------+----------+
[12/07 21:23:20    308s] Via Pillar Rule:
[12/07 21:23:20    308s]     None
[12/07 21:23:20    308s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/07 21:23:20    308s] Total-nets :: 10102, Stn-nets :: 5373, ratio :: 53.1875 %, Total-len 921460, Stn-len 634290
[12/07 21:23:20    308s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2760.6M, EPOCH TIME: 1733624600.987315
[12/07 21:23:20    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11221).
[12/07 21:23:20    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:21    308s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:21    308s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:21    308s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.035, REAL:0.035, MEM:2720.6M, EPOCH TIME: 1733624601.022134
[12/07 21:23:21    308s] TotalInstCnt at PhyDesignMc Destruction: 9461
[12/07 21:23:21    308s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3511916.5
[12/07 21:23:21    308s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:05:09.0/0:05:12.9 (1.0), mem = 2720.6M
[12/07 21:23:21    308s] 
[12/07 21:23:21    308s] =============================================================================================
[12/07 21:23:21    308s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.17-s075_1
[12/07 21:23:21    308s] =============================================================================================
[12/07 21:23:21    308s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:23:21    308s] ---------------------------------------------------------------------------------------------
[12/07 21:23:21    308s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:23:21    308s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  36.3 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 21:23:21    308s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:23:21    308s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  11.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:23:21    308s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 21:23:21    308s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.8 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 21:23:21    308s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:23:21    308s] [ TransformInit          ]      1   0:00:00.4  (  14.9 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:23:21    308s] [ MISC                   ]          0:00:00.6  (  25.8 % )     0:00:00.6 /  0:00:00.7    1.0
[12/07 21:23:21    308s] ---------------------------------------------------------------------------------------------
[12/07 21:23:21    308s]  GlobalOpt #1 TOTAL                 0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[12/07 21:23:21    308s] ---------------------------------------------------------------------------------------------
[12/07 21:23:21    308s] 
[12/07 21:23:21    308s] End: GigaOpt Global Optimization
[12/07 21:23:21    308s] *** Timing Is met
[12/07 21:23:21    308s] *** Check timing (0:00:00.0)
[12/07 21:23:21    308s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 21:23:21    308s] Deleting Lib Analyzer.
[12/07 21:23:21    308s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/07 21:23:21    309s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:23:21    309s] Info: 123 clock nets excluded from IPO operation.
[12/07 21:23:21    309s] ### Creating LA Mngr. totSessionCpu=0:05:09 mem=2720.6M
[12/07 21:23:21    309s] ### Creating LA Mngr, finished. totSessionCpu=0:05:09 mem=2720.6M
[12/07 21:23:21    309s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/07 21:23:21    309s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2720.6M, EPOCH TIME: 1733624601.066302
[12/07 21:23:21    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:21    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:21    309s] 
[12/07 21:23:21    309s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:21    309s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.073, REAL:0.073, MEM:2720.6M, EPOCH TIME: 1733624601.139608
[12/07 21:23:21    309s] 
[12/07 21:23:21    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:23:21    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:21    309s] Begin: GigaOpt DRV Optimization
[12/07 21:23:21    309s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/07 21:23:21    309s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:09.4/0:05:13.3 (1.0), mem = 2716.6M
[12/07 21:23:21    309s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:23:21    309s] Info: 123 clock nets excluded from IPO operation.
[12/07 21:23:21    309s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3511916.6
[12/07 21:23:21    309s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:23:21    309s] ### Creating PhyDesignMc. totSessionCpu=0:05:09 mem=2716.6M
[12/07 21:23:21    309s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 21:23:21    309s] OPERPROF: Starting DPlace-Init at level 1, MEM:2716.6M, EPOCH TIME: 1733624601.469737
[12/07 21:23:21    309s] Processing tracks to init pin-track alignment.
[12/07 21:23:21    309s] z: 2, totalTracks: 1
[12/07 21:23:21    309s] z: 4, totalTracks: 1
[12/07 21:23:21    309s] z: 6, totalTracks: 1
[12/07 21:23:21    309s] z: 8, totalTracks: 1
[12/07 21:23:21    309s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:23:21    309s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:23:21    309s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2716.6M, EPOCH TIME: 1733624601.481052
[12/07 21:23:21    309s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:21    309s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:21    309s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:23:21    309s] 
[12/07 21:23:21    309s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:21    309s] 
[12/07 21:23:21    309s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:23:21    309s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.074, REAL:0.074, MEM:2716.6M, EPOCH TIME: 1733624601.555085
[12/07 21:23:21    309s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2716.6M, EPOCH TIME: 1733624601.555141
[12/07 21:23:21    309s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2716.6M, EPOCH TIME: 1733624601.555462
[12/07 21:23:21    309s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2716.6MB).
[12/07 21:23:21    309s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.095, MEM:2716.6M, EPOCH TIME: 1733624601.565078
[12/07 21:23:21    309s] TotalInstCnt at PhyDesignMc Initialization: 9461
[12/07 21:23:21    309s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:10 mem=2716.6M
[12/07 21:23:21    309s] ### Creating RouteCongInterface, started
[12/07 21:23:21    309s] 
[12/07 21:23:21    309s] Creating Lib Analyzer ...
[12/07 21:23:21    309s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:23:21    309s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 21:23:21    309s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:23:21    309s] 
[12/07 21:23:21    309s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:23:22    310s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:11 mem=2722.6M
[12/07 21:23:22    310s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:11 mem=2722.6M
[12/07 21:23:22    310s] Creating Lib Analyzer, finished. 
[12/07 21:23:22    310s] 
[12/07 21:23:22    310s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/07 21:23:22    310s] 
[12/07 21:23:22    310s] #optDebug: {0, 1.000}
[12/07 21:23:22    310s] ### Creating RouteCongInterface, finished
[12/07 21:23:22    310s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:23:22    310s] ### Creating LA Mngr. totSessionCpu=0:05:11 mem=2722.6M
[12/07 21:23:22    310s] ### Creating LA Mngr, finished. totSessionCpu=0:05:11 mem=2722.6M
[12/07 21:23:23    311s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 21:23:23    311s] [GPS-DRV] maxDensity (design): 0.95
[12/07 21:23:23    311s] [GPS-DRV] maxLocalDensity: 0.98
[12/07 21:23:23    311s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/07 21:23:23    311s] [GPS-DRV] All active and enabled setup views
[12/07 21:23:23    311s] [GPS-DRV]     view_functional_wcl_slow
[12/07 21:23:23    311s] [GPS-DRV]     view_functional_wcl_fast
[12/07 21:23:23    311s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 21:23:23    311s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 21:23:23    311s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/07 21:23:23    311s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/07 21:23:23    311s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 21:23:23    311s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2779.9M, EPOCH TIME: 1733624603.124507
[12/07 21:23:23    311s] Found 0 hard placement blockage before merging.
[12/07 21:23:23    311s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2779.9M, EPOCH TIME: 1733624603.124731
[12/07 21:23:23    311s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:23:23    311s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 21:23:23    311s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:23:23    311s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 21:23:23    311s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:23:23    311s] Info: violation cost 32721.738281 (cap = 0.000000, tran = 32721.738281, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 21:23:23    311s] |  2248|  4348|   -15.45|     0|     0|     0.00|     0|     0|     0|     0|     3.88|     0.00|       0|       0|       0|  5.61%|          |         |
[12/07 21:23:31    319s] Info: violation cost 32269.244141 (cap = 0.000000, tran = 32269.244141, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 21:23:31    319s] |  2248|  4348|    -5.39|     0|     0|     0.00|     0|     0|     0|     0|     4.08|     0.00|      12|       0|       0|  5.61%| 0:00:08.0|  2806.5M|
[12/07 21:23:40    328s] Info: violation cost 32269.244141 (cap = 0.000000, tran = 32269.244141, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 21:23:40    328s] |  2248|  4348|    -5.39|     0|     0|     0.00|     0|     0|     0|     0|     4.08|     0.00|       0|       0|       0|  5.61%| 0:00:09.0|  2806.5M|
[12/07 21:23:40    328s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:23:40    328s] 
[12/07 21:23:40    328s] ###############################################################################
[12/07 21:23:40    328s] #
[12/07 21:23:40    328s] #  Large fanout net report:  
[12/07 21:23:40    328s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/07 21:23:40    328s] #     - current density: 5.61
[12/07 21:23:40    328s] #
[12/07 21:23:40    328s] #  List of high fanout nets:
[12/07 21:23:40    328s] #        Net(1):  rst: (fanouts = 144)
[12/07 21:23:40    328s] #
[12/07 21:23:40    328s] ###############################################################################
[12/07 21:23:40    328s] Bottom Preferred Layer:
[12/07 21:23:40    328s] +-----------+------------+------------+----------+
[12/07 21:23:40    328s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:23:40    328s] +-----------+------------+------------+----------+
[12/07 21:23:40    328s] | M3 (z=3)  |          0 |        123 | default  |
[12/07 21:23:40    328s] | M7 (z=7)  |       1120 |          0 | default  |
[12/07 21:23:40    328s] | M8 (z=8)  |       1519 |          0 | default  |
[12/07 21:23:40    328s] +-----------+------------+------------+----------+
[12/07 21:23:40    328s] Via Pillar Rule:
[12/07 21:23:40    328s]     None
[12/07 21:23:40    328s] 
[12/07 21:23:40    328s] 
[12/07 21:23:40    328s] =======================================================================
[12/07 21:23:40    328s]                 Reasons for remaining drv violations
[12/07 21:23:40    328s] =======================================================================
[12/07 21:23:40    328s] *info: Total 2249 net(s) have violations which can't be fixed by DRV optimization.
[12/07 21:23:40    328s] 
[12/07 21:23:40    328s] MultiBuffering failure reasons
[12/07 21:23:40    328s] ------------------------------------------------
[12/07 21:23:40    328s] *info:  2247 net(s): Could not be fixed because the gain is not enough.
[12/07 21:23:40    328s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/07 21:23:40    328s] *info:     1 net(s): Could not be fixed because buffering engine can't find a solution.
[12/07 21:23:40    328s] 
[12/07 21:23:40    328s] 
[12/07 21:23:40    328s] *** Finish DRV Fixing (cpu=0:00:17.3 real=0:00:17.0 mem=2806.5M) ***
[12/07 21:23:40    328s] 
[12/07 21:23:40    328s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2806.5M, EPOCH TIME: 1733624620.482307
[12/07 21:23:40    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11233).
[12/07 21:23:40    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:40    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:40    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:40    328s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.039, REAL:0.039, MEM:2806.5M, EPOCH TIME: 1733624620.521702
[12/07 21:23:40    328s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2806.5M, EPOCH TIME: 1733624620.527343
[12/07 21:23:40    328s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2806.5M, EPOCH TIME: 1733624620.527409
[12/07 21:23:40    328s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2806.5M, EPOCH TIME: 1733624620.539207
[12/07 21:23:40    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:40    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:40    328s] 
[12/07 21:23:40    328s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:40    328s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.081, REAL:0.082, MEM:2806.5M, EPOCH TIME: 1733624620.620738
[12/07 21:23:40    328s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2806.5M, EPOCH TIME: 1733624620.620793
[12/07 21:23:40    328s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2806.5M, EPOCH TIME: 1733624620.621182
[12/07 21:23:40    328s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2806.5M, EPOCH TIME: 1733624620.630732
[12/07 21:23:40    328s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2806.5M, EPOCH TIME: 1733624620.631022
[12/07 21:23:40    328s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.103, REAL:0.104, MEM:2806.5M, EPOCH TIME: 1733624620.631084
[12/07 21:23:40    328s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.103, REAL:0.104, MEM:2806.5M, EPOCH TIME: 1733624620.631109
[12/07 21:23:40    328s] TDRefine: refinePlace mode is spiral
[12/07 21:23:40    328s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3511916.7
[12/07 21:23:40    328s] OPERPROF: Starting RefinePlace at level 1, MEM:2806.5M, EPOCH TIME: 1733624620.631176
[12/07 21:23:40    328s] *** Starting refinePlace (0:05:29 mem=2806.5M) ***
[12/07 21:23:40    328s] Total net bbox length = 9.202e+05 (3.931e+05 5.271e+05) (ext = 1.751e+04)
[12/07 21:23:40    328s] 
[12/07 21:23:40    328s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:40    328s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:23:40    328s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:40    328s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:40    328s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2806.5M, EPOCH TIME: 1733624620.661857
[12/07 21:23:40    328s] Starting refinePlace ...
[12/07 21:23:40    328s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:40    328s] One DDP V2 for no tweak run.
[12/07 21:23:40    328s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:40    328s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2806.5M, EPOCH TIME: 1733624620.738655
[12/07 21:23:40    328s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:23:40    328s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2806.5M, EPOCH TIME: 1733624620.738732
[12/07 21:23:40    328s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.015, REAL:0.016, MEM:2806.5M, EPOCH TIME: 1733624620.754274
[12/07 21:23:40    328s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2806.5M, EPOCH TIME: 1733624620.754312
[12/07 21:23:40    328s] DDP markSite nrRow 831 nrJob 831
[12/07 21:23:40    328s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.018, REAL:0.019, MEM:2806.5M, EPOCH TIME: 1733624620.772825
[12/07 21:23:40    328s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.034, REAL:0.034, MEM:2806.5M, EPOCH TIME: 1733624620.772945
[12/07 21:23:40    328s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:23:40    328s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2806.5M, EPOCH TIME: 1733624620.940561
[12/07 21:23:40    328s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2806.5M, EPOCH TIME: 1733624620.940606
[12/07 21:23:40    328s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:23:40    328s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2806.5M, EPOCH TIME: 1733624620.941257
[12/07 21:23:40    328s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2806.5M, EPOCH TIME: 1733624620.941324
[12/07 21:23:41    328s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.101, REAL:0.102, MEM:2806.5M, EPOCH TIME: 1733624621.042880
[12/07 21:23:41    328s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:23:41    328s]  ** Cut row section real time 0:00:01.0.
[12/07 21:23:41    328s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.102, REAL:0.102, MEM:2806.5M, EPOCH TIME: 1733624621.043513
[12/07 21:23:41    329s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 21:23:41    329s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=2806.5MB) @(0:05:29 - 0:05:29).
[12/07 21:23:41    329s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:23:41    329s] wireLenOptFixPriorityInst 3136 inst fixed
[12/07 21:23:41    329s] 
[12/07 21:23:41    329s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:23:41    329s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:23:41    329s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:23:41    329s] Move report: legalization moves 15 insts, mean move: 4.01 um, max move: 10.00 um spiral
[12/07 21:23:41    329s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/FE_OFC2450_s_msg_21): (1338.60, 1461.80) --> (1339.60, 1452.80)
[12/07 21:23:41    329s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 21:23:41    329s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 21:23:41    329s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=2793.6MB) @(0:05:29 - 0:05:30).
[12/07 21:23:41    329s] Move report: Detail placement moves 15 insts, mean move: 4.01 um, max move: 10.00 um 
[12/07 21:23:41    329s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/FE_OFC2450_s_msg_21): (1338.60, 1461.80) --> (1339.60, 1452.80)
[12/07 21:23:41    329s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2793.6MB
[12/07 21:23:41    329s] Statistics of distance of Instance movement in refine placement:
[12/07 21:23:41    329s]   maximum (X+Y) =        10.00 um
[12/07 21:23:41    329s]   inst (ys[2].xs[2].torus_switch_xy/FE_OFC2450_s_msg_21) with max move: (1338.6, 1461.8) -> (1339.6, 1452.8)
[12/07 21:23:41    329s]   mean    (X+Y) =         4.01 um
[12/07 21:23:41    329s] Summary Report:
[12/07 21:23:41    329s] Instances move: 15 (out of 9351 movable)
[12/07 21:23:41    329s] Instances flipped: 0
[12/07 21:23:41    329s] Mean displacement: 4.01 um
[12/07 21:23:41    329s] Max displacement: 10.00 um (Instance: ys[2].xs[2].torus_switch_xy/FE_OFC2450_s_msg_21) (1338.6, 1461.8) -> (1339.6, 1452.8)
[12/07 21:23:41    329s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[12/07 21:23:41    329s] Total instances moved : 15
[12/07 21:23:41    329s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.076, REAL:1.072, MEM:2793.6M, EPOCH TIME: 1733624621.733565
[12/07 21:23:41    329s] Total net bbox length = 9.203e+05 (3.932e+05 5.271e+05) (ext = 1.751e+04)
[12/07 21:23:41    329s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2793.6MB
[12/07 21:23:41    329s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2793.6MB) @(0:05:29 - 0:05:30).
[12/07 21:23:41    329s] *** Finished refinePlace (0:05:30 mem=2793.6M) ***
[12/07 21:23:41    329s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3511916.7
[12/07 21:23:41    329s] OPERPROF: Finished RefinePlace at level 1, CPU:1.109, REAL:1.105, MEM:2793.6M, EPOCH TIME: 1733624621.736146
[12/07 21:23:41    329s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2793.6M, EPOCH TIME: 1733624621.763811
[12/07 21:23:41    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11233).
[12/07 21:23:41    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:41    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:41    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:41    329s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.036, REAL:0.036, MEM:2790.6M, EPOCH TIME: 1733624621.799978
[12/07 21:23:41    329s] *** maximum move = 10.00 um ***
[12/07 21:23:41    329s] *** Finished re-routing un-routed nets (2790.6M) ***
[12/07 21:23:41    329s] OPERPROF: Starting DPlace-Init at level 1, MEM:2790.6M, EPOCH TIME: 1733624621.817513
[12/07 21:23:41    329s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2790.6M, EPOCH TIME: 1733624621.828302
[12/07 21:23:41    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:41    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:41    329s] 
[12/07 21:23:41    329s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:41    329s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.069, REAL:0.069, MEM:2790.6M, EPOCH TIME: 1733624621.897159
[12/07 21:23:41    329s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2790.6M, EPOCH TIME: 1733624621.897214
[12/07 21:23:41    329s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2806.6M, EPOCH TIME: 1733624621.897794
[12/07 21:23:41    329s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2806.6M, EPOCH TIME: 1733624621.907415
[12/07 21:23:41    329s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2806.6M, EPOCH TIME: 1733624621.907691
[12/07 21:23:41    329s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.090, MEM:2806.6M, EPOCH TIME: 1733624621.907751
[12/07 21:23:42    330s] 
[12/07 21:23:42    330s] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=2806.6M) ***
[12/07 21:23:42    330s] Deleting 0 temporary hard placement blockage(s).
[12/07 21:23:42    330s] Total-nets :: 10114, Stn-nets :: 5385, ratio :: 53.243 %, Total-len 921459, Stn-len 634289
[12/07 21:23:42    330s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2787.5M, EPOCH TIME: 1733624622.155886
[12/07 21:23:42    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:23:42    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:42    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:42    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:42    330s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:2723.5M, EPOCH TIME: 1733624622.187719
[12/07 21:23:42    330s] TotalInstCnt at PhyDesignMc Destruction: 9473
[12/07 21:23:42    330s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3511916.6
[12/07 21:23:42    330s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:20.7/0:00:20.7 (1.0), totSession cpu/real = 0:05:30.1/0:05:34.0 (1.0), mem = 2723.5M
[12/07 21:23:42    330s] 
[12/07 21:23:42    330s] =============================================================================================
[12/07 21:23:42    330s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.17-s075_1
[12/07 21:23:42    330s] =============================================================================================
[12/07 21:23:42    330s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:23:42    330s] ---------------------------------------------------------------------------------------------
[12/07 21:23:42    330s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:23:42    330s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   4.6 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 21:23:42    330s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:23:42    330s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:23:42    330s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 21:23:42    330s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 21:23:42    330s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:23:42    330s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:17.2 /  0:00:17.1    1.0
[12/07 21:23:42    330s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:17.0 /  0:00:17.0    1.0
[12/07 21:23:42    330s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:23:42    330s] [ OptEval                ]      4   0:00:17.0  (  81.8 % )     0:00:17.0 /  0:00:16.9    1.0
[12/07 21:23:42    330s] [ OptCommit              ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[12/07 21:23:42    330s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/07 21:23:42    330s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 21:23:42    330s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 21:23:42    330s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/07 21:23:42    330s] [ RefinePlace            ]      1   0:00:01.6  (   7.7 % )     0:00:01.6 /  0:00:01.6    1.0
[12/07 21:23:42    330s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/07 21:23:42    330s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:23:42    330s] [ MISC                   ]          0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:23:42    330s] ---------------------------------------------------------------------------------------------
[12/07 21:23:42    330s]  DrvOpt #3 TOTAL                    0:00:20.7  ( 100.0 % )     0:00:20.7 /  0:00:20.7    1.0
[12/07 21:23:42    330s] ---------------------------------------------------------------------------------------------
[12/07 21:23:42    330s] 
[12/07 21:23:42    330s] End: GigaOpt DRV Optimization
[12/07 21:23:42    330s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/07 21:23:42    330s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2723.5M, EPOCH TIME: 1733624622.204211
[12/07 21:23:42    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:42    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:42    330s] 
[12/07 21:23:42    330s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:42    330s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.077, REAL:0.077, MEM:2723.5M, EPOCH TIME: 1733624622.281205
[12/07 21:23:42    330s] 
[12/07 21:23:42    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:23:42    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:42    330s] 
------------------------------------------------------------------
     Summary (cpu=0.35min real=0.35min mem=2723.5M)
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.083  |  4.083  |  4.999  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5808   |  3328   |  3152   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |   2104 (2687)    |   -5.247   |   2104 (3256)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 21:23:42    330s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2771.7M, EPOCH TIME: 1733624622.671380
[12/07 21:23:42    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:42    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:42    330s] 
[12/07 21:23:42    330s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:42    330s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.075, REAL:0.076, MEM:2771.7M, EPOCH TIME: 1733624622.747110
[12/07 21:23:42    330s] 
[12/07 21:23:42    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:23:42    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:42    330s] Density: 5.607%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[12/07 21:23:42    330s] **optDesign ... cpu = 0:01:20, real = 0:01:20, mem = 2369.6M, totSessionCpu=0:05:31 **
[12/07 21:23:43    331s] Deleting Lib Analyzer.
[12/07 21:23:43    331s] 
[12/07 21:23:43    331s] Optimization is working on the following views:
[12/07 21:23:43    331s]   Setup views: view_functional_wcl_slow 
[12/07 21:23:43    331s]   Hold  views: view_functional_wcl_slow 
[12/07 21:23:43    331s] 
[12/07 21:23:43    331s] Active setup views:
[12/07 21:23:43    331s]  view_functional_wcl_slow
[12/07 21:23:43    331s]   Dominating endpoints: 0
[12/07 21:23:43    331s]   Dominating TNS: -0.000
[12/07 21:23:43    331s] 
[12/07 21:23:43    331s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 21:23:43    331s] **INFO: Flow update: Design timing is met.
[12/07 21:23:43    331s] **INFO: Flow update: Design timing is met.
[12/07 21:23:43    331s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/07 21:23:43    331s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:23:43    331s] Info: 123 clock nets excluded from IPO operation.
[12/07 21:23:43    331s] ### Creating LA Mngr. totSessionCpu=0:05:32 mem=2717.8M
[12/07 21:23:43    331s] ### Creating LA Mngr, finished. totSessionCpu=0:05:32 mem=2717.8M
[12/07 21:23:43    331s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:23:43    331s] ### Creating PhyDesignMc. totSessionCpu=0:05:32 mem=2775.1M
[12/07 21:23:43    331s] OPERPROF: Starting DPlace-Init at level 1, MEM:2775.1M, EPOCH TIME: 1733624623.636363
[12/07 21:23:43    331s] Processing tracks to init pin-track alignment.
[12/07 21:23:43    331s] z: 2, totalTracks: 1
[12/07 21:23:43    331s] z: 4, totalTracks: 1
[12/07 21:23:43    331s] z: 6, totalTracks: 1
[12/07 21:23:43    331s] z: 8, totalTracks: 1
[12/07 21:23:43    331s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:23:43    331s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:23:43    331s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2775.1M, EPOCH TIME: 1733624623.647866
[12/07 21:23:43    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:43    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:43    331s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:23:43    331s] 
[12/07 21:23:43    331s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:43    331s] 
[12/07 21:23:43    331s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:23:43    331s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.077, REAL:0.077, MEM:2775.1M, EPOCH TIME: 1733624623.725319
[12/07 21:23:43    331s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2775.1M, EPOCH TIME: 1733624623.725374
[12/07 21:23:43    331s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2775.1M, EPOCH TIME: 1733624623.725714
[12/07 21:23:43    331s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2775.1MB).
[12/07 21:23:43    331s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.099, REAL:0.099, MEM:2775.1M, EPOCH TIME: 1733624623.735360
[12/07 21:23:43    331s] TotalInstCnt at PhyDesignMc Initialization: 9473
[12/07 21:23:43    331s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:32 mem=2775.1M
[12/07 21:23:43    331s] Begin: Area Reclaim Optimization
[12/07 21:23:43    331s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:31.8/0:05:35.7 (1.0), mem = 2775.1M
[12/07 21:23:43    331s] 
[12/07 21:23:43    331s] Creating Lib Analyzer ...
[12/07 21:23:44    331s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:23:44    331s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 21:23:44    331s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:23:44    331s] 
[12/07 21:23:44    332s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:23:44    332s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:33 mem=2781.1M
[12/07 21:23:44    332s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:33 mem=2781.1M
[12/07 21:23:44    332s] Creating Lib Analyzer, finished. 
[12/07 21:23:44    332s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3511916.7
[12/07 21:23:44    332s] ### Creating RouteCongInterface, started
[12/07 21:23:44    332s] 
[12/07 21:23:44    332s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 21:23:44    332s] 
[12/07 21:23:44    332s] #optDebug: {0, 1.000}
[12/07 21:23:44    332s] ### Creating RouteCongInterface, finished
[12/07 21:23:44    332s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:23:44    332s] ### Creating LA Mngr. totSessionCpu=0:05:33 mem=2781.1M
[12/07 21:23:44    332s] ### Creating LA Mngr, finished. totSessionCpu=0:05:33 mem=2781.1M
[12/07 21:23:45    332s] Usable buffer cells for single buffer setup transform:
[12/07 21:23:45    332s] CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
[12/07 21:23:45    332s] Number of usable buffer cells above: 10
[12/07 21:23:45    332s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2781.1M, EPOCH TIME: 1733624625.062939
[12/07 21:23:45    332s] Found 0 hard placement blockage before merging.
[12/07 21:23:45    332s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2781.1M, EPOCH TIME: 1733624625.063172
[12/07 21:23:45    333s] Reclaim Optimization WNS Slack 0.027  TNS Slack 0.000 Density 5.61
[12/07 21:23:45    333s] +---------+---------+--------+--------+------------+--------+
[12/07 21:23:45    333s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/07 21:23:45    333s] +---------+---------+--------+--------+------------+--------+
[12/07 21:23:45    333s] |    5.61%|        -|   0.027|   0.000|   0:00:00.0| 2781.1M|
[12/07 21:23:45    333s] |    5.61%|        0|   0.027|   0.000|   0:00:00.0| 2781.1M|
[12/07 21:23:45    333s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/07 21:23:45    333s] |    5.61%|        0|   0.027|   0.000|   0:00:00.0| 2781.1M|
[12/07 21:23:46    334s] |    5.60%|      111|   0.027|   0.000|   0:00:01.0| 2804.7M|
[12/07 21:23:47    335s] |    5.57%|      225|   0.027|   0.000|   0:00:01.0| 2804.7M|
[12/07 21:23:47    335s] |    5.57%|        4|   0.027|   0.000|   0:00:00.0| 2804.7M|
[12/07 21:23:47    335s] |    5.57%|        0|   0.027|   0.000|   0:00:00.0| 2804.7M|
[12/07 21:23:47    335s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/07 21:23:47    335s] #optDebug: RTR_SNLTF <10.0000 1.8000> <18.0000> 
[12/07 21:23:47    335s] |    5.57%|        0|   0.027|   0.000|   0:00:00.0| 2804.7M|
[12/07 21:23:47    335s] +---------+---------+--------+--------+------------+--------+
[12/07 21:23:47    335s] Reclaim Optimization End WNS Slack 0.027  TNS Slack 0.000 Density 5.57
[12/07 21:23:47    335s] 
[12/07 21:23:47    335s] ** Summary: Restruct = 0 Buffer Deletion = 111 Declone = 0 Resize = 229 **
[12/07 21:23:47    335s] --------------------------------------------------------------
[12/07 21:23:47    335s] |                                   | Total     | Sequential |
[12/07 21:23:47    335s] --------------------------------------------------------------
[12/07 21:23:47    335s] | Num insts resized                 |     225  |       0    |
[12/07 21:23:47    335s] | Num insts undone                  |       0  |       0    |
[12/07 21:23:47    335s] | Num insts Downsized               |     225  |       0    |
[12/07 21:23:47    335s] | Num insts Samesized               |       0  |       0    |
[12/07 21:23:47    335s] | Num insts Upsized                 |       0  |       0    |
[12/07 21:23:47    335s] | Num multiple commits+uncommits    |       4  |       -    |
[12/07 21:23:47    335s] --------------------------------------------------------------
[12/07 21:23:47    335s] Bottom Preferred Layer:
[12/07 21:23:47    335s] +-----------+------------+------------+----------+
[12/07 21:23:47    335s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:23:47    335s] +-----------+------------+------------+----------+
[12/07 21:23:47    335s] | M3 (z=3)  |          0 |        123 | default  |
[12/07 21:23:47    335s] | M7 (z=7)  |       1120 |          0 | default  |
[12/07 21:23:47    335s] | M8 (z=8)  |       1519 |          0 | default  |
[12/07 21:23:47    335s] +-----------+------------+------------+----------+
[12/07 21:23:47    335s] Via Pillar Rule:
[12/07 21:23:47    335s]     None
[12/07 21:23:47    335s] 
[12/07 21:23:47    335s] Number of times islegalLocAvaiable called = 1074 skipped = 0, called in commitmove = 229, skipped in commitmove = 0
[12/07 21:23:47    335s] End: Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
[12/07 21:23:47    335s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2804.7M, EPOCH TIME: 1733624627.858276
[12/07 21:23:47    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11122).
[12/07 21:23:47    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:47    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:47    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:47    335s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.029, MEM:2804.7M, EPOCH TIME: 1733624627.887471
[12/07 21:23:47    335s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2804.7M, EPOCH TIME: 1733624627.891999
[12/07 21:23:47    335s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2804.7M, EPOCH TIME: 1733624627.892070
[12/07 21:23:47    335s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2804.7M, EPOCH TIME: 1733624627.903321
[12/07 21:23:47    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:47    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:47    335s] 
[12/07 21:23:47    335s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:47    335s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.071, REAL:0.071, MEM:2804.7M, EPOCH TIME: 1733624627.974373
[12/07 21:23:47    335s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2804.7M, EPOCH TIME: 1733624627.974430
[12/07 21:23:47    335s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2804.7M, EPOCH TIME: 1733624627.974808
[12/07 21:23:47    335s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2804.7M, EPOCH TIME: 1733624627.984386
[12/07 21:23:47    335s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2804.7M, EPOCH TIME: 1733624627.984674
[12/07 21:23:47    335s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.092, REAL:0.093, MEM:2804.7M, EPOCH TIME: 1733624627.984733
[12/07 21:23:47    335s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.092, REAL:0.093, MEM:2804.7M, EPOCH TIME: 1733624627.984758
[12/07 21:23:47    335s] TDRefine: refinePlace mode is spiral
[12/07 21:23:47    335s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3511916.8
[12/07 21:23:47    335s] OPERPROF: Starting RefinePlace at level 1, MEM:2804.7M, EPOCH TIME: 1733624627.984812
[12/07 21:23:47    335s] *** Starting refinePlace (0:05:36 mem=2804.7M) ***
[12/07 21:23:47    335s] Total net bbox length = 9.200e+05 (3.930e+05 5.270e+05) (ext = 1.751e+04)
[12/07 21:23:47    335s] 
[12/07 21:23:47    335s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:48    335s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:23:48    335s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:48    335s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:48    335s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2804.7M, EPOCH TIME: 1733624628.014794
[12/07 21:23:48    335s] Starting refinePlace ...
[12/07 21:23:48    335s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:48    335s] One DDP V2 for no tweak run.
[12/07 21:23:48    335s] 
[12/07 21:23:48    335s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:23:48    336s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:23:48    336s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:23:48    336s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/07 21:23:48    336s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 21:23:48    336s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 21:23:48    336s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=2788.7MB) @(0:05:36 - 0:05:36).
[12/07 21:23:48    336s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:23:48    336s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2788.7MB
[12/07 21:23:48    336s] Statistics of distance of Instance movement in refine placement:
[12/07 21:23:48    336s]   maximum (X+Y) =         0.00 um
[12/07 21:23:48    336s]   mean    (X+Y) =         0.00 um
[12/07 21:23:48    336s] Summary Report:
[12/07 21:23:48    336s] Instances move: 0 (out of 9240 movable)
[12/07 21:23:48    336s] Instances flipped: 0
[12/07 21:23:48    336s] Mean displacement: 0.00 um
[12/07 21:23:48    336s] Max displacement: 0.00 um 
[12/07 21:23:48    336s] Total instances moved : 0
[12/07 21:23:48    336s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.510, REAL:0.507, MEM:2788.7M, EPOCH TIME: 1733624628.521546
[12/07 21:23:48    336s] Total net bbox length = 9.200e+05 (3.930e+05 5.270e+05) (ext = 1.751e+04)
[12/07 21:23:48    336s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2788.7MB
[12/07 21:23:48    336s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2788.7MB) @(0:05:36 - 0:05:36).
[12/07 21:23:48    336s] *** Finished refinePlace (0:05:36 mem=2788.7M) ***
[12/07 21:23:48    336s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3511916.8
[12/07 21:23:48    336s] OPERPROF: Finished RefinePlace at level 1, CPU:0.543, REAL:0.540, MEM:2788.7M, EPOCH TIME: 1733624628.524406
[12/07 21:23:48    336s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2788.7M, EPOCH TIME: 1733624628.551750
[12/07 21:23:48    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11122).
[12/07 21:23:48    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:48    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:48    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:48    336s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:2788.7M, EPOCH TIME: 1733624628.583938
[12/07 21:23:48    336s] *** maximum move = 0.00 um ***
[12/07 21:23:48    336s] *** Finished re-routing un-routed nets (2788.7M) ***
[12/07 21:23:48    336s] OPERPROF: Starting DPlace-Init at level 1, MEM:2788.7M, EPOCH TIME: 1733624628.602290
[12/07 21:23:48    336s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2788.7M, EPOCH TIME: 1733624628.613007
[12/07 21:23:48    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:48    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:48    336s] 
[12/07 21:23:48    336s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:48    336s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.066, REAL:0.067, MEM:2788.7M, EPOCH TIME: 1733624628.679530
[12/07 21:23:48    336s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2788.7M, EPOCH TIME: 1733624628.679588
[12/07 21:23:48    336s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2804.7M, EPOCH TIME: 1733624628.680176
[12/07 21:23:48    336s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2804.7M, EPOCH TIME: 1733624628.689772
[12/07 21:23:48    336s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2804.7M, EPOCH TIME: 1733624628.690048
[12/07 21:23:48    336s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.087, REAL:0.088, MEM:2804.7M, EPOCH TIME: 1733624628.690106
[12/07 21:23:48    336s] 
[12/07 21:23:48    336s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=2804.7M) ***
[12/07 21:23:48    336s] Deleting 0 temporary hard placement blockage(s).
[12/07 21:23:48    336s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3511916.7
[12/07 21:23:48    336s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.9/0:00:05.0 (1.0), totSession cpu/real = 0:05:36.8/0:05:40.7 (1.0), mem = 2804.7M
[12/07 21:23:48    336s] 
[12/07 21:23:48    336s] =============================================================================================
[12/07 21:23:48    336s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.17-s075_1
[12/07 21:23:48    336s] =============================================================================================
[12/07 21:23:48    336s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:23:48    336s] ---------------------------------------------------------------------------------------------
[12/07 21:23:48    336s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.1
[12/07 21:23:48    336s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  17.3 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 21:23:48    336s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:23:48    336s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 21:23:48    336s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:23:48    336s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:23:48    336s] [ OptimizationStep       ]      1   0:00:00.2  (   3.7 % )     0:00:02.7 /  0:00:02.7    1.0
[12/07 21:23:48    336s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.2 % )     0:00:02.5 /  0:00:02.5    1.0
[12/07 21:23:48    336s] [ OptGetWeight           ]     97   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:23:48    336s] [ OptEval                ]     97   0:00:01.8  (  35.6 % )     0:00:01.8 /  0:00:01.7    1.0
[12/07 21:23:48    336s] [ OptCommit              ]     97   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.3
[12/07 21:23:48    336s] [ PostCommitDelayUpdate  ]     97   0:00:00.0  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 21:23:48    336s] [ IncrDelayCalc          ]     43   0:00:00.5  (   9.2 % )     0:00:00.5 /  0:00:00.5    1.1
[12/07 21:23:48    336s] [ RefinePlace            ]      1   0:00:01.0  (  20.3 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 21:23:48    336s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:23:48    336s] [ IncrTimingUpdate       ]     13   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 21:23:48    336s] [ MISC                   ]          0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:23:48    336s] ---------------------------------------------------------------------------------------------
[12/07 21:23:48    336s]  AreaOpt #1 TOTAL                   0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:04.9    1.0
[12/07 21:23:48    336s] ---------------------------------------------------------------------------------------------
[12/07 21:23:48    336s] 
[12/07 21:23:48    336s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2785.6M, EPOCH TIME: 1733624628.873860
[12/07 21:23:48    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:23:48    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:48    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:48    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:48    336s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.034, MEM:2724.6M, EPOCH TIME: 1733624628.907481
[12/07 21:23:48    336s] TotalInstCnt at PhyDesignMc Destruction: 9362
[12/07 21:23:48    336s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2724.60M, totSessionCpu=0:05:37).
[12/07 21:23:48    336s] postCtsLateCongRepair #1 0
[12/07 21:23:48    336s] postCtsLateCongRepair #1 0
[12/07 21:23:48    336s] postCtsLateCongRepair #1 0
[12/07 21:23:48    336s] postCtsLateCongRepair #1 0
[12/07 21:23:48    336s] Starting local wire reclaim
[12/07 21:23:48    336s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2724.6M, EPOCH TIME: 1733624628.939937
[12/07 21:23:48    336s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2724.6M, EPOCH TIME: 1733624628.939997
[12/07 21:23:48    336s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2724.6M, EPOCH TIME: 1733624628.940043
[12/07 21:23:48    336s] Processing tracks to init pin-track alignment.
[12/07 21:23:48    336s] z: 2, totalTracks: 1
[12/07 21:23:48    336s] z: 4, totalTracks: 1
[12/07 21:23:48    336s] z: 6, totalTracks: 1
[12/07 21:23:48    336s] z: 8, totalTracks: 1
[12/07 21:23:48    336s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:23:48    336s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:23:48    336s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2724.6M, EPOCH TIME: 1733624628.951016
[12/07 21:23:48    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:48    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:48    336s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:23:49    336s] 
[12/07 21:23:49    336s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:49    336s] 
[12/07 21:23:49    336s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:23:49    336s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.077, REAL:0.077, MEM:2724.6M, EPOCH TIME: 1733624629.027974
[12/07 21:23:49    336s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2724.6M, EPOCH TIME: 1733624629.028029
[12/07 21:23:49    336s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2724.6M, EPOCH TIME: 1733624629.028369
[12/07 21:23:49    336s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2724.6MB).
[12/07 21:23:49    336s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.097, REAL:0.098, MEM:2724.6M, EPOCH TIME: 1733624629.037841
[12/07 21:23:49    336s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.097, REAL:0.098, MEM:2724.6M, EPOCH TIME: 1733624629.037869
[12/07 21:23:49    336s] TDRefine: refinePlace mode is spiral
[12/07 21:23:49    336s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3511916.9
[12/07 21:23:49    336s] OPERPROF:   Starting RefinePlace at level 2, MEM:2724.6M, EPOCH TIME: 1733624629.037924
[12/07 21:23:49    336s] *** Starting refinePlace (0:05:37 mem=2724.6M) ***
[12/07 21:23:49    336s] Total net bbox length = 9.200e+05 (3.930e+05 5.270e+05) (ext = 1.751e+04)
[12/07 21:23:49    336s] 
[12/07 21:23:49    336s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:23:49    336s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:49    336s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:49    336s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2724.6M, EPOCH TIME: 1733624629.068601
[12/07 21:23:49    336s] Starting refinePlace ...
[12/07 21:23:49    336s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:49    336s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:49    337s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2724.6M, EPOCH TIME: 1733624629.147386
[12/07 21:23:49    337s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:23:49    337s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2724.6M, EPOCH TIME: 1733624629.147464
[12/07 21:23:49    337s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.010, REAL:0.010, MEM:2724.6M, EPOCH TIME: 1733624629.157495
[12/07 21:23:49    337s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2724.6M, EPOCH TIME: 1733624629.157528
[12/07 21:23:49    337s] DDP markSite nrRow 831 nrJob 831
[12/07 21:23:49    337s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.018, REAL:0.018, MEM:2724.6M, EPOCH TIME: 1733624629.175867
[12/07 21:23:49    337s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.028, REAL:0.029, MEM:2724.6M, EPOCH TIME: 1733624629.175962
[12/07 21:23:49    337s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:23:49    337s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2724.6M, EPOCH TIME: 1733624629.307994
[12/07 21:23:49    337s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2724.6M, EPOCH TIME: 1733624629.308039
[12/07 21:23:49    337s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:23:49    337s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2724.6M, EPOCH TIME: 1733624629.308702
[12/07 21:23:49    337s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2724.6M, EPOCH TIME: 1733624629.308766
[12/07 21:23:49    337s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.100, REAL:0.100, MEM:2724.6M, EPOCH TIME: 1733624629.408820
[12/07 21:23:49    337s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:23:49    337s]  ** Cut row section real time 0:00:00.0.
[12/07 21:23:49    337s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.100, REAL:0.101, MEM:2724.6M, EPOCH TIME: 1733624629.409540
[12/07 21:23:49    337s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 21:23:49    337s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2724.6MB) @(0:05:37 - 0:05:37).
[12/07 21:23:49    337s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:23:49    337s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2724.6M, EPOCH TIME: 1733624629.585084
[12/07 21:23:49    337s] OPERPROF:         Starting spMPad at level 5, MEM:2728.7M, EPOCH TIME: 1733624629.599978
[12/07 21:23:49    337s] OPERPROF:           Starting spContextMPad at level 6, MEM:2728.7M, EPOCH TIME: 1733624629.600587
[12/07 21:23:49    337s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2728.7M, EPOCH TIME: 1733624629.600627
[12/07 21:23:49    337s] MP Top (9240): mp=1.050. U=0.056.
[12/07 21:23:49    337s] OPERPROF:         Finished spMPad at level 5, CPU:0.011, REAL:0.011, MEM:2728.7M, EPOCH TIME: 1733624629.610627
[12/07 21:23:49    337s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2728.7M, EPOCH TIME: 1733624629.611621
[12/07 21:23:49    337s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2728.7M, EPOCH TIME: 1733624629.611658
[12/07 21:23:49    337s] OPERPROF:             Starting InitSKP at level 7, MEM:2728.7M, EPOCH TIME: 1733624629.612008
[12/07 21:23:49    337s] no activity file in design. spp won't run.
[12/07 21:23:49    337s] no activity file in design. spp won't run.
[12/07 21:23:49    337s] **WARN: [IO pin not placed] clk
[12/07 21:23:49    337s] **WARN: [IO pin not placed] rst
[12/07 21:23:49    337s] **WARN: [IO pin not placed] out_v
[12/07 21:23:49    337s] **WARN: [IO pin not placed] out[31]
[12/07 21:23:49    337s] **WARN: [IO pin not placed] out[30]
[12/07 21:23:49    337s] **WARN: [IO pin not placed] out[29]
[12/07 21:23:49    337s] **WARN: [IO pin not placed] out[28]
[12/07 21:23:49    337s] **WARN: [IO pin not placed] out[27]
[12/07 21:23:49    337s] **WARN: [IO pin not placed] out[26]
[12/07 21:23:49    337s] **WARN: [IO pin not placed] out[25]
[12/07 21:23:49    337s] **WARN: [IO pin not placed] ...
[12/07 21:23:49    337s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 36 / 36 = 100.00%
[12/07 21:23:50    337s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:01.0)***
[12/07 21:23:50    337s] OPERPROF:             Finished InitSKP at level 7, CPU:0.412, REAL:0.413, MEM:2732.3M, EPOCH TIME: 1733624630.025352
[12/07 21:23:50    337s] Timing cost in AAE based: 1387.0577868859181763
[12/07 21:23:50    338s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.503, REAL:0.504, MEM:2734.0M, EPOCH TIME: 1733624630.116019
[12/07 21:23:50    338s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.504, REAL:0.505, MEM:2734.0M, EPOCH TIME: 1733624630.116973
[12/07 21:23:50    338s] SKP cleared!
[12/07 21:23:50    338s] AAE Timing clean up.
[12/07 21:23:50    338s] Tweakage: fix icg 1, fix clk 0.
[12/07 21:23:50    338s] Tweakage: density cost 1, scale 0.4.
[12/07 21:23:50    338s] Tweakage: activity cost 0, scale 1.0.
[12/07 21:23:50    338s] Tweakage: timing cost on, scale 1.0.
[12/07 21:23:50    338s] OPERPROF:         Starting CoreOperation at level 5, MEM:2734.0M, EPOCH TIME: 1733624630.120189
[12/07 21:23:50    338s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2734.0M, EPOCH TIME: 1733624630.129768
[12/07 21:23:50    338s] Tweakage swap 219 pairs.
[12/07 21:23:50    338s] Tweakage swap 218 pairs.
[12/07 21:23:50    338s] Tweakage swap 160 pairs.
[12/07 21:23:50    338s] Tweakage swap 157 pairs.
[12/07 21:23:50    338s] Tweakage swap 40 pairs.
[12/07 21:23:50    338s] Tweakage swap 65 pairs.
[12/07 21:23:50    338s] Tweakage swap 29 pairs.
[12/07 21:23:50    338s] Tweakage swap 30 pairs.
[12/07 21:23:50    338s] Tweakage swap 9 pairs.
[12/07 21:23:50    338s] Tweakage swap 15 pairs.
[12/07 21:23:50    338s] Tweakage swap 6 pairs.
[12/07 21:23:50    338s] Tweakage swap 11 pairs.
[12/07 21:23:50    338s] Tweakage swap 23 pairs.
[12/07 21:23:50    338s] Tweakage swap 26 pairs.
[12/07 21:23:50    338s] Tweakage swap 26 pairs.
[12/07 21:23:50    338s] Tweakage swap 18 pairs.
[12/07 21:23:50    338s] Tweakage swap 5 pairs.
[12/07 21:23:50    338s] Tweakage swap 2 pairs.
[12/07 21:23:50    338s] Tweakage swap 5 pairs.
[12/07 21:23:50    338s] Tweakage swap 3 pairs.
[12/07 21:23:50    338s] Tweakage swap 1 pairs.
[12/07 21:23:50    338s] Tweakage swap 1 pairs.
[12/07 21:23:50    338s] Tweakage swap 0 pairs.
[12/07 21:23:50    338s] Tweakage swap 1 pairs.
[12/07 21:23:50    338s] Tweakage move 717 insts.
[12/07 21:23:50    338s] Tweakage move 232 insts.
[12/07 21:23:50    338s] Tweakage move 60 insts.
[12/07 21:23:50    338s] Tweakage move 21 insts.
[12/07 21:23:50    338s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.765, REAL:0.777, MEM:2750.0M, EPOCH TIME: 1733624630.906811
[12/07 21:23:50    338s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.776, REAL:0.789, MEM:2750.0M, EPOCH TIME: 1733624630.908874
[12/07 21:23:50    338s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.314, REAL:1.327, MEM:2742.0M, EPOCH TIME: 1733624630.912449
[12/07 21:23:50    338s] Move report: Congestion aware Tweak moves 1928 insts, mean move: 6.81 um, max move: 36.00 um 
[12/07 21:23:50    338s] 	Max move on inst (FE_OFC130_s_tx_3_3_29): (590.80, 695.00) --> (598.00, 666.20)
[12/07 21:23:50    338s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.3, real=0:00:01.0, mem=2742.0mb) @(0:05:37 - 0:05:39).
[12/07 21:23:50    338s] wireLenOptFixPriorityInst 3136 inst fixed
[12/07 21:23:50    338s] Placement tweakage begins.
[12/07 21:23:50    338s] wire length = 9.243e+05
[12/07 21:23:51    338s] wire length = 9.230e+05
[12/07 21:23:51    338s] Placement tweakage ends.
[12/07 21:23:51    338s] Move report: tweak moves 181 insts, mean move: 2.20 um, max move: 9.00 um 
[12/07 21:23:51    338s] 	Max move on inst (ys[2].xs[3].torus_switch_xy/FE_OFC1294_e_tx_2__2__4): (952.60, 1375.40) --> (961.60, 1375.40)
[12/07 21:23:51    338s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:01.0, mem=2742.0MB) @(0:05:39 - 0:05:39).
[12/07 21:23:51    338s] 
[12/07 21:23:51    338s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:23:51    339s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:23:51    339s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:23:51    339s] Move report: legalization moves 167 insts, mean move: 0.92 um, max move: 15.68 um spiral
[12/07 21:23:51    339s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/xbar_gen[30].xbar_inst): (1319.40, 1353.80) --> (1307.32, 1357.40)
[12/07 21:23:51    339s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 21:23:51    339s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 21:23:51    339s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=2710.0MB) @(0:05:39 - 0:05:39).
[12/07 21:23:51    339s] Move report: Detail placement moves 2090 insts, mean move: 6.34 um, max move: 36.00 um 
[12/07 21:23:51    339s] 	Max move on inst (FE_OFC130_s_tx_3_3_29): (590.80, 695.00) --> (598.00, 666.20)
[12/07 21:23:51    339s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2710.0MB
[12/07 21:23:51    339s] Statistics of distance of Instance movement in refine placement:
[12/07 21:23:51    339s]   maximum (X+Y) =        36.00 um
[12/07 21:23:51    339s]   inst (FE_OFC130_s_tx_3_3_29) with max move: (590.8, 695) -> (598, 666.2)
[12/07 21:23:51    339s]   mean    (X+Y) =         6.34 um
[12/07 21:23:51    339s] Total instances flipped for legalization: 669
[12/07 21:23:51    339s] Summary Report:
[12/07 21:23:51    339s] Instances move: 2090 (out of 9240 movable)
[12/07 21:23:51    339s] Instances flipped: 669
[12/07 21:23:51    339s] Mean displacement: 6.34 um
[12/07 21:23:51    339s] Max displacement: 36.00 um (Instance: FE_OFC130_s_tx_3_3_29) (590.8, 695) -> (598, 666.2)
[12/07 21:23:51    339s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
[12/07 21:23:51    339s] Total instances moved : 2090
[12/07 21:23:51    339s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.460, REAL:2.472, MEM:2710.0M, EPOCH TIME: 1733624631.540504
[12/07 21:23:51    339s] Total net bbox length = 9.150e+05 (3.896e+05 5.254e+05) (ext = 1.752e+04)
[12/07 21:23:51    339s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2710.0MB
[12/07 21:23:51    339s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=2710.0MB) @(0:05:37 - 0:05:39).
[12/07 21:23:51    339s] *** Finished refinePlace (0:05:39 mem=2710.0M) ***
[12/07 21:23:51    339s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3511916.9
[12/07 21:23:51    339s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.494, REAL:2.506, MEM:2710.0M, EPOCH TIME: 1733624631.543456
[12/07 21:23:51    339s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2710.0M, EPOCH TIME: 1733624631.543491
[12/07 21:23:51    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11122).
[12/07 21:23:51    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:51    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:51    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:51    339s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.034, REAL:0.034, MEM:2701.0M, EPOCH TIME: 1733624631.577456
[12/07 21:23:51    339s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.625, REAL:2.638, MEM:2701.0M, EPOCH TIME: 1733624631.577545
[12/07 21:23:51    339s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:23:51    339s] #################################################################################
[12/07 21:23:51    339s] # Design Stage: PreRoute
[12/07 21:23:51    339s] # Design Name: torus_D_W32
[12/07 21:23:51    339s] # Design Mode: 90nm
[12/07 21:23:51    339s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:23:51    339s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:23:51    339s] # Signoff Settings: SI Off 
[12/07 21:23:51    339s] #################################################################################
[12/07 21:23:52    340s] Calculate delays in Single mode...
[12/07 21:23:52    340s] Topological Sorting (REAL = 0:00:00.0, MEM = 2683.2M, InitMEM = 2683.2M)
[12/07 21:23:52    340s] Start delay calculation (fullDC) (1 T). (MEM=2683.21)
[12/07 21:23:52    340s] End AAE Lib Interpolated Model. (MEM=2693 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:23:53    341s] Total number of fetched objects 10035
[12/07 21:23:53    341s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:23:53    341s] End delay calculation. (MEM=2740.7 CPU=0:00:01.3 REAL=0:00:01.0)
[12/07 21:23:53    341s] End delay calculation (fullDC). (MEM=2740.7 CPU=0:00:01.6 REAL=0:00:01.0)
[12/07 21:23:53    341s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 2740.7M) ***
[12/07 21:23:54    342s] eGR doReRoute: optGuide
[12/07 21:23:54    342s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2740.7M, EPOCH TIME: 1733624634.210322
[12/07 21:23:54    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:54    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:54    342s] All LLGs are deleted
[12/07 21:23:54    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:54    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:54    342s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2740.7M, EPOCH TIME: 1733624634.210394
[12/07 21:23:54    342s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2710.3M, EPOCH TIME: 1733624634.210683
[12/07 21:23:54    342s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2663.3M, EPOCH TIME: 1733624634.211463
[12/07 21:23:54    342s] {MMLU 123 2762 10019}
[12/07 21:23:54    342s] ### Creating LA Mngr. totSessionCpu=0:05:42 mem=2663.3M
[12/07 21:23:54    342s] ### Creating LA Mngr, finished. totSessionCpu=0:05:42 mem=2663.3M
[12/07 21:23:54    342s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2663.27 MB )
[12/07 21:23:54    342s] (I)      ==================== Layers =====================
[12/07 21:23:54    342s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:23:54    342s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:23:54    342s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:23:54    342s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:23:54    342s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:23:54    342s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:23:54    342s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:23:54    342s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:23:54    342s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:23:54    342s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:23:54    342s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:23:54    342s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:23:54    342s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:23:54    342s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:23:54    342s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:23:54    342s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:23:54    342s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:23:54    342s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:23:54    342s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:23:54    342s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:23:54    342s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:23:54    342s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:23:54    342s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:23:54    342s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:23:54    342s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:23:54    342s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:23:54    342s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:23:54    342s] (I)      Started Import and model ( Curr Mem: 2663.27 MB )
[12/07 21:23:54    342s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:23:54    342s] (I)      == Non-default Options ==
[12/07 21:23:54    342s] (I)      Maximum routing layer                              : 10
[12/07 21:23:54    342s] (I)      Number of threads                                  : 1
[12/07 21:23:54    342s] (I)      Method to set GCell size                           : row
[12/07 21:23:54    342s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:23:54    342s] (I)      Use row-based GCell size
[12/07 21:23:54    342s] (I)      Use row-based GCell align
[12/07 21:23:54    342s] (I)      layer 0 area = 168000
[12/07 21:23:54    342s] (I)      layer 1 area = 208000
[12/07 21:23:54    342s] (I)      layer 2 area = 208000
[12/07 21:23:54    342s] (I)      layer 3 area = 208000
[12/07 21:23:54    342s] (I)      layer 4 area = 208000
[12/07 21:23:54    342s] (I)      layer 5 area = 208000
[12/07 21:23:54    342s] (I)      layer 6 area = 208000
[12/07 21:23:54    342s] (I)      layer 7 area = 2259999
[12/07 21:23:54    342s] (I)      layer 8 area = 2259999
[12/07 21:23:54    342s] (I)      layer 9 area = 0
[12/07 21:23:54    342s] (I)      GCell unit size   : 3600
[12/07 21:23:54    342s] (I)      GCell multiplier  : 1
[12/07 21:23:54    342s] (I)      GCell row height  : 3600
[12/07 21:23:54    342s] (I)      Actual row height : 3600
[12/07 21:23:54    342s] (I)      GCell align ref   : 4000 4000
[12/07 21:23:54    342s] [NR-eGR] Track table information for default rule: 
[12/07 21:23:54    342s] [NR-eGR] M1 has single uniform track structure
[12/07 21:23:54    342s] [NR-eGR] M2 has single uniform track structure
[12/07 21:23:54    342s] [NR-eGR] M3 has single uniform track structure
[12/07 21:23:54    342s] [NR-eGR] M4 has single uniform track structure
[12/07 21:23:54    342s] [NR-eGR] M5 has single uniform track structure
[12/07 21:23:54    342s] [NR-eGR] M6 has single uniform track structure
[12/07 21:23:54    342s] [NR-eGR] M7 has single uniform track structure
[12/07 21:23:54    342s] [NR-eGR] M8 has single uniform track structure
[12/07 21:23:54    342s] [NR-eGR] M9 has single uniform track structure
[12/07 21:23:54    342s] [NR-eGR] AP has single uniform track structure
[12/07 21:23:54    342s] (I)      ================= Default via =================
[12/07 21:23:54    342s] (I)      +---+--------------------+--------------------+
[12/07 21:23:54    342s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/07 21:23:54    342s] (I)      +---+--------------------+--------------------+
[12/07 21:23:54    342s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/07 21:23:54    342s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/07 21:23:54    342s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/07 21:23:54    342s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/07 21:23:54    342s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/07 21:23:54    342s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/07 21:23:54    342s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/07 21:23:54    342s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/07 21:23:54    342s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/07 21:23:54    342s] (I)      +---+--------------------+--------------------+
[12/07 21:23:54    342s] (I)      2639 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:23:54    342s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:23:54    342s] [NR-eGR] Read 0 clock shapes
[12/07 21:23:54    342s] [NR-eGR] Read 0 other shapes
[12/07 21:23:54    342s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:23:54    342s] [NR-eGR] #Instance Blockages : 3552
[12/07 21:23:54    342s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:23:54    342s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:23:54    342s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:23:54    342s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:23:54    342s] [NR-eGR] #Other Blockages    : 0
[12/07 21:23:54    342s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:23:54    342s] [NR-eGR] Num Prerouted Nets = 123  Num Prerouted Wires = 8755
[12/07 21:23:54    342s] [NR-eGR] Read 10002 nets ( ignored 123 )
[12/07 21:23:54    342s] (I)      early_global_route_priority property id does not exist.
[12/07 21:23:54    342s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=8755  Num CS=0
[12/07 21:23:54    342s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 3804
[12/07 21:23:54    342s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 4315
[12/07 21:23:54    342s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 631
[12/07 21:23:54    342s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 2
[12/07 21:23:54    342s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 2
[12/07 21:23:54    342s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 1
[12/07 21:23:54    342s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:23:54    342s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:23:54    342s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:23:54    342s] (I)      Number of ignored nets                =    123
[12/07 21:23:54    342s] (I)      Number of connected nets              =      0
[12/07 21:23:54    342s] (I)      Number of fixed nets                  =    123.  Ignored: Yes
[12/07 21:23:54    342s] (I)      Number of clock nets                  =    123.  Ignored: No
[12/07 21:23:54    342s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:23:54    342s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:23:54    342s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:23:54    342s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:23:54    342s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:23:54    342s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:23:54    342s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:23:54    342s] (I)      Ndr track 0 does not exist
[12/07 21:23:55    342s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:23:55    342s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:23:55    342s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:23:55    342s] (I)      Site width          :   400  (dbu)
[12/07 21:23:55    342s] (I)      Row height          :  3600  (dbu)
[12/07 21:23:55    342s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:23:55    342s] (I)      GCell width         :  3600  (dbu)
[12/07 21:23:55    342s] (I)      GCell height        :  3600  (dbu)
[12/07 21:23:55    342s] (I)      Grid                :   834   834    10
[12/07 21:23:55    342s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:23:55    342s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:23:55    342s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:23:55    342s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:23:55    342s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:23:55    342s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:23:55    342s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:23:55    342s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:23:55    342s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:23:55    342s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:23:55    342s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:23:55    342s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:23:55    342s] (I)      --------------------------------------------------------
[12/07 21:23:55    342s] 
[12/07 21:23:55    342s] [NR-eGR] ============ Routing rule table ============
[12/07 21:23:55    342s] [NR-eGR] Rule id: 0  Nets: 9879
[12/07 21:23:55    342s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:23:55    342s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:23:55    342s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:23:55    342s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:23:55    342s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:23:55    342s] [NR-eGR] ========================================
[12/07 21:23:55    342s] [NR-eGR] 
[12/07 21:23:55    342s] (I)      =============== Blocked Tracks ===============
[12/07 21:23:55    342s] (I)      +-------+---------+----------+---------------+
[12/07 21:23:55    342s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:23:55    342s] (I)      +-------+---------+----------+---------------+
[12/07 21:23:55    342s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:23:55    342s] (I)      |     2 | 6255000 |  1878319 |        30.03% |
[12/07 21:23:55    342s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 21:23:55    342s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:23:55    342s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 21:23:55    342s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 21:23:55    342s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:23:55    342s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:23:55    342s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:23:55    342s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:23:55    342s] (I)      +-------+---------+----------+---------------+
[12/07 21:23:55    342s] (I)      Finished Import and model ( CPU: 0.80 sec, Real: 0.80 sec, Curr Mem: 2808.57 MB )
[12/07 21:23:55    342s] (I)      Reset routing kernel
[12/07 21:23:55    342s] (I)      Started Global Routing ( Curr Mem: 2808.57 MB )
[12/07 21:23:55    342s] (I)      totalPins=28605  totalGlobalPin=28043 (98.04%)
[12/07 21:23:55    342s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 21:23:55    342s] [NR-eGR] Layer group 1: route 1519 net(s) in layer range [7, 8]
[12/07 21:23:55    342s] (I)      
[12/07 21:23:55    342s] (I)      ============  Phase 1a Route ============
[12/07 21:23:55    342s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:23:55    342s] (I)      Usage: 199966 = (8697 H, 191269 V) = (0.14% H, 12.23% V) = (1.565e+04um H, 3.443e+05um V)
[12/07 21:23:55    342s] (I)      
[12/07 21:23:55    342s] (I)      ============  Phase 1b Route ============
[12/07 21:23:55    342s] (I)      Usage: 199966 = (8697 H, 191269 V) = (0.14% H, 12.23% V) = (1.565e+04um H, 3.443e+05um V)
[12/07 21:23:55    342s] (I)      Overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 3.599388e+05um
[12/07 21:23:55    342s] (I)      
[12/07 21:23:55    342s] (I)      ============  Phase 1c Route ============
[12/07 21:23:55    342s] (I)      Level2 Grid: 167 x 167
[12/07 21:23:55    342s] (I)      Usage: 200020 = (8751 H, 191269 V) = (0.14% H, 12.23% V) = (1.575e+04um H, 3.443e+05um V)
[12/07 21:23:55    342s] (I)      
[12/07 21:23:55    342s] (I)      ============  Phase 1d Route ============
[12/07 21:23:55    343s] (I)      Usage: 200020 = (8751 H, 191269 V) = (0.14% H, 12.23% V) = (1.575e+04um H, 3.443e+05um V)
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1e Route ============
[12/07 21:23:55    343s] (I)      Usage: 200020 = (8751 H, 191269 V) = (0.14% H, 12.23% V) = (1.575e+04um H, 3.443e+05um V)
[12/07 21:23:55    343s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.600360e+05um
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1l Route ============
[12/07 21:23:55    343s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/07 21:23:55    343s] [NR-eGR] Layer group 2: route 1120 net(s) in layer range [6, 7]
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1a Route ============
[12/07 21:23:55    343s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 9
[12/07 21:23:55    343s] (I)      Usage: 344344 = (144099 H, 200245 V) = (2.30% H, 5.00% V) = (2.594e+05um H, 3.604e+05um V)
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1b Route ============
[12/07 21:23:55    343s] (I)      Usage: 344344 = (144099 H, 200245 V) = (2.30% H, 5.00% V) = (2.594e+05um H, 3.604e+05um V)
[12/07 21:23:55    343s] (I)      Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.198192e+05um
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1c Route ============
[12/07 21:23:55    343s] (I)      Level2 Grid: 167 x 167
[12/07 21:23:55    343s] (I)      Usage: 344346 = (144101 H, 200245 V) = (2.30% H, 5.00% V) = (2.594e+05um H, 3.604e+05um V)
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1d Route ============
[12/07 21:23:55    343s] (I)      Usage: 344348 = (144101 H, 200247 V) = (2.30% H, 5.00% V) = (2.594e+05um H, 3.604e+05um V)
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1e Route ============
[12/07 21:23:55    343s] (I)      Usage: 344348 = (144101 H, 200247 V) = (2.30% H, 5.00% V) = (2.594e+05um H, 3.604e+05um V)
[12/07 21:23:55    343s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.198264e+05um
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1l Route ============
[12/07 21:23:55    343s] (I)      total 2D Cap : 34341804 = (17412463 H, 16929341 V)
[12/07 21:23:55    343s] [NR-eGR] Layer group 3: route 7240 net(s) in layer range [2, 10]
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1a Route ============
[12/07 21:23:55    343s] (I)      Usage: 498223 = (210199 H, 288024 V) = (1.21% H, 1.70% V) = (3.784e+05um H, 5.184e+05um V)
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1b Route ============
[12/07 21:23:55    343s] (I)      Usage: 498223 = (210199 H, 288024 V) = (1.21% H, 1.70% V) = (3.784e+05um H, 5.184e+05um V)
[12/07 21:23:55    343s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.968014e+05um
[12/07 21:23:55    343s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:23:55    343s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1c Route ============
[12/07 21:23:55    343s] (I)      Usage: 498223 = (210199 H, 288024 V) = (1.21% H, 1.70% V) = (3.784e+05um H, 5.184e+05um V)
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1d Route ============
[12/07 21:23:55    343s] (I)      Usage: 498223 = (210199 H, 288024 V) = (1.21% H, 1.70% V) = (3.784e+05um H, 5.184e+05um V)
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1e Route ============
[12/07 21:23:55    343s] (I)      Usage: 498223 = (210199 H, 288024 V) = (1.21% H, 1.70% V) = (3.784e+05um H, 5.184e+05um V)
[12/07 21:23:55    343s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.968014e+05um
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] (I)      ============  Phase 1l Route ============
[12/07 21:23:55    343s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 21:23:55    343s] (I)      Layer  2:    5558140     70681         5       63936     6188562    ( 1.02%) 
[12/07 21:23:55    343s] (I)      Layer  3:    5717469     85726         4           0     6252498    ( 0.00%) 
[12/07 21:23:55    343s] (I)      Layer  4:    5655432     54802         0           0     6252498    ( 0.00%) 
[12/07 21:23:55    343s] (I)      Layer  5:    4127728      7634       114           0     6252498    ( 0.00%) 
[12/07 21:23:55    343s] (I)      Layer  6:    4332235     14717        29           0     6252498    ( 0.00%) 
[12/07 21:23:55    343s] (I)      Layer  7:    6246667    156897         7           0     6252498    ( 0.00%) 
[12/07 21:23:55    343s] (I)      Layer  8:    1561875    191712       208           0     1563124    ( 0.00%) 
[12/07 21:23:55    343s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/07 21:23:55    343s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 21:23:55    343s] (I)      Total:      34953011    582169       367      203264    40630355    ( 0.50%) 
[12/07 21:23:55    343s] (I)      
[12/07 21:23:55    343s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:23:55    343s] [NR-eGR]                        OverCon           OverCon            
[12/07 21:23:55    343s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/07 21:23:55    343s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/07 21:23:55    343s] [NR-eGR] ---------------------------------------------------------------
[12/07 21:23:55    343s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:23:55    343s] [NR-eGR]      M2 ( 2)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:23:55    343s] [NR-eGR]      M3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:23:55    343s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:23:55    343s] [NR-eGR]      M5 ( 5)       113( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/07 21:23:55    343s] [NR-eGR]      M6 ( 6)        29( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:23:55    343s] [NR-eGR]      M7 ( 7)         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/07 21:23:55    343s] [NR-eGR]      M8 ( 8)       204( 0.03%)         0( 0.00%)   ( 0.03%) 
[12/07 21:23:55    343s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:23:55    343s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:23:55    343s] [NR-eGR] ---------------------------------------------------------------
[12/07 21:23:55    343s] [NR-eGR]        Total       356( 0.01%)         1( 0.00%)   ( 0.01%) 
[12/07 21:23:55    343s] [NR-eGR] 
[12/07 21:23:55    343s] (I)      Finished Global Routing ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 2816.57 MB )
[12/07 21:23:55    343s] (I)      total 2D Cap : 35029004 = (17696835 H, 17332169 V)
[12/07 21:23:55    343s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:23:55    343s] (I)      ============= Track Assignment ============
[12/07 21:23:56    343s] (I)      Started Track Assignment (1T) ( Curr Mem: 2816.57 MB )
[12/07 21:23:56    343s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:23:56    343s] (I)      Run Multi-thread track assignment
[12/07 21:23:56    344s] (I)      Finished Track Assignment (1T) ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2816.57 MB )
[12/07 21:23:56    344s] (I)      Started Export ( Curr Mem: 2816.57 MB )
[12/07 21:23:56    344s] [NR-eGR]             Length (um)    Vias 
[12/07 21:23:56    344s] [NR-eGR] --------------------------------
[12/07 21:23:56    344s] [NR-eGR]  M1  (1H)            24   31992 
[12/07 21:23:56    344s] [NR-eGR]  M2  (2V)         98906   41924 
[12/07 21:23:56    344s] [NR-eGR]  M3  (3H)        121545   11244 
[12/07 21:23:56    344s] [NR-eGR]  M4  (4V)         69639    6078 
[12/07 21:23:56    344s] [NR-eGR]  M5  (5H)          4819    5596 
[12/07 21:23:56    344s] [NR-eGR]  M6  (6V)         19233    5421 
[12/07 21:23:56    344s] [NR-eGR]  M7  (7H)        266731    2884 
[12/07 21:23:56    344s] [NR-eGR]  M8  (8V)        345010       0 
[12/07 21:23:56    344s] [NR-eGR]  M9  (9H)             0       0 
[12/07 21:23:56    344s] [NR-eGR]  AP  (10V)            0       0 
[12/07 21:23:56    344s] [NR-eGR] --------------------------------
[12/07 21:23:56    344s] [NR-eGR]      Total       925907  105139 
[12/07 21:23:56    344s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:23:56    344s] [NR-eGR] Total half perimeter of net bounding box: 914965um
[12/07 21:23:56    344s] [NR-eGR] Total length: 925907um, number of vias: 105139
[12/07 21:23:56    344s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:23:56    344s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/07 21:23:56    344s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:23:56    344s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2808.77 MB )
[12/07 21:23:56    344s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.24 sec, Real: 2.25 sec, Curr Mem: 2686.77 MB )
[12/07 21:23:56    344s] (I)      ======================================== Runtime Summary ========================================
[12/07 21:23:56    344s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 21:23:56    344s] (I)      -------------------------------------------------------------------------------------------------
[12/07 21:23:56    344s] (I)       Early Global Route kernel                   100.00%  233.52 sec  235.76 sec  2.25 sec  2.24 sec 
[12/07 21:23:56    344s] (I)       +-Import and model                           35.60%  233.52 sec  234.32 sec  0.80 sec  0.80 sec 
[12/07 21:23:56    344s] (I)       | +-Create place DB                           1.29%  233.52 sec  233.55 sec  0.03 sec  0.03 sec 
[12/07 21:23:56    344s] (I)       | | +-Import place data                       1.29%  233.52 sec  233.55 sec  0.03 sec  0.03 sec 
[12/07 21:23:56    344s] (I)       | | | +-Read instances and placement          0.40%  233.52 sec  233.53 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | | | +-Read nets                             0.88%  233.53 sec  233.55 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | +-Create route DB                          31.78%  233.55 sec  234.26 sec  0.71 sec  0.71 sec 
[12/07 21:23:56    344s] (I)       | | +-Import route data (1T)                 31.77%  233.55 sec  234.26 sec  0.71 sec  0.71 sec 
[12/07 21:23:56    344s] (I)       | | | +-Read blockages ( Layer 2-10 )         9.77%  233.55 sec  233.77 sec  0.22 sec  0.22 sec 
[12/07 21:23:56    344s] (I)       | | | | +-Read routing blockages              0.00%  233.55 sec  233.55 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | | +-Read instance blockages             0.08%  233.55 sec  233.55 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | | +-Read PG blockages                   9.64%  233.55 sec  233.77 sec  0.22 sec  0.22 sec 
[12/07 21:23:56    344s] (I)       | | | | +-Read clock blockages                0.00%  233.77 sec  233.77 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | | +-Read other blockages                0.00%  233.77 sec  233.77 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | | +-Read halo blockages                 0.02%  233.77 sec  233.77 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | | +-Read boundary cut boxes             0.00%  233.77 sec  233.77 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | +-Read blackboxes                       0.00%  233.77 sec  233.77 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | +-Read prerouted                        0.26%  233.77 sec  233.78 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | | | +-Read unlegalized nets                 0.07%  233.78 sec  233.78 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | +-Read nets                             0.10%  233.78 sec  233.78 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | +-Set up via pillars                    0.00%  233.78 sec  233.78 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | +-Initialize 3D grid graph              0.80%  233.78 sec  233.80 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | | | +-Model blockage capacity              20.50%  233.80 sec  234.26 sec  0.46 sec  0.46 sec 
[12/07 21:23:56    344s] (I)       | | | | +-Initialize 3D capacity             19.40%  233.80 sec  234.24 sec  0.44 sec  0.43 sec 
[12/07 21:23:56    344s] (I)       | +-Read aux data                             0.00%  234.26 sec  234.26 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | +-Others data preparation                   0.10%  234.26 sec  234.26 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | +-Create route kernel                       2.36%  234.26 sec  234.32 sec  0.05 sec  0.05 sec 
[12/07 21:23:56    344s] (I)       +-Global Routing                             33.54%  234.32 sec  235.07 sec  0.75 sec  0.75 sec 
[12/07 21:23:56    344s] (I)       | +-Initialization                            0.33%  234.32 sec  234.33 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | +-Net group 1                               6.53%  234.33 sec  234.47 sec  0.15 sec  0.15 sec 
[12/07 21:23:56    344s] (I)       | | +-Generate topology                       0.01%  234.33 sec  234.33 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1a                                0.96%  234.35 sec  234.38 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | | | +-Pattern routing (1T)                  0.57%  234.35 sec  234.37 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.38%  234.37 sec  234.38 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1b                                0.70%  234.38 sec  234.39 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | | | +-Monotonic routing (1T)                0.60%  234.38 sec  234.39 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1c                                1.05%  234.39 sec  234.42 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | | | +-Two level Routing                     1.05%  234.39 sec  234.42 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | | | | +-Two Level Routing (Regular)         0.68%  234.40 sec  234.41 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | | | | +-Two Level Routing (Strong)          0.14%  234.41 sec  234.42 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1d                                0.39%  234.42 sec  234.42 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | | | +-Detoured routing (1T)                 0.38%  234.42 sec  234.42 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1e                                0.09%  234.42 sec  234.43 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | +-Route legalization                    0.00%  234.42 sec  234.42 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1l                                2.03%  234.43 sec  234.47 sec  0.05 sec  0.05 sec 
[12/07 21:23:56    344s] (I)       | | | +-Layer assignment (1T)                 2.03%  234.43 sec  234.47 sec  0.05 sec  0.05 sec 
[12/07 21:23:56    344s] (I)       | +-Net group 2                               7.12%  234.47 sec  234.63 sec  0.16 sec  0.16 sec 
[12/07 21:23:56    344s] (I)       | | +-Generate topology                       0.01%  234.47 sec  234.47 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1a                                1.10%  234.50 sec  234.53 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | | | +-Pattern routing (1T)                  0.68%  234.50 sec  234.52 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.42%  234.52 sec  234.53 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1b                                0.75%  234.53 sec  234.54 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | | | +-Monotonic routing (1T)                0.65%  234.53 sec  234.54 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1c                                0.83%  234.54 sec  234.56 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | | | +-Two level Routing                     0.82%  234.54 sec  234.56 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | | | | +-Two Level Routing (Regular)         0.47%  234.55 sec  234.56 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | | | | +-Two Level Routing (Strong)          0.14%  234.56 sec  234.56 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1d                                1.07%  234.56 sec  234.59 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | | | +-Detoured routing (1T)                 1.06%  234.56 sec  234.59 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1e                                0.14%  234.59 sec  234.59 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | +-Route legalization                    0.05%  234.59 sec  234.59 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | | +-Legalize Blockage Violations        0.05%  234.59 sec  234.59 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1l                                1.89%  234.59 sec  234.63 sec  0.04 sec  0.04 sec 
[12/07 21:23:56    344s] (I)       | | | +-Layer assignment (1T)                 1.89%  234.59 sec  234.63 sec  0.04 sec  0.04 sec 
[12/07 21:23:56    344s] (I)       | +-Net group 3                              13.46%  234.63 sec  234.93 sec  0.30 sec  0.30 sec 
[12/07 21:23:56    344s] (I)       | | +-Generate topology                       0.40%  234.63 sec  234.64 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1a                                1.78%  234.71 sec  234.75 sec  0.04 sec  0.04 sec 
[12/07 21:23:56    344s] (I)       | | | +-Pattern routing (1T)                  1.45%  234.71 sec  234.74 sec  0.03 sec  0.03 sec 
[12/07 21:23:56    344s] (I)       | | | +-Add via demand to 2D                  0.32%  234.74 sec  234.75 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1b                                0.09%  234.75 sec  234.75 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1c                                0.00%  234.75 sec  234.75 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1d                                0.00%  234.75 sec  234.75 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1e                                0.09%  234.75 sec  234.75 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | | +-Route legalization                    0.00%  234.75 sec  234.75 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | | +-Phase 1l                                8.05%  234.75 sec  234.93 sec  0.18 sec  0.18 sec 
[12/07 21:23:56    344s] (I)       | | | +-Layer assignment (1T)                 5.76%  234.81 sec  234.93 sec  0.13 sec  0.13 sec 
[12/07 21:23:56    344s] (I)       | +-Clean cong LA                             0.00%  234.93 sec  234.93 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       +-Export 3D cong map                          9.21%  235.07 sec  235.28 sec  0.21 sec  0.21 sec 
[12/07 21:23:56    344s] (I)       | +-Export 2D cong map                        0.79%  235.26 sec  235.28 sec  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)       +-Extract Global 3D Wires                     0.32%  235.29 sec  235.30 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       +-Track Assignment (1T)                      13.42%  235.30 sec  235.60 sec  0.30 sec  0.30 sec 
[12/07 21:23:56    344s] (I)       | +-Initialization                            0.04%  235.30 sec  235.30 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       | +-Track Assignment Kernel                  13.24%  235.30 sec  235.60 sec  0.30 sec  0.30 sec 
[12/07 21:23:56    344s] (I)       | +-Free Memory                               0.00%  235.60 sec  235.60 sec  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)       +-Export                                      6.27%  235.60 sec  235.74 sec  0.14 sec  0.14 sec 
[12/07 21:23:56    344s] (I)       | +-Export DB wires                           1.70%  235.60 sec  235.64 sec  0.04 sec  0.04 sec 
[12/07 21:23:56    344s] (I)       | | +-Export all nets                         1.23%  235.60 sec  235.63 sec  0.03 sec  0.03 sec 
[12/07 21:23:56    344s] (I)       | | +-Set wire vias                           0.35%  235.63 sec  235.64 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | +-Report wirelength                         0.58%  235.64 sec  235.65 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | +-Update net boxes                          0.58%  235.65 sec  235.67 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)       | +-Update timing                             3.40%  235.67 sec  235.74 sec  0.08 sec  0.08 sec 
[12/07 21:23:56    344s] (I)       +-Postprocess design                          0.39%  235.74 sec  235.75 sec  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)      ======================= Summary by functions ========================
[12/07 21:23:56    344s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:23:56    344s] (I)      ---------------------------------------------------------------------
[12/07 21:23:56    344s] (I)        0  Early Global Route kernel           100.00%  2.25 sec  2.24 sec 
[12/07 21:23:56    344s] (I)        1  Import and model                     35.60%  0.80 sec  0.80 sec 
[12/07 21:23:56    344s] (I)        1  Global Routing                       33.54%  0.75 sec  0.75 sec 
[12/07 21:23:56    344s] (I)        1  Track Assignment (1T)                13.42%  0.30 sec  0.30 sec 
[12/07 21:23:56    344s] (I)        1  Export 3D cong map                    9.21%  0.21 sec  0.21 sec 
[12/07 21:23:56    344s] (I)        1  Export                                6.27%  0.14 sec  0.14 sec 
[12/07 21:23:56    344s] (I)        1  Postprocess design                    0.39%  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)        1  Extract Global 3D Wires               0.32%  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)        2  Create route DB                      31.78%  0.71 sec  0.71 sec 
[12/07 21:23:56    344s] (I)        2  Net group 3                          13.46%  0.30 sec  0.30 sec 
[12/07 21:23:56    344s] (I)        2  Track Assignment Kernel              13.24%  0.30 sec  0.30 sec 
[12/07 21:23:56    344s] (I)        2  Net group 2                           7.12%  0.16 sec  0.16 sec 
[12/07 21:23:56    344s] (I)        2  Net group 1                           6.53%  0.15 sec  0.15 sec 
[12/07 21:23:56    344s] (I)        2  Update timing                         3.40%  0.08 sec  0.08 sec 
[12/07 21:23:56    344s] (I)        2  Create route kernel                   2.36%  0.05 sec  0.05 sec 
[12/07 21:23:56    344s] (I)        2  Export DB wires                       1.70%  0.04 sec  0.04 sec 
[12/07 21:23:56    344s] (I)        2  Create place DB                       1.29%  0.03 sec  0.03 sec 
[12/07 21:23:56    344s] (I)        2  Export 2D cong map                    0.79%  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)        2  Report wirelength                     0.58%  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)        2  Update net boxes                      0.58%  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)        2  Initialization                        0.37%  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)        2  Others data preparation               0.10%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        3  Import route data (1T)               31.77%  0.71 sec  0.71 sec 
[12/07 21:23:56    344s] (I)        3  Phase 1l                             11.97%  0.27 sec  0.27 sec 
[12/07 21:23:56    344s] (I)        3  Phase 1a                              3.85%  0.09 sec  0.09 sec 
[12/07 21:23:56    344s] (I)        3  Phase 1c                              1.88%  0.04 sec  0.04 sec 
[12/07 21:23:56    344s] (I)        3  Phase 1b                              1.54%  0.03 sec  0.03 sec 
[12/07 21:23:56    344s] (I)        3  Phase 1d                              1.45%  0.03 sec  0.03 sec 
[12/07 21:23:56    344s] (I)        3  Import place data                     1.29%  0.03 sec  0.03 sec 
[12/07 21:23:56    344s] (I)        3  Export all nets                       1.23%  0.03 sec  0.03 sec 
[12/07 21:23:56    344s] (I)        3  Generate topology                     0.42%  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)        3  Set wire vias                         0.35%  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)        3  Phase 1e                              0.32%  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)        4  Model blockage capacity              20.50%  0.46 sec  0.46 sec 
[12/07 21:23:56    344s] (I)        4  Read blockages ( Layer 2-10 )         9.77%  0.22 sec  0.22 sec 
[12/07 21:23:56    344s] (I)        4  Layer assignment (1T)                 9.67%  0.22 sec  0.22 sec 
[12/07 21:23:56    344s] (I)        4  Pattern routing (1T)                  2.70%  0.06 sec  0.06 sec 
[12/07 21:23:56    344s] (I)        4  Two level Routing                     1.87%  0.04 sec  0.04 sec 
[12/07 21:23:56    344s] (I)        4  Detoured routing (1T)                 1.44%  0.03 sec  0.03 sec 
[12/07 21:23:56    344s] (I)        4  Monotonic routing (1T)                1.26%  0.03 sec  0.03 sec 
[12/07 21:23:56    344s] (I)        4  Read nets                             0.98%  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)        4  Initialize 3D grid graph              0.80%  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)        4  Pattern Routing Avoiding Blockages    0.80%  0.02 sec  0.02 sec 
[12/07 21:23:56    344s] (I)        4  Read instances and placement          0.40%  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)        4  Add via demand to 2D                  0.32%  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)        4  Read prerouted                        0.26%  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)        4  Read unlegalized nets                 0.07%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        4  Route legalization                    0.05%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        5  Initialize 3D capacity               19.40%  0.44 sec  0.43 sec 
[12/07 21:23:56    344s] (I)        5  Read PG blockages                     9.64%  0.22 sec  0.22 sec 
[12/07 21:23:56    344s] (I)        5  Two Level Routing (Regular)           1.15%  0.03 sec  0.03 sec 
[12/07 21:23:56    344s] (I)        5  Two Level Routing (Strong)            0.28%  0.01 sec  0.01 sec 
[12/07 21:23:56    344s] (I)        5  Read instance blockages               0.08%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        5  Legalize Blockage Violations          0.05%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:23:56    344s] Extraction called for design 'torus_D_W32' of instances=9362 and nets=10147 using extraction engine 'preRoute' .
[12/07 21:23:56    344s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:23:56    344s] Type 'man IMPEXT-3530' for more detail.
[12/07 21:23:56    344s] PreRoute RC Extraction called for design torus_D_W32.
[12/07 21:23:56    344s] RC Extraction called in multi-corner(1) mode.
[12/07 21:23:56    344s] RCMode: PreRoute
[12/07 21:23:56    344s]       RC Corner Indexes            0   
[12/07 21:23:56    344s] Capacitance Scaling Factor   : 1.00000 
[12/07 21:23:56    344s] Resistance Scaling Factor    : 1.00000 
[12/07 21:23:56    344s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 21:23:56    344s] Clock Res. Scaling Factor    : 1.00000 
[12/07 21:23:56    344s] Shrink Factor                : 1.00000
[12/07 21:23:56    344s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 21:23:56    344s] Using capacitance table file ...
[12/07 21:23:56    344s] 
[12/07 21:23:56    344s] Trim Metal Layers:
[12/07 21:23:56    344s] LayerId::1 widthSet size::4
[12/07 21:23:56    344s] LayerId::2 widthSet size::4
[12/07 21:23:56    344s] LayerId::3 widthSet size::4
[12/07 21:23:56    344s] LayerId::4 widthSet size::4
[12/07 21:23:56    344s] LayerId::5 widthSet size::4
[12/07 21:23:56    344s] LayerId::6 widthSet size::4
[12/07 21:23:56    344s] LayerId::7 widthSet size::4
[12/07 21:23:56    344s] LayerId::8 widthSet size::4
[12/07 21:23:56    344s] LayerId::9 widthSet size::4
[12/07 21:23:56    344s] LayerId::10 widthSet size::2
[12/07 21:23:56    344s] Updating RC grid for preRoute extraction ...
[12/07 21:23:56    344s] eee: pegSigSF::1.070000
[12/07 21:23:56    344s] Initializing multi-corner capacitance tables ... 
[12/07 21:23:56    344s] Initializing multi-corner resistance tables ...
[12/07 21:23:56    344s] eee: l::1 avDens::0.110517 usedTrk::70006.208357 availTrk::633445.049756 sigTrk::70006.208357
[12/07 21:23:56    344s] eee: l::2 avDens::0.037301 usedTrk::5495.895277 availTrk::147337.124151 sigTrk::5495.895277
[12/07 21:23:56    344s] eee: l::3 avDens::0.041697 usedTrk::6766.121668 availTrk::162270.000000 sigTrk::6766.121668
[12/07 21:23:56    344s] eee: l::4 avDens::0.031051 usedTrk::3870.566385 availTrk::124650.000000 sigTrk::3870.566385
[12/07 21:23:56    344s] eee: l::5 avDens::0.002238 usedTrk::1421.255593 availTrk::635040.000000 sigTrk::1421.255593
[12/07 21:23:56    344s] eee: l::6 avDens::0.003500 usedTrk::2222.330869 availTrk::635040.000000 sigTrk::2222.330869
[12/07 21:23:56    344s] eee: l::7 avDens::0.049996 usedTrk::14911.866679 availTrk::298260.000000 sigTrk::14911.866679
[12/07 21:23:56    344s] eee: l::8 avDens::0.292361 usedTrk::19168.665277 availTrk::65565.000000 sigTrk::19168.665277
[12/07 21:23:56    344s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:23:56    344s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:23:56    344s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:23:56    344s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.379837 uaWl=0.311718 uaWlH=0.082205 aWlH=0.688204 lMod=0 pMax=0.809400 pMod=83 wcR=0.693800 newSi=0.222100 wHLS=3.222402 siPrev=0 viaL=0.000000 crit=0.991935 shortMod=4.959673 fMod=0.247984 
[12/07 21:23:56    344s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2653.773M)
[12/07 21:23:57    345s] Compute RC Scale Done ...
[12/07 21:23:57    345s] OPERPROF: Starting HotSpotCal at level 1, MEM:2672.9M, EPOCH TIME: 1733624637.149248
[12/07 21:23:57    345s] [hotspot] +------------+---------------+---------------+
[12/07 21:23:57    345s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 21:23:57    345s] [hotspot] +------------+---------------+---------------+
[12/07 21:23:57    345s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 21:23:57    345s] [hotspot] +------------+---------------+---------------+
[12/07 21:23:57    345s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:23:57    345s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 21:23:57    345s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.029, REAL:0.030, MEM:2688.9M, EPOCH TIME: 1733624637.178855
[12/07 21:23:57    345s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/07 21:23:57    345s] Begin: GigaOpt Route Type Constraints Refinement
[12/07 21:23:57    345s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:45.1/0:05:49.0 (1.0), mem = 2688.9M
[12/07 21:23:57    345s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3511916.8
[12/07 21:23:57    345s] ### Creating RouteCongInterface, started
[12/07 21:23:57    345s] 
[12/07 21:23:57    345s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 21:23:57    345s] 
[12/07 21:23:57    345s] #optDebug: {0, 1.000}
[12/07 21:23:57    345s] ### Creating RouteCongInterface, finished
[12/07 21:23:57    345s] Updated routing constraints on 0 nets.
[12/07 21:23:57    345s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3511916.8
[12/07 21:23:57    345s] Bottom Preferred Layer:
[12/07 21:23:57    345s] +-----------+------------+------------+----------+
[12/07 21:23:57    345s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:23:57    345s] +-----------+------------+------------+----------+
[12/07 21:23:57    345s] | M3 (z=3)  |          0 |        123 | default  |
[12/07 21:23:57    345s] | M7 (z=7)  |       1120 |          0 | default  |
[12/07 21:23:57    345s] | M8 (z=8)  |       1519 |          0 | default  |
[12/07 21:23:57    345s] +-----------+------------+------------+----------+
[12/07 21:23:57    345s] Via Pillar Rule:
[12/07 21:23:57    345s]     None
[12/07 21:23:57    345s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:05:45.3/0:05:49.2 (1.0), mem = 2688.9M
[12/07 21:23:57    345s] 
[12/07 21:23:57    345s] =============================================================================================
[12/07 21:23:57    345s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.17-s075_1
[12/07 21:23:57    345s] =============================================================================================
[12/07 21:23:57    345s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:23:57    345s] ---------------------------------------------------------------------------------------------
[12/07 21:23:57    345s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  63.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:23:57    345s] [ MISC                   ]          0:00:00.1  (  36.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:23:57    345s] ---------------------------------------------------------------------------------------------
[12/07 21:23:57    345s]  CongRefineRouteType #2 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:23:57    345s] ---------------------------------------------------------------------------------------------
[12/07 21:23:57    345s] 
[12/07 21:23:57    345s] End: GigaOpt Route Type Constraints Refinement
[12/07 21:23:57    345s] skip EGR on cluster skew clock nets.
[12/07 21:23:57    345s] OPTC: user 20.0
[12/07 21:23:57    345s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:23:57    345s] #################################################################################
[12/07 21:23:57    345s] # Design Stage: PreRoute
[12/07 21:23:57    345s] # Design Name: torus_D_W32
[12/07 21:23:57    345s] # Design Mode: 90nm
[12/07 21:23:57    345s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:23:57    345s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:23:57    345s] # Signoff Settings: SI Off 
[12/07 21:23:57    345s] #################################################################################
[12/07 21:23:57    345s] Calculate delays in Single mode...
[12/07 21:23:57    345s] Topological Sorting (REAL = 0:00:00.0, MEM = 2686.9M, InitMEM = 2686.9M)
[12/07 21:23:57    345s] Start delay calculation (fullDC) (1 T). (MEM=2686.85)
[12/07 21:23:57    345s] End AAE Lib Interpolated Model. (MEM=2696.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:23:59    347s] Total number of fetched objects 10035
[12/07 21:23:59    347s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:23:59    347s] End delay calculation. (MEM=2710.8 CPU=0:00:01.2 REAL=0:00:01.0)
[12/07 21:23:59    347s] End delay calculation (fullDC). (MEM=2710.8 CPU=0:00:01.5 REAL=0:00:02.0)
[12/07 21:23:59    347s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 2710.8M) ***
[12/07 21:23:59    347s] Begin: GigaOpt postEco DRV Optimization
[12/07 21:23:59    347s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/07 21:23:59    347s] *** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:47.5/0:05:51.4 (1.0), mem = 2710.8M
[12/07 21:23:59    347s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:23:59    347s] Info: 123 clock nets excluded from IPO operation.
[12/07 21:23:59    347s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3511916.9
[12/07 21:23:59    347s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:23:59    347s] ### Creating PhyDesignMc. totSessionCpu=0:05:47 mem=2710.8M
[12/07 21:23:59    347s] OPERPROF: Starting DPlace-Init at level 1, MEM:2710.8M, EPOCH TIME: 1733624639.624467
[12/07 21:23:59    347s] Processing tracks to init pin-track alignment.
[12/07 21:23:59    347s] z: 2, totalTracks: 1
[12/07 21:23:59    347s] z: 4, totalTracks: 1
[12/07 21:23:59    347s] z: 6, totalTracks: 1
[12/07 21:23:59    347s] z: 8, totalTracks: 1
[12/07 21:23:59    347s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:23:59    347s] All LLGs are deleted
[12/07 21:23:59    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:59    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:59    347s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2710.8M, EPOCH TIME: 1733624639.634926
[12/07 21:23:59    347s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2710.8M, EPOCH TIME: 1733624639.635217
[12/07 21:23:59    347s] # Building torus_D_W32 llgBox search-tree.
[12/07 21:23:59    347s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:23:59    347s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2710.8M, EPOCH TIME: 1733624639.637408
[12/07 21:23:59    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:59    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:23:59    347s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2710.8M, EPOCH TIME: 1733624639.637923
[12/07 21:23:59    347s] Max number of tech site patterns supported in site array is 256.
[12/07 21:23:59    347s] Core basic site is core
[12/07 21:23:59    347s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:23:59    347s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2710.8M, EPOCH TIME: 1733624639.652095
[12/07 21:23:59    347s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 21:23:59    347s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:23:59    347s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.156, REAL:0.156, MEM:2710.8M, EPOCH TIME: 1733624639.808289
[12/07 21:23:59    347s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:23:59    347s] SiteArray: use 31,911,936 bytes
[12/07 21:23:59    347s] SiteArray: current memory after site array memory allocation 2741.2M
[12/07 21:23:59    347s] SiteArray: FP blocked sites are writable
[12/07 21:23:59    347s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:23:59    347s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2741.2M, EPOCH TIME: 1733624639.872815
[12/07 21:24:01    349s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.587, REAL:1.591, MEM:2741.2M, EPOCH TIME: 1733624641.463471
[12/07 21:24:01    349s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:24:01    349s] Atter site array init, number of instance map data is 0.
[12/07 21:24:01    349s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.871, REAL:1.876, MEM:2741.2M, EPOCH TIME: 1733624641.513667
[12/07 21:24:01    349s] 
[12/07 21:24:01    349s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:24:01    349s] 
[12/07 21:24:01    349s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:24:01    349s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.915, REAL:1.919, MEM:2741.2M, EPOCH TIME: 1733624641.556878
[12/07 21:24:01    349s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2741.2M, EPOCH TIME: 1733624641.556957
[12/07 21:24:01    349s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2757.2M, EPOCH TIME: 1733624641.557603
[12/07 21:24:01    349s] [CPU] DPlace-Init (cpu=0:00:01.9, real=0:00:02.0, mem=2757.2MB).
[12/07 21:24:01    349s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.939, REAL:1.943, MEM:2757.2M, EPOCH TIME: 1733624641.567831
[12/07 21:24:01    349s] TotalInstCnt at PhyDesignMc Initialization: 9362
[12/07 21:24:01    349s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:50 mem=2757.2M
[12/07 21:24:01    349s] ### Creating RouteCongInterface, started
[12/07 21:24:01    349s] 
[12/07 21:24:01    349s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/07 21:24:01    349s] 
[12/07 21:24:01    349s] #optDebug: {0, 1.000}
[12/07 21:24:01    349s] ### Creating RouteCongInterface, finished
[12/07 21:24:01    349s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:24:01    349s] ### Creating LA Mngr. totSessionCpu=0:05:50 mem=2757.2M
[12/07 21:24:01    349s] ### Creating LA Mngr, finished. totSessionCpu=0:05:50 mem=2757.2M
[12/07 21:24:02    350s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 21:24:02    350s] [GPS-DRV] maxDensity (design): 0.95
[12/07 21:24:02    350s] [GPS-DRV] maxLocalDensity: 0.98
[12/07 21:24:02    350s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/07 21:24:02    350s] [GPS-DRV] All active and enabled setup views
[12/07 21:24:02    350s] [GPS-DRV]     view_functional_wcl_slow
[12/07 21:24:02    350s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 21:24:02    350s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 21:24:02    350s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/07 21:24:02    350s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/07 21:24:02    350s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 21:24:02    350s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2776.3M, EPOCH TIME: 1733624642.180875
[12/07 21:24:02    350s] Found 0 hard placement blockage before merging.
[12/07 21:24:02    350s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2776.3M, EPOCH TIME: 1733624642.181104
[12/07 21:24:02    350s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:24:02    350s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 21:24:02    350s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:24:02    350s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 21:24:02    350s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:24:02    350s] Info: violation cost 32805.203125 (cap = 0.093053, tran = 32805.109375, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 21:24:02    350s] |  1429|  2633|   -20.75|     3|     3|    -0.01|     0|     0|     0|     0|     3.54|     0.00|       0|       0|       0|  5.57%|          |         |
[12/07 21:24:07    354s] Info: violation cost 22328.595703 (cap = 0.000000, tran = 22328.595703, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 21:24:07    354s] |  1414|  2570|    -6.23|     0|     0|     0.00|     0|     0|     0|     0|     4.00|     0.00|    1153|       4|       3|  5.65%| 0:00:05.0|  2822.9M|
[12/07 21:24:12    360s] Info: violation cost 22302.660156 (cap = 0.000000, tran = 22302.660156, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 21:24:12    360s] |  1414|  2570|    -5.54|     0|     0|     0.00|     0|     0|     0|     0|     4.00|     0.00|      20|       0|       0|  5.65%| 0:00:05.0|  2822.9M|
[12/07 21:24:12    360s] Info: violation cost 22302.660156 (cap = 0.000000, tran = 22302.660156, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 21:24:12    360s] |  1414|  2570|    -5.54|     0|     0|     0.00|     0|     0|     0|     0|     4.00|     0.00|       0|       0|       0|  5.65%| 0:00:00.0|  2822.9M|
[12/07 21:24:12    360s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s] ###############################################################################
[12/07 21:24:12    360s] #
[12/07 21:24:12    360s] #  Large fanout net report:  
[12/07 21:24:12    360s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/07 21:24:12    360s] #     - current density: 5.65
[12/07 21:24:12    360s] #
[12/07 21:24:12    360s] #  List of high fanout nets:
[12/07 21:24:12    360s] #        Net(1):  rst: (fanouts = 144)
[12/07 21:24:12    360s] #
[12/07 21:24:12    360s] ###############################################################################
[12/07 21:24:12    360s] Bottom Preferred Layer:
[12/07 21:24:12    360s] +-----------+------------+------------+----------+
[12/07 21:24:12    360s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:24:12    360s] +-----------+------------+------------+----------+
[12/07 21:24:12    360s] | M3 (z=3)  |          0 |        123 | default  |
[12/07 21:24:12    360s] | M7 (z=7)  |       1121 |          0 | default  |
[12/07 21:24:12    360s] | M8 (z=8)  |       1519 |          0 | default  |
[12/07 21:24:12    360s] +-----------+------------+------------+----------+
[12/07 21:24:12    360s] Via Pillar Rule:
[12/07 21:24:12    360s]     None
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s] =======================================================================
[12/07 21:24:12    360s]                 Reasons for remaining drv violations
[12/07 21:24:12    360s] =======================================================================
[12/07 21:24:12    360s] *info: Total 1395 net(s) have violations which can't be fixed by DRV optimization.
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s] MultiBuffering failure reasons
[12/07 21:24:12    360s] ------------------------------------------------
[12/07 21:24:12    360s] *info:  1390 net(s): Could not be fixed because the gain is not enough.
[12/07 21:24:12    360s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/07 21:24:12    360s] *info:     4 net(s): Could not be fixed because buffering engine can't find a solution.
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s] *info: Total 20 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s] *** Finish DRV Fixing (cpu=0:00:10.1 real=0:00:10.0 mem=2822.9M) ***
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s] Deleting 0 temporary hard placement blockage(s).
[12/07 21:24:12    360s] Total-nets :: 11180, Stn-nets :: 15, ratio :: 0.134168 %, Total-len 925771, Stn-len 1498.96
[12/07 21:24:12    360s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2803.8M, EPOCH TIME: 1733624652.350163
[12/07 21:24:12    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12299).
[12/07 21:24:12    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:12    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:12    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:12    360s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.045, REAL:0.045, MEM:2739.8M, EPOCH TIME: 1733624652.395095
[12/07 21:24:12    360s] TotalInstCnt at PhyDesignMc Destruction: 10539
[12/07 21:24:12    360s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3511916.9
[12/07 21:24:12    360s] *** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:12.8/0:00:12.8 (1.0), totSession cpu/real = 0:06:00.2/0:06:04.2 (1.0), mem = 2739.8M
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s] =============================================================================================
[12/07 21:24:12    360s]  Step TAT Report : DrvOpt #4 / ccopt_design #1                                  21.17-s075_1
[12/07 21:24:12    360s] =============================================================================================
[12/07 21:24:12    360s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:24:12    360s] ---------------------------------------------------------------------------------------------
[12/07 21:24:12    360s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:24:12    360s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:24:12    360s] [ PlacerInterfaceInit    ]      1   0:00:02.1  (  16.6 % )     0:00:02.1 /  0:00:02.1    1.0
[12/07 21:24:12    360s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/07 21:24:12    360s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:24:12    360s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:24:12    360s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:09.9 /  0:00:09.9    1.0
[12/07 21:24:12    360s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:09.8 /  0:00:09.8    1.0
[12/07 21:24:12    360s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:24:12    360s] [ OptEval                ]      4   0:00:08.9  (  69.7 % )     0:00:08.9 /  0:00:08.9    1.0
[12/07 21:24:12    360s] [ OptCommit              ]      4   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:24:12    360s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 21:24:12    360s] [ IncrDelayCalc          ]     21   0:00:00.4  (   3.3 % )     0:00:00.4 /  0:00:00.4    0.9
[12/07 21:24:12    360s] [ DrvFindVioNets         ]      4   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 21:24:12    360s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/07 21:24:12    360s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 21:24:12    360s] [ MISC                   ]          0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:24:12    360s] ---------------------------------------------------------------------------------------------
[12/07 21:24:12    360s]  DrvOpt #4 TOTAL                    0:00:12.8  ( 100.0 % )     0:00:12.8 /  0:00:12.8    1.0
[12/07 21:24:12    360s] ---------------------------------------------------------------------------------------------
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s] End: GigaOpt postEco DRV Optimization
[12/07 21:24:12    360s] **INFO: Flow update: Design timing is met.
[12/07 21:24:12    360s] Running refinePlace -preserveRouting true -hardFence false
[12/07 21:24:12    360s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2739.8M, EPOCH TIME: 1733624652.402713
[12/07 21:24:12    360s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2739.8M, EPOCH TIME: 1733624652.402763
[12/07 21:24:12    360s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2739.8M, EPOCH TIME: 1733624652.402809
[12/07 21:24:12    360s] Processing tracks to init pin-track alignment.
[12/07 21:24:12    360s] z: 2, totalTracks: 1
[12/07 21:24:12    360s] z: 4, totalTracks: 1
[12/07 21:24:12    360s] z: 6, totalTracks: 1
[12/07 21:24:12    360s] z: 8, totalTracks: 1
[12/07 21:24:12    360s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:24:12    360s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:24:12    360s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2739.8M, EPOCH TIME: 1733624652.415567
[12/07 21:24:12    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:12    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:12    360s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:24:12    360s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.069, REAL:0.070, MEM:2739.8M, EPOCH TIME: 1733624652.485399
[12/07 21:24:12    360s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2739.8M, EPOCH TIME: 1733624652.485453
[12/07 21:24:12    360s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:2739.8M, EPOCH TIME: 1733624652.485970
[12/07 21:24:12    360s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2739.8MB).
[12/07 21:24:12    360s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.092, REAL:0.093, MEM:2739.8M, EPOCH TIME: 1733624652.495674
[12/07 21:24:12    360s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.092, REAL:0.093, MEM:2739.8M, EPOCH TIME: 1733624652.495701
[12/07 21:24:12    360s] TDRefine: refinePlace mode is spiral
[12/07 21:24:12    360s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3511916.10
[12/07 21:24:12    360s] OPERPROF:   Starting RefinePlace at level 2, MEM:2739.8M, EPOCH TIME: 1733624652.495762
[12/07 21:24:12    360s] *** Starting refinePlace (0:06:00 mem=2739.8M) ***
[12/07 21:24:12    360s] Total net bbox length = 9.152e+05 (3.896e+05 5.257e+05) (ext = 1.752e+04)
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:24:12    360s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:24:12    360s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s] Starting Small incrNP...
[12/07 21:24:12    360s] User Input Parameters:
[12/07 21:24:12    360s] - Congestion Driven    : Off
[12/07 21:24:12    360s] - Timing Driven        : Off
[12/07 21:24:12    360s] - Area-Violation Based : Off
[12/07 21:24:12    360s] - Start Rollback Level : -5
[12/07 21:24:12    360s] - Legalized            : On
[12/07 21:24:12    360s] - Window Based         : Off
[12/07 21:24:12    360s] - eDen incr mode       : Off
[12/07 21:24:12    360s] - Small incr mode      : On
[12/07 21:24:12    360s] 
[12/07 21:24:12    360s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2739.8M, EPOCH TIME: 1733624652.527624
[12/07 21:24:12    360s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2739.8M, EPOCH TIME: 1733624652.538712
[12/07 21:24:12    360s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.030, REAL:0.030, MEM:2739.8M, EPOCH TIME: 1733624652.568719
[12/07 21:24:12    360s] default core: bins with density > 0.750 =  2.38 % ( 168 / 7056 )
[12/07 21:24:12    360s] Density distribution unevenness ratio = 85.023%
[12/07 21:24:12    360s] Density distribution unevenness ratio (U70) = 4.700%
[12/07 21:24:12    360s] Density distribution unevenness ratio (U80) = 1.769%
[12/07 21:24:12    360s] Density distribution unevenness ratio (U90) = 0.445%
[12/07 21:24:12    360s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.041, REAL:0.041, MEM:2739.8M, EPOCH TIME: 1733624652.568963
[12/07 21:24:12    360s] cost 1.023333, thresh 1.000000
[12/07 21:24:12    360s] OPERPROF:     Starting spMPad at level 3, MEM:2739.8M, EPOCH TIME: 1733624652.569490
[12/07 21:24:12    360s] OPERPROF:       Starting spContextMPad at level 4, MEM:2739.8M, EPOCH TIME: 1733624652.570189
[12/07 21:24:12    360s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2739.8M, EPOCH TIME: 1733624652.570235
[12/07 21:24:12    360s] MP Top (10417): mp=1.050. U=0.056.
[12/07 21:24:12    360s] OPERPROF:     Finished spMPad at level 3, CPU:0.015, REAL:0.015, MEM:2739.8M, EPOCH TIME: 1733624652.584764
[12/07 21:24:12    360s] MPU (10417) 0.056 -> 0.059
[12/07 21:24:12    360s] incrNP th 1.000, 0.100
[12/07 21:24:12    360s] Legalizing MH Cells... 0 / 0 (level 100)
[12/07 21:24:12    360s] No instances found in the vector
[12/07 21:24:12    360s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2739.8M, DRC: 0)
[12/07 21:24:12    360s] 0 (out of 0) MH cells were successfully legalized.
[12/07 21:24:12    360s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/07 21:24:12    360s] OPERPROF:     Starting IPInitSPData at level 3, MEM:2739.8M, EPOCH TIME: 1733624652.615546
[12/07 21:24:12    360s] OPERPROF:       Starting spInitNetWt at level 4, MEM:2739.8M, EPOCH TIME: 1733624652.616458
[12/07 21:24:12    360s] no activity file in design. spp won't run.
[12/07 21:24:12    360s] [spp] 0
[12/07 21:24:12    360s] [adp] 0:1:1:3
[12/07 21:24:12    360s] OPERPROF:       Finished spInitNetWt at level 4, CPU:0.003, REAL:0.003, MEM:2739.8M, EPOCH TIME: 1733624652.619573
[12/07 21:24:12    360s] SP #FI/SF FL/PI 122/10285 79/53
[12/07 21:24:12    360s] OPERPROF:     Finished IPInitSPData at level 3, CPU:0.006, REAL:0.006, MEM:2739.8M, EPOCH TIME: 1733624652.621203
[12/07 21:24:12    360s] NP #FI/FS/SF FL/PI: 10407/0/10285 132/53
[12/07 21:24:12    360s] RPlace IncrNP: Rollback Lev = -3
[12/07 21:24:12    360s] OPERPROF:     Starting npPlace at level 3, MEM:2742.3M, EPOCH TIME: 1733624652.651571
[12/07 21:24:14    362s] GP RA stats: MHOnly 0 nrInst 132 nrDH 10 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 10, nrHgtY0Cnt 10
[12/07 21:24:20    367s] OPERPROF:     Finished npPlace at level 3, CPU:7.420, REAL:7.497, MEM:2826.3M, EPOCH TIME: 1733624660.148593
[12/07 21:24:20    367s] OPERPROF:     Starting IPDeleteSPData at level 3, MEM:2826.3M, EPOCH TIME: 1733624660.183694
[12/07 21:24:20    367s] OPERPROF:     Finished IPDeleteSPData at level 3, CPU:0.000, REAL:0.000, MEM:2826.3M, EPOCH TIME: 1733624660.183785
[12/07 21:24:20    367s] 
[12/07 21:24:20    367s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2826.3M, EPOCH TIME: 1733624660.184596
[12/07 21:24:20    367s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2826.3M, EPOCH TIME: 1733624660.195744
[12/07 21:24:20    368s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.029, REAL:0.029, MEM:2826.3M, EPOCH TIME: 1733624660.224517
[12/07 21:24:20    368s] default core: bins with density > 0.750 =  2.41 % ( 170 / 7056 )
[12/07 21:24:20    368s] Density distribution unevenness ratio = 85.029%
[12/07 21:24:20    368s] Density distribution unevenness ratio (U70) = 4.650%
[12/07 21:24:20    368s] Density distribution unevenness ratio (U80) = 1.712%
[12/07 21:24:20    368s] Density distribution unevenness ratio (U90) = 0.412%
[12/07 21:24:20    368s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.040, REAL:0.040, MEM:2826.3M, EPOCH TIME: 1733624660.224761
[12/07 21:24:20    368s] RPlace postIncrNP: Density = 1.023333 -> 1.000000.
[12/07 21:24:20    368s] RPlace postIncrNP Info: Density distribution changes:
[12/07 21:24:20    368s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[12/07 21:24:20    368s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[12/07 21:24:20    368s] [1.00 - 1.05] :	 1 (0.01%) -> 0 (0.00%)
[12/07 21:24:20    368s] [0.95 - 1.00] :	 42 (0.60%) -> 41 (0.58%)
[12/07 21:24:20    368s] [0.90 - 0.95] :	 19 (0.27%) -> 19 (0.27%)
[12/07 21:24:20    368s] [0.85 - 0.90] :	 34 (0.48%) -> 35 (0.50%)
[12/07 21:24:20    368s] [0.80 - 0.85] :	 45 (0.64%) -> 45 (0.64%)
[12/07 21:24:20    368s] Move report: incrNP moves 132 insts, mean move: 5.18 um, max move: 14.60 um 
[12/07 21:24:20    368s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/dor_inst/U20): (1340.00, 1298.00) --> (1332.60, 1305.20)
[12/07 21:24:20    368s] Finished incrNP (cpu=0:00:07.6, real=0:00:08.0, mem=2826.3M)
[12/07 21:24:20    368s] End of Small incrNP (cpu=0:00:07.6, real=0:00:08.0)
[12/07 21:24:20    368s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2826.3M, EPOCH TIME: 1733624660.226073
[12/07 21:24:20    368s] Starting refinePlace ...
[12/07 21:24:20    368s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:24:20    368s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:24:20    368s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2826.3M, EPOCH TIME: 1733624660.306872
[12/07 21:24:20    368s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:24:20    368s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2826.3M, EPOCH TIME: 1733624660.306944
[12/07 21:24:20    368s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.008, REAL:0.008, MEM:2826.3M, EPOCH TIME: 1733624660.315297
[12/07 21:24:20    368s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2826.3M, EPOCH TIME: 1733624660.315366
[12/07 21:24:20    368s] DDP markSite nrRow 831 nrJob 831
[12/07 21:24:20    368s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.019, REAL:0.019, MEM:2826.3M, EPOCH TIME: 1733624660.334564
[12/07 21:24:20    368s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.028, REAL:0.028, MEM:2826.3M, EPOCH TIME: 1733624660.334662
[12/07 21:24:20    368s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:24:20    368s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2826.3M, EPOCH TIME: 1733624660.498766
[12/07 21:24:20    368s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2826.3M, EPOCH TIME: 1733624660.498812
[12/07 21:24:20    368s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:24:20    368s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2826.3M, EPOCH TIME: 1733624660.499523
[12/07 21:24:20    368s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2826.3M, EPOCH TIME: 1733624660.499580
[12/07 21:24:20    368s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.100, REAL:0.100, MEM:2826.3M, EPOCH TIME: 1733624660.599459
[12/07 21:24:20    368s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:24:20    368s]  ** Cut row section real time 0:00:00.0.
[12/07 21:24:20    368s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.100, REAL:0.101, MEM:2826.3M, EPOCH TIME: 1733624660.600074
[12/07 21:24:20    368s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 21:24:20    368s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=2826.3MB) @(0:06:08 - 0:06:09).
[12/07 21:24:20    368s] Move report: preRPlace moves 51 insts, mean move: 0.41 um, max move: 1.00 um 
[12/07 21:24:20    368s] 	Max move on inst (FE_OFC3738_s_2__2__29): (1330.20, 1438.40) --> (1331.20, 1438.40)
[12/07 21:24:20    368s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[12/07 21:24:20    368s] wireLenOptFixPriorityInst 3136 inst fixed
[12/07 21:24:20    368s] Placement tweakage begins.
[12/07 21:24:20    368s] wire length = 9.239e+05
[12/07 21:24:20    368s] wire length = 9.234e+05
[12/07 21:24:20    368s] Placement tweakage ends.
[12/07 21:24:20    368s] Move report: tweak moves 268 insts, mean move: 1.85 um, max move: 9.00 um 
[12/07 21:24:20    368s] 	Max move on inst (ys[2].xs[3].torus_switch_xy/FE_OFC1294_e_tx_2__2__4): (961.60, 1375.40) --> (952.60, 1375.40)
[12/07 21:24:20    368s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=2826.3MB) @(0:06:09 - 0:06:09).
[12/07 21:24:20    368s] 
[12/07 21:24:20    368s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:24:21    369s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:24:21    369s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:24:21    369s] Move report: legalization moves 1671 insts, mean move: 2.83 um, max move: 17.40 um spiral
[12/07 21:24:21    369s] 	Max move on inst (ys[0].xs[2].torus_switch_xy/FE_OFC2898_s_msg_15): (1328.80, 342.20) --> (1313.20, 344.00)
[12/07 21:24:21    369s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 21:24:21    369s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 21:24:21    369s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2794.3MB) @(0:06:09 - 0:06:09).
[12/07 21:24:21    369s] Move report: Detail placement moves 1737 insts, mean move: 2.84 um, max move: 17.40 um 
[12/07 21:24:21    369s] 	Max move on inst (ys[0].xs[2].torus_switch_xy/FE_OFC2898_s_msg_15): (1328.80, 342.20) --> (1313.20, 344.00)
[12/07 21:24:21    369s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2794.3MB
[12/07 21:24:21    369s] Statistics of distance of Instance movement in refine placement:
[12/07 21:24:21    369s]   maximum (X+Y) =        17.40 um
[12/07 21:24:21    369s]   inst (ys[0].xs[2].torus_switch_xy/FE_OFC2898_s_msg_15) with max move: (1328.8, 342.2) -> (1313.2, 344)
[12/07 21:24:21    369s]   mean    (X+Y) =         3.04 um
[12/07 21:24:21    369s] Total instances flipped for legalization: 95
[12/07 21:24:21    369s] Summary Report:
[12/07 21:24:21    369s] Instances move: 1836 (out of 10417 movable)
[12/07 21:24:21    369s] Instances flipped: 95
[12/07 21:24:21    369s] Mean displacement: 3.04 um
[12/07 21:24:21    369s] Max displacement: 17.40 um (Instance: ys[0].xs[2].torus_switch_xy/FE_OFC2898_s_msg_15) (1328.8, 342.2) -> (1313.2, 344)
[12/07 21:24:21    369s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[12/07 21:24:21    369s] Total instances moved : 1836
[12/07 21:24:21    369s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.274, REAL:1.274, MEM:2794.3M, EPOCH TIME: 1733624661.499743
[12/07 21:24:21    369s] Total net bbox length = 9.191e+05 (3.924e+05 5.268e+05) (ext = 1.752e+04)
[12/07 21:24:21    369s] Runtime: CPU: 0:00:08.9 REAL: 0:00:09.0 MEM: 2794.3MB
[12/07 21:24:21    369s] [CPU] RefinePlace/total (cpu=0:00:08.9, real=0:00:09.0, mem=2794.3MB) @(0:06:00 - 0:06:09).
[12/07 21:24:21    369s] *** Finished refinePlace (0:06:09 mem=2794.3M) ***
[12/07 21:24:21    369s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3511916.10
[12/07 21:24:21    369s] OPERPROF:   Finished RefinePlace at level 2, CPU:8.929, REAL:9.007, MEM:2794.3M, EPOCH TIME: 1733624661.502628
[12/07 21:24:21    369s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2794.3M, EPOCH TIME: 1733624661.502666
[12/07 21:24:21    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12299).
[12/07 21:24:21    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:21    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:21    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:21    369s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.040, MEM:2710.3M, EPOCH TIME: 1733624661.543072
[12/07 21:24:21    369s] OPERPROF: Finished RefinePlace2 at level 1, CPU:9.062, REAL:9.140, MEM:2710.3M, EPOCH TIME: 1733624661.543132
[12/07 21:24:21    369s] **INFO: Flow update: Design timing is met.
[12/07 21:24:21    369s] **INFO: Flow update: Design timing is met.
[12/07 21:24:21    369s] **INFO: Flow update: Design timing is met.
[12/07 21:24:21    369s] #optDebug: fT-D <X 1 0 0 0>
[12/07 21:24:21    369s] Register exp ratio and priority group on 0 nets on 11196 nets : 
[12/07 21:24:21    369s] 
[12/07 21:24:21    369s] Active setup views:
[12/07 21:24:21    369s]  view_functional_wcl_slow
[12/07 21:24:21    369s]   Dominating endpoints: 0
[12/07 21:24:21    369s]   Dominating TNS: -0.000
[12/07 21:24:21    369s] 
[12/07 21:24:21    369s] Extraction called for design 'torus_D_W32' of instances=10539 and nets=11324 using extraction engine 'preRoute' .
[12/07 21:24:21    369s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:24:21    369s] Type 'man IMPEXT-3530' for more detail.
[12/07 21:24:21    369s] PreRoute RC Extraction called for design torus_D_W32.
[12/07 21:24:21    369s] RC Extraction called in multi-corner(1) mode.
[12/07 21:24:21    369s] RCMode: PreRoute
[12/07 21:24:21    369s]       RC Corner Indexes            0   
[12/07 21:24:21    369s] Capacitance Scaling Factor   : 1.00000 
[12/07 21:24:21    369s] Resistance Scaling Factor    : 1.00000 
[12/07 21:24:21    369s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 21:24:21    369s] Clock Res. Scaling Factor    : 1.00000 
[12/07 21:24:21    369s] Shrink Factor                : 1.00000
[12/07 21:24:21    369s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 21:24:21    369s] Using capacitance table file ...
[12/07 21:24:21    369s] RC Grid backup saved.
[12/07 21:24:21    369s] 
[12/07 21:24:21    369s] Trim Metal Layers:
[12/07 21:24:21    369s] LayerId::1 widthSet size::4
[12/07 21:24:21    369s] LayerId::2 widthSet size::4
[12/07 21:24:21    369s] LayerId::3 widthSet size::4
[12/07 21:24:21    369s] LayerId::4 widthSet size::4
[12/07 21:24:21    369s] LayerId::5 widthSet size::4
[12/07 21:24:21    369s] LayerId::6 widthSet size::4
[12/07 21:24:21    369s] LayerId::7 widthSet size::4
[12/07 21:24:21    369s] LayerId::8 widthSet size::4
[12/07 21:24:21    369s] LayerId::9 widthSet size::4
[12/07 21:24:21    369s] LayerId::10 widthSet size::2
[12/07 21:24:21    369s] Skipped RC grid update for preRoute extraction.
[12/07 21:24:21    369s] eee: pegSigSF::1.070000
[12/07 21:24:21    369s] Initializing multi-corner capacitance tables ... 
[12/07 21:24:21    369s] Initializing multi-corner resistance tables ...
[12/07 21:24:22    369s] eee: l::1 avDens::0.110517 usedTrk::70006.208357 availTrk::633445.049853 sigTrk::70006.208357
[12/07 21:24:22    369s] eee: l::2 avDens::0.037301 usedTrk::5495.895277 availTrk::147337.124162 sigTrk::5495.895277
[12/07 21:24:22    369s] eee: l::3 avDens::0.041697 usedTrk::6766.121668 availTrk::162270.000000 sigTrk::6766.121668
[12/07 21:24:22    369s] eee: l::4 avDens::0.031051 usedTrk::3870.566385 availTrk::124650.000000 sigTrk::3870.566385
[12/07 21:24:22    369s] eee: l::5 avDens::0.002238 usedTrk::1421.255593 availTrk::635040.000000 sigTrk::1421.255593
[12/07 21:24:22    369s] eee: l::6 avDens::0.003500 usedTrk::2222.330869 availTrk::635040.000000 sigTrk::2222.330869
[12/07 21:24:22    369s] eee: l::7 avDens::0.049996 usedTrk::14911.866679 availTrk::298260.000000 sigTrk::14911.866679
[12/07 21:24:22    369s] eee: l::8 avDens::0.292361 usedTrk::19168.665277 availTrk::65565.000000 sigTrk::19168.665277
[12/07 21:24:22    369s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:24:22    369s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:24:22    369s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:24:22    369s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.379837 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.809400 pMod=83 wcR=0.693800 newSi=0.222100 wHLS=3.222402 siPrev=0 viaL=0.000000 crit=0.991935 shortMod=4.959673 fMod=0.247984 
[12/07 21:24:22    369s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2721.668M)
[12/07 21:24:22    369s] Starting delay calculation for Setup views
[12/07 21:24:22    370s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:24:22    370s] #################################################################################
[12/07 21:24:22    370s] # Design Stage: PreRoute
[12/07 21:24:22    370s] # Design Name: torus_D_W32
[12/07 21:24:22    370s] # Design Mode: 90nm
[12/07 21:24:22    370s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:24:22    370s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:24:22    370s] # Signoff Settings: SI Off 
[12/07 21:24:22    370s] #################################################################################
[12/07 21:24:22    370s] Calculate delays in Single mode...
[12/07 21:24:22    370s] Topological Sorting (REAL = 0:00:00.0, MEM = 2719.7M, InitMEM = 2719.7M)
[12/07 21:24:22    370s] Start delay calculation (fullDC) (1 T). (MEM=2719.7)
[12/07 21:24:22    370s] End AAE Lib Interpolated Model. (MEM=2729.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:24:24    371s] Total number of fetched objects 11212
[12/07 21:24:24    372s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:24:24    372s] End delay calculation. (MEM=2745.19 CPU=0:00:01.3 REAL=0:00:01.0)
[12/07 21:24:24    372s] End delay calculation (fullDC). (MEM=2745.19 CPU=0:00:01.5 REAL=0:00:02.0)
[12/07 21:24:24    372s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 2745.2M) ***
[12/07 21:24:24    372s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:06:12 mem=2745.2M)
[12/07 21:24:24    372s] OPTC: user 20.0
[12/07 21:24:24    372s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2745.19 MB )
[12/07 21:24:24    372s] (I)      ==================== Layers =====================
[12/07 21:24:24    372s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:24:24    372s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:24:24    372s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:24:24    372s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:24:24    372s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:24:24    372s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:24:24    372s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:24:24    372s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:24:24    372s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:24:24    372s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:24:24    372s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:24:24    372s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:24:24    372s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:24:24    372s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:24:24    372s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:24:24    372s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:24:24    372s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:24:24    372s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:24:24    372s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:24:24    372s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:24:24    372s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:24:24    372s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:24:24    372s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:24:24    372s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:24:24    372s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:24:24    372s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:24:24    372s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:24:24    372s] (I)      Started Import and model ( Curr Mem: 2745.19 MB )
[12/07 21:24:24    372s] (I)      Default pattern map key = torus_D_W32_default.
[12/07 21:24:24    372s] (I)      == Non-default Options ==
[12/07 21:24:24    372s] (I)      Build term to term wires                           : false
[12/07 21:24:24    372s] (I)      Maximum routing layer                              : 10
[12/07 21:24:24    372s] (I)      Number of threads                                  : 1
[12/07 21:24:24    372s] (I)      Method to set GCell size                           : row
[12/07 21:24:24    372s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:24:24    372s] (I)      Use row-based GCell size
[12/07 21:24:24    372s] (I)      Use row-based GCell align
[12/07 21:24:24    372s] (I)      layer 0 area = 168000
[12/07 21:24:24    372s] (I)      layer 1 area = 208000
[12/07 21:24:24    372s] (I)      layer 2 area = 208000
[12/07 21:24:24    372s] (I)      layer 3 area = 208000
[12/07 21:24:24    372s] (I)      layer 4 area = 208000
[12/07 21:24:24    372s] (I)      layer 5 area = 208000
[12/07 21:24:24    372s] (I)      layer 6 area = 208000
[12/07 21:24:24    372s] (I)      layer 7 area = 2259999
[12/07 21:24:24    372s] (I)      layer 8 area = 2259999
[12/07 21:24:24    372s] (I)      layer 9 area = 0
[12/07 21:24:24    372s] (I)      GCell unit size   : 3600
[12/07 21:24:24    372s] (I)      GCell multiplier  : 1
[12/07 21:24:24    372s] (I)      GCell row height  : 3600
[12/07 21:24:24    372s] (I)      Actual row height : 3600
[12/07 21:24:24    372s] (I)      GCell align ref   : 4000 4000
[12/07 21:24:24    372s] [NR-eGR] Track table information for default rule: 
[12/07 21:24:24    372s] [NR-eGR] M1 has single uniform track structure
[12/07 21:24:24    372s] [NR-eGR] M2 has single uniform track structure
[12/07 21:24:24    372s] [NR-eGR] M3 has single uniform track structure
[12/07 21:24:24    372s] [NR-eGR] M4 has single uniform track structure
[12/07 21:24:24    372s] [NR-eGR] M5 has single uniform track structure
[12/07 21:24:24    372s] [NR-eGR] M6 has single uniform track structure
[12/07 21:24:24    372s] [NR-eGR] M7 has single uniform track structure
[12/07 21:24:24    372s] [NR-eGR] M8 has single uniform track structure
[12/07 21:24:24    372s] [NR-eGR] M9 has single uniform track structure
[12/07 21:24:24    372s] [NR-eGR] AP has single uniform track structure
[12/07 21:24:24    372s] (I)      ================= Default via =================
[12/07 21:24:24    372s] (I)      +---+--------------------+--------------------+
[12/07 21:24:24    372s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/07 21:24:24    372s] (I)      +---+--------------------+--------------------+
[12/07 21:24:24    372s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/07 21:24:24    372s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/07 21:24:24    372s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/07 21:24:24    372s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/07 21:24:24    372s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/07 21:24:24    372s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/07 21:24:24    372s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/07 21:24:24    372s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/07 21:24:24    372s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/07 21:24:24    372s] (I)      +---+--------------------+--------------------+
[12/07 21:24:24    372s] (I)      2640 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:24:24    372s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:24:24    372s] [NR-eGR] Read 0 clock shapes
[12/07 21:24:24    372s] [NR-eGR] Read 0 other shapes
[12/07 21:24:24    372s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:24:24    372s] [NR-eGR] #Instance Blockages : 3552
[12/07 21:24:24    372s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:24:24    372s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:24:24    372s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:24:24    372s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:24:24    372s] [NR-eGR] #Other Blockages    : 0
[12/07 21:24:24    372s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:24:24    372s] [NR-eGR] Num Prerouted Nets = 123  Num Prerouted Wires = 8755
[12/07 21:24:24    372s] [NR-eGR] Read 11179 nets ( ignored 123 )
[12/07 21:24:24    372s] (I)      early_global_route_priority property id does not exist.
[12/07 21:24:24    372s] (I)      Read Num Blocks=2103732  Num Prerouted Wires=8755  Num CS=0
[12/07 21:24:24    372s] (I)      Layer 1 (V) : #blockages 501088 : #preroutes 3804
[12/07 21:24:24    372s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 4315
[12/07 21:24:25    372s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 631
[12/07 21:24:25    372s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 2
[12/07 21:24:25    372s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 2
[12/07 21:24:25    372s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 1
[12/07 21:24:25    373s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:24:25    373s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:24:25    373s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:24:25    373s] (I)      Number of ignored nets                =    123
[12/07 21:24:25    373s] (I)      Number of connected nets              =      0
[12/07 21:24:25    373s] (I)      Number of fixed nets                  =    123.  Ignored: Yes
[12/07 21:24:25    373s] (I)      Number of clock nets                  =    123.  Ignored: No
[12/07 21:24:25    373s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:24:25    373s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:24:25    373s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:24:25    373s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:24:25    373s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:24:25    373s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:24:25    373s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:24:25    373s] (I)      Ndr track 0 does not exist
[12/07 21:24:25    373s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:24:25    373s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:24:25    373s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:24:25    373s] (I)      Site width          :   400  (dbu)
[12/07 21:24:25    373s] (I)      Row height          :  3600  (dbu)
[12/07 21:24:25    373s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:24:25    373s] (I)      GCell width         :  3600  (dbu)
[12/07 21:24:25    373s] (I)      GCell height        :  3600  (dbu)
[12/07 21:24:25    373s] (I)      Grid                :   834   834    10
[12/07 21:24:25    373s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:24:25    373s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:24:25    373s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:24:25    373s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:24:25    373s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:24:25    373s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:24:25    373s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:24:25    373s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:24:25    373s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:24:25    373s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:24:25    373s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:24:25    373s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:24:25    373s] (I)      --------------------------------------------------------
[12/07 21:24:25    373s] 
[12/07 21:24:25    373s] [NR-eGR] ============ Routing rule table ============
[12/07 21:24:25    373s] [NR-eGR] Rule id: 0  Nets: 11056
[12/07 21:24:25    373s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:24:25    373s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:24:25    373s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:24:25    373s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:24:25    373s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:24:25    373s] [NR-eGR] ========================================
[12/07 21:24:25    373s] [NR-eGR] 
[12/07 21:24:25    373s] (I)      =============== Blocked Tracks ===============
[12/07 21:24:25    373s] (I)      +-------+---------+----------+---------------+
[12/07 21:24:25    373s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:24:25    373s] (I)      +-------+---------+----------+---------------+
[12/07 21:24:25    373s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:24:25    373s] (I)      |     2 | 6255000 |  1878347 |        30.03% |
[12/07 21:24:25    373s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 21:24:25    373s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:24:25    373s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 21:24:25    373s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 21:24:25    373s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:24:25    373s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:24:25    373s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:24:25    373s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:24:25    373s] (I)      +-------+---------+----------+---------------+
[12/07 21:24:25    373s] (I)      Finished Import and model ( CPU: 0.77 sec, Real: 0.77 sec, Curr Mem: 2834.93 MB )
[12/07 21:24:25    373s] (I)      Reset routing kernel
[12/07 21:24:25    373s] (I)      Started Global Routing ( Curr Mem: 2834.93 MB )
[12/07 21:24:25    373s] (I)      totalPins=30959  totalGlobalPin=29768 (96.15%)
[12/07 21:24:25    373s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 21:24:25    373s] [NR-eGR] Layer group 1: route 1519 net(s) in layer range [7, 8]
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1a Route ============
[12/07 21:24:25    373s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:24:25    373s] (I)      Usage: 199998 = (8732 H, 191266 V) = (0.14% H, 12.23% V) = (1.572e+04um H, 3.443e+05um V)
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1b Route ============
[12/07 21:24:25    373s] (I)      Usage: 199998 = (8732 H, 191266 V) = (0.14% H, 12.23% V) = (1.572e+04um H, 3.443e+05um V)
[12/07 21:24:25    373s] (I)      Overflow of layer group 1: 0.00% H + 0.20% V. EstWL: 3.599964e+05um
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1c Route ============
[12/07 21:24:25    373s] (I)      Level2 Grid: 167 x 167
[12/07 21:24:25    373s] (I)      Usage: 200028 = (8762 H, 191266 V) = (0.14% H, 12.23% V) = (1.577e+04um H, 3.443e+05um V)
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1d Route ============
[12/07 21:24:25    373s] (I)      Usage: 200028 = (8762 H, 191266 V) = (0.14% H, 12.23% V) = (1.577e+04um H, 3.443e+05um V)
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1e Route ============
[12/07 21:24:25    373s] (I)      Usage: 200028 = (8762 H, 191266 V) = (0.14% H, 12.23% V) = (1.577e+04um H, 3.443e+05um V)
[12/07 21:24:25    373s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.600504e+05um
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1l Route ============
[12/07 21:24:25    373s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/07 21:24:25    373s] [NR-eGR] Layer group 2: route 1121 net(s) in layer range [6, 7]
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1a Route ============
[12/07 21:24:25    373s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 9
[12/07 21:24:25    373s] (I)      Usage: 344325 = (144086 H, 200239 V) = (2.30% H, 5.00% V) = (2.594e+05um H, 3.604e+05um V)
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1b Route ============
[12/07 21:24:25    373s] (I)      Usage: 344325 = (144086 H, 200239 V) = (2.30% H, 5.00% V) = (2.594e+05um H, 3.604e+05um V)
[12/07 21:24:25    373s] (I)      Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.197850e+05um
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1c Route ============
[12/07 21:24:25    373s] (I)      Level2 Grid: 167 x 167
[12/07 21:24:25    373s] (I)      Usage: 344329 = (144090 H, 200239 V) = (2.30% H, 5.00% V) = (2.594e+05um H, 3.604e+05um V)
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1d Route ============
[12/07 21:24:25    373s] (I)      Usage: 344331 = (144090 H, 200241 V) = (2.30% H, 5.00% V) = (2.594e+05um H, 3.604e+05um V)
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1e Route ============
[12/07 21:24:25    373s] (I)      Usage: 344331 = (144090 H, 200241 V) = (2.30% H, 5.00% V) = (2.594e+05um H, 3.604e+05um V)
[12/07 21:24:25    373s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.197958e+05um
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1l Route ============
[12/07 21:24:25    373s] (I)      total 2D Cap : 34341798 = (17412463 H, 16929335 V)
[12/07 21:24:25    373s] [NR-eGR] Layer group 3: route 8416 net(s) in layer range [2, 10]
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1a Route ============
[12/07 21:24:25    373s] (I)      Usage: 500538 = (211821 H, 288717 V) = (1.22% H, 1.71% V) = (3.813e+05um H, 5.197e+05um V)
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1b Route ============
[12/07 21:24:25    373s] (I)      Usage: 500538 = (211821 H, 288717 V) = (1.22% H, 1.71% V) = (3.813e+05um H, 5.197e+05um V)
[12/07 21:24:25    373s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.009684e+05um
[12/07 21:24:25    373s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:24:25    373s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1c Route ============
[12/07 21:24:25    373s] (I)      Usage: 500538 = (211821 H, 288717 V) = (1.22% H, 1.71% V) = (3.813e+05um H, 5.197e+05um V)
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1d Route ============
[12/07 21:24:25    373s] (I)      Usage: 500538 = (211821 H, 288717 V) = (1.22% H, 1.71% V) = (3.813e+05um H, 5.197e+05um V)
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1e Route ============
[12/07 21:24:25    373s] (I)      Usage: 500538 = (211821 H, 288717 V) = (1.22% H, 1.71% V) = (3.813e+05um H, 5.197e+05um V)
[12/07 21:24:25    373s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.009684e+05um
[12/07 21:24:25    373s] (I)      
[12/07 21:24:25    373s] (I)      ============  Phase 1l Route ============
[12/07 21:24:25    373s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 21:24:25    373s] (I)      Layer  2:    5558132     71402         3       63936     6188562    ( 1.02%) 
[12/07 21:24:25    373s] (I)      Layer  3:    5717469     87496         4           0     6252498    ( 0.00%) 
[12/07 21:24:25    373s] (I)      Layer  4:    5655432     56817         0           0     6252498    ( 0.00%) 
[12/07 21:24:25    373s] (I)      Layer  5:    4127728      7319       113           0     6252498    ( 0.00%) 
[12/07 21:24:25    373s] (I)      Layer  6:    4332235     14515        31           0     6252498    ( 0.00%) 
[12/07 21:24:25    373s] (I)      Layer  7:    6246667    157130         6           0     6252498    ( 0.00%) 
[12/07 21:24:25    373s] (I)      Layer  8:    1561875    191584       287           0     1563124    ( 0.00%) 
[12/07 21:24:25    373s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/07 21:24:26    373s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 21:24:26    373s] (I)      Total:      34953003    586263       444      203264    40630355    ( 0.50%) 
[12/07 21:24:26    373s] (I)      
[12/07 21:24:26    373s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:24:26    373s] [NR-eGR]                        OverCon           OverCon            
[12/07 21:24:26    373s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/07 21:24:26    373s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/07 21:24:26    373s] [NR-eGR] ---------------------------------------------------------------
[12/07 21:24:26    373s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:24:26    373s] [NR-eGR]      M2 ( 2)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:24:26    373s] [NR-eGR]      M3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:24:26    373s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:24:26    373s] [NR-eGR]      M5 ( 5)       112( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/07 21:24:26    373s] [NR-eGR]      M6 ( 6)        31( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:24:26    373s] [NR-eGR]      M7 ( 7)         2( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/07 21:24:26    373s] [NR-eGR]      M8 ( 8)       261( 0.04%)         0( 0.00%)   ( 0.04%) 
[12/07 21:24:26    373s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:24:26    373s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:24:26    373s] [NR-eGR] ---------------------------------------------------------------
[12/07 21:24:26    373s] [NR-eGR]        Total       412( 0.01%)         1( 0.00%)   ( 0.01%) 
[12/07 21:24:26    373s] [NR-eGR] 
[12/07 21:24:26    373s] (I)      Finished Global Routing ( CPU: 0.74 sec, Real: 0.74 sec, Curr Mem: 2842.93 MB )
[12/07 21:24:26    373s] (I)      total 2D Cap : 35028993 = (17696835 H, 17332158 V)
[12/07 21:24:26    374s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:24:26    374s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.72 sec, Real: 1.72 sec, Curr Mem: 2842.93 MB )
[12/07 21:24:26    374s] (I)      ======================================== Runtime Summary ========================================
[12/07 21:24:26    374s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 21:24:26    374s] (I)      -------------------------------------------------------------------------------------------------
[12/07 21:24:26    374s] (I)       Early Global Route kernel                   100.00%  263.86 sec  265.58 sec  1.72 sec  1.72 sec 
[12/07 21:24:26    374s] (I)       +-Import and model                           44.68%  263.86 sec  264.63 sec  0.77 sec  0.77 sec 
[12/07 21:24:26    374s] (I)       | +-Create place DB                           1.64%  263.86 sec  263.89 sec  0.03 sec  0.03 sec 
[12/07 21:24:26    374s] (I)       | | +-Import place data                       1.63%  263.86 sec  263.89 sec  0.03 sec  0.03 sec 
[12/07 21:24:26    374s] (I)       | | | +-Read instances and placement          0.50%  263.86 sec  263.87 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | | +-Read nets                             1.12%  263.87 sec  263.89 sec  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)       | +-Create route DB                          39.80%  263.89 sec  264.58 sec  0.69 sec  0.68 sec 
[12/07 21:24:26    374s] (I)       | | +-Import route data (1T)                 39.78%  263.89 sec  264.58 sec  0.69 sec  0.68 sec 
[12/07 21:24:26    374s] (I)       | | | +-Read blockages ( Layer 2-10 )        11.87%  263.90 sec  264.10 sec  0.20 sec  0.20 sec 
[12/07 21:24:26    374s] (I)       | | | | +-Read routing blockages              0.00%  263.90 sec  263.90 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | | +-Read instance blockages             0.11%  263.90 sec  263.90 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | | +-Read PG blockages                  11.69%  263.90 sec  264.10 sec  0.20 sec  0.20 sec 
[12/07 21:24:26    374s] (I)       | | | | +-Read clock blockages                0.00%  264.10 sec  264.10 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | | +-Read other blockages                0.00%  264.10 sec  264.10 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | | +-Read halo blockages                 0.03%  264.10 sec  264.10 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | | +-Read boundary cut boxes             0.00%  264.10 sec  264.10 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | +-Read blackboxes                       0.00%  264.10 sec  264.10 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | +-Read prerouted                        0.38%  264.10 sec  264.11 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | | +-Read unlegalized nets                 0.10%  264.11 sec  264.11 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | +-Read nets                             0.17%  264.11 sec  264.11 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | +-Set up via pillars                    0.00%  264.11 sec  264.11 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | +-Initialize 3D grid graph              0.89%  264.11 sec  264.13 sec  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)       | | | +-Model blockage capacity              26.03%  264.13 sec  264.58 sec  0.45 sec  0.45 sec 
[12/07 21:24:26    374s] (I)       | | | | +-Initialize 3D capacity             24.65%  264.13 sec  264.55 sec  0.42 sec  0.42 sec 
[12/07 21:24:26    374s] (I)       | +-Read aux data                             0.00%  264.58 sec  264.58 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | +-Others data preparation                   0.13%  264.58 sec  264.58 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | +-Create route kernel                       3.01%  264.58 sec  264.63 sec  0.05 sec  0.05 sec 
[12/07 21:24:26    374s] (I)       +-Global Routing                             43.20%  264.63 sec  265.38 sec  0.74 sec  0.74 sec 
[12/07 21:24:26    374s] (I)       | +-Initialization                            0.45%  264.63 sec  264.64 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | +-Net group 1                               8.21%  264.64 sec  264.78 sec  0.14 sec  0.14 sec 
[12/07 21:24:26    374s] (I)       | | +-Generate topology                       0.02%  264.64 sec  264.64 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1a                                1.18%  264.67 sec  264.69 sec  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)       | | | +-Pattern routing (1T)                  0.70%  264.67 sec  264.68 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.47%  264.68 sec  264.69 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1b                                0.80%  264.69 sec  264.71 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | | +-Monotonic routing (1T)                0.68%  264.69 sec  264.70 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1c                                1.26%  264.71 sec  264.73 sec  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)       | | | +-Two level Routing                     1.26%  264.71 sec  264.73 sec  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)       | | | | +-Two Level Routing (Regular)         0.78%  264.71 sec  264.72 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | | | +-Two Level Routing (Strong)          0.18%  264.72 sec  264.73 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1d                                0.47%  264.73 sec  264.74 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | | +-Detoured routing (1T)                 0.46%  264.73 sec  264.74 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1e                                0.12%  264.74 sec  264.74 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | +-Route legalization                    0.00%  264.74 sec  264.74 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1l                                2.70%  264.74 sec  264.78 sec  0.05 sec  0.05 sec 
[12/07 21:24:26    374s] (I)       | | | +-Layer assignment (1T)                 2.70%  264.74 sec  264.78 sec  0.05 sec  0.05 sec 
[12/07 21:24:26    374s] (I)       | +-Net group 2                               8.86%  264.78 sec  264.94 sec  0.15 sec  0.15 sec 
[12/07 21:24:26    374s] (I)       | | +-Generate topology                       0.01%  264.78 sec  264.78 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1a                                1.24%  264.81 sec  264.84 sec  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)       | | | +-Pattern routing (1T)                  0.77%  264.81 sec  264.83 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.46%  264.83 sec  264.84 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1b                                0.94%  264.84 sec  264.85 sec  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)       | | | +-Monotonic routing (1T)                0.82%  264.84 sec  264.85 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1c                                1.04%  264.85 sec  264.87 sec  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)       | | | +-Two level Routing                     1.03%  264.85 sec  264.87 sec  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)       | | | | +-Two Level Routing (Regular)         0.57%  264.86 sec  264.87 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | | | +-Two Level Routing (Strong)          0.18%  264.87 sec  264.87 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1d                                1.23%  264.87 sec  264.89 sec  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)       | | | +-Detoured routing (1T)                 1.22%  264.87 sec  264.89 sec  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1e                                0.18%  264.89 sec  264.89 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | +-Route legalization                    0.06%  264.89 sec  264.89 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | | +-Legalize Blockage Violations        0.06%  264.89 sec  264.89 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1l                                2.46%  264.89 sec  264.94 sec  0.04 sec  0.04 sec 
[12/07 21:24:26    374s] (I)       | | | +-Layer assignment (1T)                 2.45%  264.89 sec  264.94 sec  0.04 sec  0.04 sec 
[12/07 21:24:26    374s] (I)       | +-Net group 3                              17.48%  264.94 sec  265.24 sec  0.30 sec  0.30 sec 
[12/07 21:24:26    374s] (I)       | | +-Generate topology                       0.69%  264.94 sec  264.95 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1a                                2.40%  265.02 sec  265.06 sec  0.04 sec  0.04 sec 
[12/07 21:24:26    374s] (I)       | | | +-Pattern routing (1T)                  1.80%  265.02 sec  265.05 sec  0.03 sec  0.03 sec 
[12/07 21:24:26    374s] (I)       | | | +-Add via demand to 2D                  0.58%  265.05 sec  265.06 sec  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1b                                0.12%  265.06 sec  265.06 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1c                                0.00%  265.06 sec  265.06 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1d                                0.00%  265.06 sec  265.06 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1e                                0.12%  265.06 sec  265.06 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | | +-Route legalization                    0.00%  265.06 sec  265.06 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       | | +-Phase 1l                               10.22%  265.06 sec  265.24 sec  0.18 sec  0.18 sec 
[12/07 21:24:26    374s] (I)       | | | +-Layer assignment (1T)                 7.14%  265.12 sec  265.24 sec  0.12 sec  0.12 sec 
[12/07 21:24:26    374s] (I)       | +-Clean cong LA                             0.00%  265.24 sec  265.24 sec  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)       +-Export 3D cong map                         11.83%  265.38 sec  265.58 sec  0.20 sec  0.20 sec 
[12/07 21:24:26    374s] (I)       | +-Export 2D cong map                        1.01%  265.57 sec  265.58 sec  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)      ======================= Summary by functions ========================
[12/07 21:24:26    374s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:24:26    374s] (I)      ---------------------------------------------------------------------
[12/07 21:24:26    374s] (I)        0  Early Global Route kernel           100.00%  1.72 sec  1.72 sec 
[12/07 21:24:26    374s] (I)        1  Import and model                     44.68%  0.77 sec  0.77 sec 
[12/07 21:24:26    374s] (I)        1  Global Routing                       43.20%  0.74 sec  0.74 sec 
[12/07 21:24:26    374s] (I)        1  Export 3D cong map                   11.83%  0.20 sec  0.20 sec 
[12/07 21:24:26    374s] (I)        2  Create route DB                      39.80%  0.69 sec  0.68 sec 
[12/07 21:24:26    374s] (I)        2  Net group 3                          17.48%  0.30 sec  0.30 sec 
[12/07 21:24:26    374s] (I)        2  Net group 2                           8.86%  0.15 sec  0.15 sec 
[12/07 21:24:26    374s] (I)        2  Net group 1                           8.21%  0.14 sec  0.14 sec 
[12/07 21:24:26    374s] (I)        2  Create route kernel                   3.01%  0.05 sec  0.05 sec 
[12/07 21:24:26    374s] (I)        2  Create place DB                       1.64%  0.03 sec  0.03 sec 
[12/07 21:24:26    374s] (I)        2  Export 2D cong map                    1.01%  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)        2  Initialization                        0.45%  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)        2  Others data preparation               0.13%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)        3  Import route data (1T)               39.78%  0.69 sec  0.68 sec 
[12/07 21:24:26    374s] (I)        3  Phase 1l                             15.38%  0.27 sec  0.26 sec 
[12/07 21:24:26    374s] (I)        3  Phase 1a                              4.83%  0.08 sec  0.08 sec 
[12/07 21:24:26    374s] (I)        3  Phase 1c                              2.30%  0.04 sec  0.04 sec 
[12/07 21:24:26    374s] (I)        3  Phase 1b                              1.86%  0.03 sec  0.03 sec 
[12/07 21:24:26    374s] (I)        3  Phase 1d                              1.70%  0.03 sec  0.03 sec 
[12/07 21:24:26    374s] (I)        3  Import place data                     1.63%  0.03 sec  0.03 sec 
[12/07 21:24:26    374s] (I)        3  Generate topology                     0.72%  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)        3  Phase 1e                              0.41%  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)        4  Model blockage capacity              26.03%  0.45 sec  0.45 sec 
[12/07 21:24:26    374s] (I)        4  Layer assignment (1T)                12.29%  0.21 sec  0.21 sec 
[12/07 21:24:26    374s] (I)        4  Read blockages ( Layer 2-10 )        11.87%  0.20 sec  0.20 sec 
[12/07 21:24:26    374s] (I)        4  Pattern routing (1T)                  3.27%  0.06 sec  0.06 sec 
[12/07 21:24:26    374s] (I)        4  Two level Routing                     2.29%  0.04 sec  0.04 sec 
[12/07 21:24:26    374s] (I)        4  Detoured routing (1T)                 1.69%  0.03 sec  0.03 sec 
[12/07 21:24:26    374s] (I)        4  Monotonic routing (1T)                1.51%  0.03 sec  0.03 sec 
[12/07 21:24:26    374s] (I)        4  Read nets                             1.29%  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)        4  Pattern Routing Avoiding Blockages    0.93%  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)        4  Initialize 3D grid graph              0.89%  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)        4  Add via demand to 2D                  0.58%  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)        4  Read instances and placement          0.50%  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)        4  Read prerouted                        0.38%  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)        4  Read unlegalized nets                 0.10%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)        4  Route legalization                    0.06%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)        5  Initialize 3D capacity               24.65%  0.42 sec  0.42 sec 
[12/07 21:24:26    374s] (I)        5  Read PG blockages                    11.69%  0.20 sec  0.20 sec 
[12/07 21:24:26    374s] (I)        5  Two Level Routing (Regular)           1.36%  0.02 sec  0.02 sec 
[12/07 21:24:26    374s] (I)        5  Two Level Routing (Strong)            0.36%  0.01 sec  0.01 sec 
[12/07 21:24:26    374s] (I)        5  Read instance blockages               0.11%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)        5  Legalize Blockage Violations          0.06%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:24:26    374s] OPERPROF: Starting HotSpotCal at level 1, MEM:2842.9M, EPOCH TIME: 1733624666.292763
[12/07 21:24:26    374s] [hotspot] +------------+---------------+---------------+
[12/07 21:24:26    374s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 21:24:26    374s] [hotspot] +------------+---------------+---------------+
[12/07 21:24:26    374s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 21:24:26    374s] [hotspot] +------------+---------------+---------------+
[12/07 21:24:26    374s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:24:26    374s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 21:24:26    374s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.028, MEM:2858.9M, EPOCH TIME: 1733624666.320763
[12/07 21:24:26    374s] [hotspot] Hotspot report including placement blocked areas
[12/07 21:24:26    374s] OPERPROF: Starting HotSpotCal at level 1, MEM:2858.9M, EPOCH TIME: 1733624666.320989
[12/07 21:24:26    374s] [hotspot] +------------+---------------+---------------+
[12/07 21:24:26    374s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 21:24:26    374s] [hotspot] +------------+---------------+---------------+
[12/07 21:24:26    374s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 21:24:26    374s] [hotspot] +------------+---------------+---------------+
[12/07 21:24:26    374s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:24:26    374s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 21:24:26    374s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.033, REAL:0.033, MEM:2858.9M, EPOCH TIME: 1733624666.353978
[12/07 21:24:26    374s] Reported timing to dir ./timingReports
[12/07 21:24:26    374s] **optDesign ... cpu = 0:02:03, real = 0:02:04, mem = 2389.0M, totSessionCpu=0:06:14 **
[12/07 21:24:26    374s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2722.9M, EPOCH TIME: 1733624666.382682
[12/07 21:24:26    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:26    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:26    374s] 
[12/07 21:24:26    374s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:24:26    374s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:2722.9M, EPOCH TIME: 1733624666.452769
[12/07 21:24:26    374s] 
[12/07 21:24:26    374s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:24:26    374s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:29    375s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.997  |  3.997  |  4.963  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5808   |  3328   |  3152   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |   1224 (1804)    |   -5.395   |   1224 (2379)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2723.1M, EPOCH TIME: 1733624669.712095
[12/07 21:24:29    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:29    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:29    375s] 
[12/07 21:24:29    375s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:24:29    375s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.076, REAL:0.076, MEM:2723.1M, EPOCH TIME: 1733624669.788156
[12/07 21:24:29    375s] 
[12/07 21:24:29    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:24:29    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:29    375s] Density: 5.651%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[12/07 21:24:29    375s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2723.1M, EPOCH TIME: 1733624669.873780
[12/07 21:24:29    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:29    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:29    375s] 
[12/07 21:24:29    375s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:24:29    375s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.075, REAL:0.075, MEM:2723.1M, EPOCH TIME: 1733624669.948761
[12/07 21:24:30    375s] 
[12/07 21:24:30    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:122).
[12/07 21:24:30    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:30    375s] **optDesign ... cpu = 0:02:05, real = 0:02:08, mem = 2393.7M, totSessionCpu=0:06:15 **
[12/07 21:24:30    375s] 
[12/07 21:24:30    375s] TimeStamp Deleting Cell Server Begin ...
[12/07 21:24:30    375s] Deleting Lib Analyzer.
[12/07 21:24:30    375s] 
[12/07 21:24:30    375s] TimeStamp Deleting Cell Server End ...
[12/07 21:24:30    375s] *** Finished optDesign ***
[12/07 21:24:30    375s] 
[12/07 21:24:30    375s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:59 real=  0:03:01)
[12/07 21:24:30    375s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[12/07 21:24:30    375s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.4 real=0:00:05.5)
[12/07 21:24:30    375s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:24.1 real=0:00:24.2)
[12/07 21:24:30    375s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 21:24:30    375s] Info: Destroy the CCOpt slew target map.
[12/07 21:24:30    375s] clean pInstBBox. size 0
[12/07 21:24:30    375s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/07 21:24:30    375s] Set place::cacheFPlanSiteMark to 0
[12/07 21:24:30    375s] All LLGs are deleted
[12/07 21:24:30    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:30    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:30    375s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2723.1M, EPOCH TIME: 1733624670.140595
[12/07 21:24:30    375s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2692.7M, EPOCH TIME: 1733624670.140948
[12/07 21:24:30    375s] Info: pop threads available for lower-level modules during optimization.
[12/07 21:24:30    375s] 
[12/07 21:24:30    375s] *** Summary of all messages that are not suppressed in this session:
[12/07 21:24:30    375s] Severity  ID               Count  Summary                                  
[12/07 21:24:30    375s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/07 21:24:30    375s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/07 21:24:30    375s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/07 21:24:30    375s] WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
[12/07 21:24:30    375s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/07 21:24:30    375s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/07 21:24:30    375s] ERROR     IMPCCOPT-2215        2  The route/traversal graph for net '%s' i...
[12/07 21:24:30    375s] WARNING   IMPCCOPT-2245        2  Cannot perform post-route optimization o...
[12/07 21:24:30    375s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[12/07 21:24:30    375s] WARNING   IMPCCOPT-1007        4  Did not meet the max transition constrai...
[12/07 21:24:30    375s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[12/07 21:24:30    375s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/07 21:24:30    375s] *** Message Summary: 56 warning(s), 2 error(s)
[12/07 21:24:30    375s] 
[12/07 21:24:30    375s] *** ccopt_design #1 [finish] : cpu/real = 0:03:16.9/0:03:19.8 (1.0), totSession cpu/real = 0:06:15.6/0:06:22.0 (1.0), mem = 2692.7M
[12/07 21:24:30    375s] 
[12/07 21:24:30    375s] =============================================================================================
[12/07 21:24:30    375s]  Final TAT Report : ccopt_design #1                                             21.17-s075_1
[12/07 21:24:30    375s] =============================================================================================
[12/07 21:24:30    375s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:24:30    375s] ---------------------------------------------------------------------------------------------
[12/07 21:24:30    375s] [ InitOpt                ]      1   0:00:04.5  (   2.2 % )     0:00:11.7 /  0:00:11.6    1.0
[12/07 21:24:30    375s] [ GlobalOpt              ]      1   0:00:02.5  (   1.2 % )     0:00:02.5 /  0:00:02.5    1.0
[12/07 21:24:30    375s] [ DrvOpt                 ]      4   0:01:09.5  (  34.8 % )     0:01:12.9 /  0:01:12.8    1.0
[12/07 21:24:30    375s] [ SimplifyNetlist        ]      1   0:00:02.2  (   1.1 % )     0:00:02.2 /  0:00:02.2    1.0
[12/07 21:24:30    375s] [ AreaOpt                ]      1   0:00:03.9  (   2.0 % )     0:00:05.0 /  0:00:04.9    1.0
[12/07 21:24:30    375s] [ ViewPruning            ]      8   0:00:00.8  (   0.4 % )     0:00:01.7 /  0:00:01.7    1.0
[12/07 21:24:30    375s] [ OptSummaryReport       ]      3   0:00:03.0  (   1.5 % )     0:00:11.5 /  0:00:09.2    0.8
[12/07 21:24:30    375s] [ DrvReport              ]      3   0:00:03.1  (   1.5 % )     0:00:03.1 /  0:00:00.8    0.3
[12/07 21:24:30    375s] [ CongRefineRouteType    ]      2   0:00:00.9  (   0.4 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 21:24:30    375s] [ SlackTraversorInit     ]      4   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:24:30    375s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:24:30    375s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:24:30    375s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:24:30    375s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:24:30    375s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:24:30    375s] [ IncrReplace            ]      1   0:00:02.2  (   1.1 % )     0:00:02.2 /  0:00:02.1    1.0
[12/07 21:24:30    375s] [ RefinePlace            ]      4   0:00:13.5  (   6.8 % )     0:00:13.6 /  0:00:13.5    1.0
[12/07 21:24:30    375s] [ CTS                    ]      1   0:00:54.4  (  27.2 % )     0:01:11.1 /  0:01:10.8    1.0
[12/07 21:24:30    375s] [ EarlyGlobalRoute       ]      7   0:00:15.7  (   7.9 % )     0:00:15.7 /  0:00:15.6    1.0
[12/07 21:24:30    375s] [ ExtractRC              ]      5   0:00:01.9  (   0.9 % )     0:00:01.9 /  0:00:01.9    1.0
[12/07 21:24:30    375s] [ TimingUpdate           ]     33   0:00:02.8  (   1.4 % )     0:00:08.9 /  0:00:08.9    1.0
[12/07 21:24:30    375s] [ FullDelayCalc          ]      5   0:00:11.6  (   5.8 % )     0:00:11.6 /  0:00:11.7    1.0
[12/07 21:24:30    375s] [ TimingReport           ]      3   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:24:30    375s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:24:30    375s] [ MISC                   ]          0:00:05.8  (   2.9 % )     0:00:05.8 /  0:00:05.8    1.0
[12/07 21:24:30    375s] ---------------------------------------------------------------------------------------------
[12/07 21:24:30    375s]  ccopt_design #1 TOTAL              0:03:19.8  ( 100.0 % )     0:03:19.8 /  0:03:16.9    1.0
[12/07 21:24:30    375s] ---------------------------------------------------------------------------------------------
[12/07 21:24:30    375s] 
[12/07 21:24:30    375s] #% End ccopt_design (date=12/07 21:24:30, total cpu=0:03:17, real=0:03:20, peak res=2548.6M, current mem=2257.9M)
[12/07 21:24:30    375s] <CMD> routeDesign
[12/07 21:24:30    375s] #% Begin routeDesign (date=12/07 21:24:30, mem=2257.9M)
[12/07 21:24:30    375s] ### Time Record (routeDesign) is installed.
[12/07 21:24:30    375s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2257.93 (MB), peak = 2548.64 (MB)
[12/07 21:24:30    375s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/07 21:24:30    375s] #**INFO: setDesignMode -flowEffort standard
[12/07 21:24:30    375s] #**INFO: setDesignMode -powerEffort none
[12/07 21:24:30    375s] **INFO: User settings:
[12/07 21:24:30    375s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/07 21:24:30    375s] setNanoRouteMode -grouteExpTdStdDelay          13.6
[12/07 21:24:30    375s] setExtractRCMode -engine                       preRoute
[12/07 21:24:30    375s] setDelayCalMode -enable_high_fanout            true
[12/07 21:24:30    375s] setDelayCalMode -engine                        aae
[12/07 21:24:30    375s] setDelayCalMode -ignoreNetLoad                 false
[12/07 21:24:30    375s] setDelayCalMode -socv_accuracy_mode            low
[12/07 21:24:30    375s] setSIMode -separate_delta_delay_on_data        true
[12/07 21:24:30    375s] 
[12/07 21:24:30    375s] #rc_corner has no qx tech file defined
[12/07 21:24:30    375s] #No active RC corner or QRC tech file is missing.
[12/07 21:24:30    375s] #**INFO: multi-cut via swapping will be performed after routing.
[12/07 21:24:30    375s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/07 21:24:30    375s] OPERPROF: Starting checkPlace at level 1, MEM:2615.7M, EPOCH TIME: 1733624670.229163
[12/07 21:24:30    375s] Processing tracks to init pin-track alignment.
[12/07 21:24:30    375s] z: 2, totalTracks: 1
[12/07 21:24:30    375s] z: 4, totalTracks: 1
[12/07 21:24:30    375s] z: 6, totalTracks: 1
[12/07 21:24:30    375s] z: 8, totalTracks: 1
[12/07 21:24:30    375s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:24:30    375s] All LLGs are deleted
[12/07 21:24:30    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:30    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:30    375s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2615.7M, EPOCH TIME: 1733624670.239363
[12/07 21:24:30    375s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2615.7M, EPOCH TIME: 1733624670.239685
[12/07 21:24:30    375s] # Building torus_D_W32 llgBox search-tree.
[12/07 21:24:30    375s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:24:30    375s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2615.7M, EPOCH TIME: 1733624670.240064
[12/07 21:24:30    375s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:30    375s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:30    375s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2615.7M, EPOCH TIME: 1733624670.240578
[12/07 21:24:30    375s] Max number of tech site patterns supported in site array is 256.
[12/07 21:24:30    375s] Core basic site is core
[12/07 21:24:30    375s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2615.7M, EPOCH TIME: 1733624670.241216
[12/07 21:24:30    375s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 21:24:30    375s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:24:30    375s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.153, REAL:0.154, MEM:2615.7M, EPOCH TIME: 1733624670.394749
[12/07 21:24:30    375s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:24:30    375s] SiteArray: use 31,911,936 bytes
[12/07 21:24:30    375s] SiteArray: current memory after site array memory allocation 2646.1M
[12/07 21:24:30    375s] SiteArray: FP blocked sites are writable
[12/07 21:24:30    375s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:24:30    375s] Atter site array init, number of instance map data is 0.
[12/07 21:24:30    375s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.265, REAL:0.266, MEM:2646.1M, EPOCH TIME: 1733624670.506217
[12/07 21:24:30    375s] 
[12/07 21:24:30    375s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:24:30    375s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.291, REAL:0.292, MEM:2646.1M, EPOCH TIME: 1733624670.532112
[12/07 21:24:30    375s] Begin checking placement ... (start mem=2615.7M, init mem=2646.1M)
[12/07 21:24:30    375s] Begin checking exclusive groups violation ...
[12/07 21:24:30    375s] There are 0 groups to check, max #box is 0, total #box is 0
[12/07 21:24:30    375s] Finished checking exclusive groups violations. Found 0 Vio.
[12/07 21:24:30    376s] 
[12/07 21:24:30    376s] Running CheckPlace using 1 thread in normal mode...
[12/07 21:24:30    376s] 
[12/07 21:24:30    376s] ...checkPlace normal is done!
[12/07 21:24:30    376s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2646.1M, EPOCH TIME: 1733624670.620107
[12/07 21:24:30    376s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:2646.1M, EPOCH TIME: 1733624670.625670
[12/07 21:24:30    376s] *info: Placed = 10539          (Fixed = 122)
[12/07 21:24:30    376s] *info: Unplaced = 0           
[12/07 21:24:30    376s] Placement Density:5.65%(126451/2237717)
[12/07 21:24:30    376s] Placement Density (including fixed std cells):5.65%(126451/2237717)
[12/07 21:24:30    376s] All LLGs are deleted
[12/07 21:24:30    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12299).
[12/07 21:24:30    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:30    376s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2646.1M, EPOCH TIME: 1733624670.639557
[12/07 21:24:30    376s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2646.1M, EPOCH TIME: 1733624670.640121
[12/07 21:24:30    376s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:30    376s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:24:30    376s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2646.1M)
[12/07 21:24:30    376s] OPERPROF: Finished checkPlace at level 1, CPU:0.413, REAL:0.414, MEM:2646.1M, EPOCH TIME: 1733624670.643265
[12/07 21:24:30    376s] 
[12/07 21:24:30    376s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/07 21:24:30    376s] *** Changed status on (123) nets in Clock.
[12/07 21:24:30    376s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2646.1M) ***
[12/07 21:24:30    376s] #Start route 123 clock and analog nets...
[12/07 21:24:30    376s] % Begin globalDetailRoute (date=12/07 21:24:30, mem=2289.3M)
[12/07 21:24:30    376s] 
[12/07 21:24:30    376s] globalDetailRoute
[12/07 21:24:30    376s] 
[12/07 21:24:30    376s] #Start globalDetailRoute on Sat Dec  7 21:24:30 2024
[12/07 21:24:30    376s] #
[12/07 21:24:30    376s] ### Time Record (globalDetailRoute) is installed.
[12/07 21:24:30    376s] ### Time Record (Pre Callback) is installed.
[12/07 21:24:30    376s] ### Time Record (Pre Callback) is uninstalled.
[12/07 21:24:30    376s] ### Time Record (DB Import) is installed.
[12/07 21:24:30    376s] ### Time Record (Timing Data Generation) is installed.
[12/07 21:24:30    376s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 21:24:30    376s] 
[12/07 21:24:30    376s] Trim Metal Layers:
[12/07 21:24:30    376s] LayerId::1 widthSet size::4
[12/07 21:24:30    376s] LayerId::2 widthSet size::4
[12/07 21:24:30    376s] LayerId::3 widthSet size::4
[12/07 21:24:30    376s] LayerId::4 widthSet size::4
[12/07 21:24:30    376s] LayerId::5 widthSet size::4
[12/07 21:24:30    376s] LayerId::6 widthSet size::4
[12/07 21:24:30    376s] LayerId::7 widthSet size::4
[12/07 21:24:30    376s] LayerId::8 widthSet size::4
[12/07 21:24:30    376s] LayerId::9 widthSet size::4
[12/07 21:24:30    376s] LayerId::10 widthSet size::2
[12/07 21:24:30    376s] Skipped RC grid update for preRoute extraction.
[12/07 21:24:30    376s] eee: pegSigSF::1.070000
[12/07 21:24:30    376s] Initializing multi-corner capacitance tables ... 
[12/07 21:24:30    376s] Initializing multi-corner resistance tables ...
[12/07 21:24:30    376s] eee: l::1 avDens::0.110517 usedTrk::70006.208357 availTrk::633445.049853 sigTrk::70006.208357
[12/07 21:24:30    376s] eee: l::2 avDens::0.037301 usedTrk::5495.895277 availTrk::147337.124162 sigTrk::5495.895277
[12/07 21:24:30    376s] eee: l::3 avDens::0.041697 usedTrk::6766.121668 availTrk::162270.000000 sigTrk::6766.121668
[12/07 21:24:30    376s] eee: l::4 avDens::0.031051 usedTrk::3870.566385 availTrk::124650.000000 sigTrk::3870.566385
[12/07 21:24:30    376s] eee: l::5 avDens::0.002238 usedTrk::1421.255593 availTrk::635040.000000 sigTrk::1421.255593
[12/07 21:24:30    376s] eee: l::6 avDens::0.003500 usedTrk::2222.330869 availTrk::635040.000000 sigTrk::2222.330869
[12/07 21:24:30    376s] eee: l::7 avDens::0.049996 usedTrk::14911.866679 availTrk::298260.000000 sigTrk::14911.866679
[12/07 21:24:30    376s] eee: l::8 avDens::0.292361 usedTrk::19168.665277 availTrk::65565.000000 sigTrk::19168.665277
[12/07 21:24:30    376s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:24:30    376s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:24:31    376s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:24:31    376s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.379837 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.809400 pMod=83 wcR=0.693800 newSi=0.222100 wHLS=3.222402 siPrev=0 viaL=0.000000 crit=0.991935 shortMod=4.959673 fMod=0.247984 
[12/07 21:24:31    376s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/07 21:24:31    376s] ### Net info: total nets: 11324
[12/07 21:24:31    376s] ### Net info: dirty nets: 94
[12/07 21:24:31    376s] ### Net info: marked as disconnected nets: 0
[12/07 21:24:31    376s] #num needed restored net=11201
[12/07 21:24:31    376s] #need_extraction net=0 (total=11324)
[12/07 21:24:31    376s] ### Net info: fully routed nets: 123
[12/07 21:24:31    376s] ### Net info: trivial (< 2 pins) nets: 145
[12/07 21:24:31    376s] ### Net info: unrouted nets: 11056
[12/07 21:24:31    376s] ### Net info: re-extraction nets: 0
[12/07 21:24:31    376s] ### Net info: ignored nets: 0
[12/07 21:24:31    376s] ### Net info: skip routing nets: 11201
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:24:31    376s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[12/07 21:24:31    376s] #To increase the message display limit, refer to the product command reference manual.
[12/07 21:24:31    376s] ### import design signature (14): route=793376144 fixed_route=715364075 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=627792014 dirty_area=0 del_dirty_area=0 cell=1410172029 placement=272131730 pin_access=761553521 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:24:31    376s] ### Time Record (DB Import) is uninstalled.
[12/07 21:24:31    376s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/07 21:24:31    376s] #RTESIG:78da9592414bc33014c73def533cb21d2a6c33efa549daabb0abca50af23dab42b742934
[12/07 21:24:31    376s] #       e9c16f6f441026b5b1b9be1fbfff3fc95b6f5e0f4760847bd43bcfb53c213c1c4970c18b
[12/07 21:24:31    376s] #       1d0999df119ee2e8e59eadd69bc7a7675d406d3a6f217bebfb6e0bd5873397f61d2a5b9b
[12/07 21:24:31    376s] #       b10be06d08ad6b6ebf69122548c85a176c63872d8cde0ebf10c1f912a328348461fca127
[12/07 21:24:31    376s] #       8cb922e0f3a1654e4b4291235ef3134e44a1aeaa259c287119bec81eff2fdd586a0928f6
[12/07 21:24:31    376s] #       8a7f1dc8eaae37619a549c52cf8e0aff11a97499867429819ddbe6cc20f361889369ae88
[12/07 21:24:31    376s] #       cbc07c30ae32431559ebc6cb5f6401ccf5cece5184c453b7a4a84a33a50236df3d32c945
[12/07 21:24:31    376s] #       26e2737d6e3e0100e027ae
[12/07 21:24:31    376s] #
[12/07 21:24:31    376s] #Skip comparing routing design signature in db-snapshot flow
[12/07 21:24:31    376s] ### Time Record (Data Preparation) is installed.
[12/07 21:24:31    376s] #RTESIG:78da9592c14ac43010863dfb1443760f1576d7cca4499aabe0556551af4bd6a6dd423785
[12/07 21:24:31    376s] #       263df8f6560561a53636d7f9f8bf9fc9acd6aff77b60843bd4dbc0b53c203cec4970c18b
[12/07 21:24:31    376s] #       2d0999df121ec6d1cb1dbb5ead1f9f9e7501956d8383ecd875ed06ca776fcfcd1b94aeb2
[12/07 21:24:31    376s] #       431b21b8181b5fdf7cd3240c48c81a1f5dedfa0d0cc1f5bf10c1f99244516888fdf0434f
[12/07 21:24:31    376s] #       24e68a80cf4b4d4e4ba4c8112ff9894c44a12eaa253251e2327c51faf87fe9c6524b40b1
[12/07 21:24:31    376s] #       53fcf34156b59d8dd3a4e2945a3b2afc8752699386b491c04e4d7d629085d88f9369ae18
[12/07 21:24:31    376s] #       8f8185687d69fb72649d1fce7f910530df79374b1941c0bedacd8b0989a7d641a333cd18
[12/07 21:24:31    376s] #       052ce532c98b27e2737dae3e006a173461
[12/07 21:24:31    376s] #
[12/07 21:24:31    376s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:24:31    376s] ### Time Record (Global Routing) is installed.
[12/07 21:24:31    376s] ### Time Record (Global Routing) is uninstalled.
[12/07 21:24:31    376s] #Total number of trivial nets (e.g. < 2 pins) = 145 (skipped).
[12/07 21:24:31    376s] #Total number of nets with skipped attribute = 11056 (skipped).
[12/07 21:24:31    376s] #Total number of routable nets = 123.
[12/07 21:24:31    376s] #Total number of nets in the design = 11324.
[12/07 21:24:31    376s] #73 routable nets do not have any wires.
[12/07 21:24:31    376s] #50 routable nets have routed wires.
[12/07 21:24:31    376s] #11056 skipped nets have only detail routed wires.
[12/07 21:24:31    376s] #73 nets will be global routed.
[12/07 21:24:31    376s] #73 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:24:31    376s] #50 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:24:31    376s] ### Time Record (Data Preparation) is installed.
[12/07 21:24:31    376s] #Start routing data preparation on Sat Dec  7 21:24:31 2024
[12/07 21:24:31    376s] #
[12/07 21:24:31    376s] #Minimum voltage of a net in the design = 0.000.
[12/07 21:24:31    376s] #Maximum voltage of a net in the design = 1.100.
[12/07 21:24:31    376s] #Voltage range [0.000 - 1.100] has 11322 nets.
[12/07 21:24:31    376s] #Voltage range [0.900 - 1.100] has 1 net.
[12/07 21:24:31    376s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 21:24:31    377s] #Build and mark too close pins for the same net.
[12/07 21:24:31    377s] ### Time Record (Cell Pin Access) is installed.
[12/07 21:24:31    377s] #Rebuild pin access data for design.
[12/07 21:24:31    377s] #Initial pin access analysis.
[12/07 21:24:35    381s] #Detail pin access analysis.
[12/07 21:24:35    381s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 21:24:35    381s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/07 21:24:35    381s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:24:35    381s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:24:35    381s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:24:35    381s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:24:35    381s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:24:35    381s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:24:35    381s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 21:24:35    381s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 21:24:35    381s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/07 21:24:35    381s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/07 21:24:35    381s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/07 21:24:35    381s] #pin_access_rlayer=2(M2)
[12/07 21:24:35    381s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/07 21:24:35    381s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/07 21:24:36    381s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2296.93 (MB), peak = 2548.64 (MB)
[12/07 21:24:36    381s] #Regenerating Ggrids automatically.
[12/07 21:24:36    381s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/07 21:24:36    381s] #Using automatically generated G-grids.
[12/07 21:24:37    382s] #Done routing data preparation.
[12/07 21:24:37    382s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2301.11 (MB), peak = 2548.64 (MB)
[12/07 21:24:37    382s] #
[12/07 21:24:37    382s] #Finished routing data preparation on Sat Dec  7 21:24:37 2024
[12/07 21:24:37    382s] #
[12/07 21:24:37    382s] #Cpu time = 00:00:06
[12/07 21:24:37    382s] #Elapsed time = 00:00:06
[12/07 21:24:37    382s] #Increased memory = 10.36 (MB)
[12/07 21:24:37    382s] #Total memory = 2301.11 (MB)
[12/07 21:24:37    382s] #Peak memory = 2548.64 (MB)
[12/07 21:24:37    382s] #
[12/07 21:24:37    382s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:24:37    382s] ### Time Record (Global Routing) is installed.
[12/07 21:24:37    382s] #
[12/07 21:24:37    382s] #Start global routing on Sat Dec  7 21:24:37 2024
[12/07 21:24:37    382s] #
[12/07 21:24:37    382s] #
[12/07 21:24:37    382s] #Start global routing initialization on Sat Dec  7 21:24:37 2024
[12/07 21:24:37    382s] #
[12/07 21:24:37    382s] #Number of eco nets is 73
[12/07 21:24:37    382s] #
[12/07 21:24:37    382s] #Start global routing data preparation on Sat Dec  7 21:24:37 2024
[12/07 21:24:37    382s] #
[12/07 21:24:37    382s] ### build_merged_routing_blockage_rect_list starts on Sat Dec  7 21:24:37 2024 with memory = 2301.86 (MB), peak = 2548.64 (MB)
[12/07 21:24:37    382s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:24:37    382s] #Start routing resource analysis on Sat Dec  7 21:24:37 2024
[12/07 21:24:37    382s] #
[12/07 21:24:37    382s] ### init_is_bin_blocked starts on Sat Dec  7 21:24:37 2024 with memory = 2301.86 (MB), peak = 2548.64 (MB)
[12/07 21:24:37    382s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:24:37    382s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Dec  7 21:24:37 2024 with memory = 2334.38 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### adjust_flow_cap starts on Sat Dec  7 21:24:39 2024 with memory = 2335.33 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### adjust_flow_per_partial_route_obs starts on Sat Dec  7 21:24:39 2024 with memory = 2335.33 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### set_via_blocked starts on Sat Dec  7 21:24:39 2024 with memory = 2335.33 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### copy_flow starts on Sat Dec  7 21:24:39 2024 with memory = 2335.33 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] #Routing resource analysis is done on Sat Dec  7 21:24:39 2024
[12/07 21:24:39    384s] #
[12/07 21:24:39    384s] ### report_flow_cap starts on Sat Dec  7 21:24:39 2024 with memory = 2335.33 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] #  Resource Analysis:
[12/07 21:24:39    384s] #
[12/07 21:24:39    384s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/07 21:24:39    384s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/07 21:24:39    384s] #  --------------------------------------------------------------
[12/07 21:24:39    384s] #  M1             H        4675        2824      250000     1.64%
[12/07 21:24:39    384s] #  M2             V        5303        2197      250000     1.11%
[12/07 21:24:39    384s] #  M3             H        6002        1497      250000     0.00%
[12/07 21:24:39    384s] #  M4             V        5407        2093      250000     0.00%
[12/07 21:24:39    384s] #  M5             H        1514        5985      250000    79.68%
[12/07 21:24:39    384s] #  M6             V        1514        5986      250000    79.68%
[12/07 21:24:39    384s] #  M7             H        7499           0      250000     0.00%
[12/07 21:24:39    384s] #  M8             V        1875           0      250000     0.00%
[12/07 21:24:39    384s] #  M9             H        1875           0      250000     0.00%
[12/07 21:24:39    384s] #  AP             V         230           0      250000    54.00%
[12/07 21:24:39    384s] #  --------------------------------------------------------------
[12/07 21:24:39    384s] #  Total                  35894      27.44%     2500000    21.61%
[12/07 21:24:39    384s] #
[12/07 21:24:39    384s] #  123 nets (1.09%) with 1 preferred extra spacing.
[12/07 21:24:39    384s] #
[12/07 21:24:39    384s] #
[12/07 21:24:39    384s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### analyze_m2_tracks starts on Sat Dec  7 21:24:39 2024 with memory = 2335.33 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### report_initial_resource starts on Sat Dec  7 21:24:39 2024 with memory = 2335.33 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### mark_pg_pins_accessibility starts on Sat Dec  7 21:24:39 2024 with memory = 2335.33 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### set_net_region starts on Sat Dec  7 21:24:39 2024 with memory = 2335.33 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] #
[12/07 21:24:39    384s] #Global routing data preparation is done on Sat Dec  7 21:24:39 2024
[12/07 21:24:39    384s] #
[12/07 21:24:39    384s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2335.33 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] #
[12/07 21:24:39    384s] ### prepare_level starts on Sat Dec  7 21:24:39 2024 with memory = 2335.33 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### init level 1 starts on Sat Dec  7 21:24:39 2024 with memory = 2335.33 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### Level 1 hgrid = 500 X 500
[12/07 21:24:39    384s] ### init level 2 starts on Sat Dec  7 21:24:39 2024 with memory = 2335.33 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### Level 2 hgrid = 125 X 125
[12/07 21:24:39    384s] ### prepare_level_flow starts on Sat Dec  7 21:24:39 2024 with memory = 2341.69 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] #
[12/07 21:24:39    384s] #Global routing initialization is done on Sat Dec  7 21:24:39 2024
[12/07 21:24:39    384s] #
[12/07 21:24:39    384s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2341.69 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] #
[12/07 21:24:39    384s] #start global routing iteration 1...
[12/07 21:24:39    384s] ### init_flow_edge starts on Sat Dec  7 21:24:39 2024 with memory = 2341.69 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### Uniform Hboxes (7x7)
[12/07 21:24:39    384s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 21:24:39    384s] ### measure_qor starts on Sat Dec  7 21:24:39 2024 with memory = 2347.53 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### measure_congestion starts on Sat Dec  7 21:24:39 2024 with memory = 2347.53 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2346.67 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] #
[12/07 21:24:39    384s] #start global routing iteration 2...
[12/07 21:24:39    384s] ### init_flow_edge starts on Sat Dec  7 21:24:39 2024 with memory = 2346.67 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### routing at level 2 (topmost level) iter 0
[12/07 21:24:39    384s] ### measure_qor starts on Sat Dec  7 21:24:39 2024 with memory = 2346.67 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### measure_congestion starts on Sat Dec  7 21:24:39 2024 with memory = 2346.67 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### routing at level 2 (topmost level) iter 1
[12/07 21:24:39    384s] ### measure_qor starts on Sat Dec  7 21:24:39 2024 with memory = 2346.67 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### measure_congestion starts on Sat Dec  7 21:24:39 2024 with memory = 2346.67 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    384s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2346.67 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    384s] #
[12/07 21:24:39    384s] #start global routing iteration 3...
[12/07 21:24:39    384s] ### Uniform Hboxes (7x7)
[12/07 21:24:39    384s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 21:24:39    385s] ### measure_qor starts on Sat Dec  7 21:24:39 2024 with memory = 2355.57 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### measure_congestion starts on Sat Dec  7 21:24:39 2024 with memory = 2355.57 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### measure_congestion starts on Sat Dec  7 21:24:39 2024 with memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### Uniform Hboxes (7x7)
[12/07 21:24:39    385s] ### routing at level 1 iter 1 for 0 hboxes
[12/07 21:24:39    385s] ### measure_qor starts on Sat Dec  7 21:24:39 2024 with memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### measure_congestion starts on Sat Dec  7 21:24:39 2024 with memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] #
[12/07 21:24:39    385s] ### route_end starts on Sat Dec  7 21:24:39 2024 with memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] #
[12/07 21:24:39    385s] #Total number of trivial nets (e.g. < 2 pins) = 145 (skipped).
[12/07 21:24:39    385s] #Total number of nets with skipped attribute = 11056 (skipped).
[12/07 21:24:39    385s] #Total number of routable nets = 123.
[12/07 21:24:39    385s] #Total number of nets in the design = 11324.
[12/07 21:24:39    385s] #
[12/07 21:24:39    385s] #123 routable nets have routed wires.
[12/07 21:24:39    385s] #11056 skipped nets have only detail routed wires.
[12/07 21:24:39    385s] #73 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:24:39    385s] #50 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:24:39    385s] #
[12/07 21:24:39    385s] #Routed net constraints summary:
[12/07 21:24:39    385s] #------------------------------------------------
[12/07 21:24:39    385s] #        Rules   Pref Extra Space   Unconstrained  
[12/07 21:24:39    385s] #------------------------------------------------
[12/07 21:24:39    385s] #      Default                 73               0  
[12/07 21:24:39    385s] #------------------------------------------------
[12/07 21:24:39    385s] #        Total                 73               0  
[12/07 21:24:39    385s] #------------------------------------------------
[12/07 21:24:39    385s] #
[12/07 21:24:39    385s] #Routing constraints summary of the whole design:
[12/07 21:24:39    385s] #-------------------------------------------------------------
[12/07 21:24:39    385s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[12/07 21:24:39    385s] #-------------------------------------------------------------
[12/07 21:24:39    385s] #      Default                123         2640            8416  
[12/07 21:24:39    385s] #-------------------------------------------------------------
[12/07 21:24:39    385s] #        Total                123         2640            8416  
[12/07 21:24:39    385s] #-------------------------------------------------------------
[12/07 21:24:39    385s] #
[12/07 21:24:39    385s] ### adjust_flow_per_partial_route_obs starts on Sat Dec  7 21:24:39 2024 with memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### cal_base_flow starts on Sat Dec  7 21:24:39 2024 with memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### init_flow_edge starts on Sat Dec  7 21:24:39 2024 with memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### cal_flow starts on Sat Dec  7 21:24:39 2024 with memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### report_overcon starts on Sat Dec  7 21:24:39 2024 with memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] #
[12/07 21:24:39    385s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/07 21:24:39    385s] #
[12/07 21:24:39    385s] #                 OverCon          
[12/07 21:24:39    385s] #                  #Gcell    %Gcell
[12/07 21:24:39    385s] #     Layer           (1)   OverCon  Flow/Cap
[12/07 21:24:39    385s] #  ----------------------------------------------
[12/07 21:24:39    385s] #  M1            0(0.00%)   (0.00%)     0.37  
[12/07 21:24:39    385s] #  M2            3(0.00%)   (0.00%)     0.29  
[12/07 21:24:39    385s] #  M3            0(0.00%)   (0.00%)     0.20  
[12/07 21:24:39    385s] #  M4            0(0.00%)   (0.00%)     0.28  
[12/07 21:24:39    385s] #  M5            0(0.00%)   (0.00%)     0.80  
[12/07 21:24:39    385s] #  M6            0(0.00%)   (0.00%)     0.80  
[12/07 21:24:39    385s] #  M7            0(0.00%)   (0.00%)     0.00  
[12/07 21:24:39    385s] #  M8            0(0.00%)   (0.00%)     0.00  
[12/07 21:24:39    385s] #  M9            0(0.00%)   (0.00%)     0.00  
[12/07 21:24:39    385s] #  AP            0(0.00%)   (0.00%)     0.00  
[12/07 21:24:39    385s] #  ----------------------------------------------
[12/07 21:24:39    385s] #     Total      3(0.00%)   (0.00%)
[12/07 21:24:39    385s] #
[12/07 21:24:39    385s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/07 21:24:39    385s] #  Overflow after GR: 0.00% H + 0.00% V
[12/07 21:24:39    385s] #
[12/07 21:24:39    385s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### cal_base_flow starts on Sat Dec  7 21:24:39 2024 with memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### init_flow_edge starts on Sat Dec  7 21:24:39 2024 with memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### cal_flow starts on Sat Dec  7 21:24:39 2024 with memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### generate_cong_map_content starts on Sat Dec  7 21:24:39 2024 with memory = 2349.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### update starts on Sat Dec  7 21:24:39 2024 with memory = 2334.88 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] #Complete Global Routing.
[12/07 21:24:39    385s] #Total number of nets with non-default rule or having extra spacing = 123
[12/07 21:24:39    385s] #Total wire length = 24326 um.
[12/07 21:24:39    385s] #Total half perimeter of net bounding box = 16897 um.
[12/07 21:24:39    385s] #Total wire length on LAYER M1 = 15 um.
[12/07 21:24:39    385s] #Total wire length on LAYER M2 = 1552 um.
[12/07 21:24:39    385s] #Total wire length on LAYER M3 = 11967 um.
[12/07 21:24:39    385s] #Total wire length on LAYER M4 = 10759 um.
[12/07 21:24:39    385s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:24:39    385s] #Total wire length on LAYER M6 = 0 um.
[12/07 21:24:39    385s] #Total wire length on LAYER M7 = 33 um.
[12/07 21:24:39    385s] #Total wire length on LAYER M8 = 0 um.
[12/07 21:24:39    385s] #Total wire length on LAYER M9 = 0 um.
[12/07 21:24:39    385s] #Total wire length on LAYER AP = 0 um.
[12/07 21:24:39    385s] #Total number of vias = 8860
[12/07 21:24:39    385s] #Total number of multi-cut vias = 110 (  1.2%)
[12/07 21:24:39    385s] #Total number of single cut vias = 8750 ( 98.8%)
[12/07 21:24:39    385s] #Up-Via Summary (total 8860):
[12/07 21:24:39    385s] #                   single-cut          multi-cut      Total
[12/07 21:24:39    385s] #-----------------------------------------------------------
[12/07 21:24:39    385s] # M1              3254 ( 96.7%)       110 (  3.3%)       3364
[12/07 21:24:39    385s] # M2              2967 (100.0%)         0 (  0.0%)       2967
[12/07 21:24:39    385s] # M3              2523 (100.0%)         0 (  0.0%)       2523
[12/07 21:24:39    385s] # M4                 2 (100.0%)         0 (  0.0%)          2
[12/07 21:24:39    385s] # M5                 2 (100.0%)         0 (  0.0%)          2
[12/07 21:24:39    385s] # M6                 2 (100.0%)         0 (  0.0%)          2
[12/07 21:24:39    385s] #-----------------------------------------------------------
[12/07 21:24:39    385s] #                 8750 ( 98.8%)       110 (  1.2%)       8860 
[12/07 21:24:39    385s] #
[12/07 21:24:39    385s] #Total number of involved priority nets 73
[12/07 21:24:39    385s] #Maximum src to sink distance for priority net 278.1
[12/07 21:24:39    385s] #Average of max src_to_sink distance for priority net 87.3
[12/07 21:24:39    385s] #Average of ave src_to_sink distance for priority net 47.8
[12/07 21:24:39    385s] ### update cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### report_overcon starts on Sat Dec  7 21:24:39 2024 with memory = 2334.88 (MB), peak = 2548.64 (MB)
[12/07 21:24:39    385s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:39    385s] ### report_overcon starts on Sat Dec  7 21:24:39 2024 with memory = 2334.88 (MB), peak = 2548.64 (MB)
[12/07 21:24:40    385s] #Max overcon = 1 tracks.
[12/07 21:24:40    385s] #Total overcon = 0.00%.
[12/07 21:24:40    385s] #Worst layer Gcell overcon rate = 0.00%.
[12/07 21:24:40    385s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:40    385s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:24:40    385s] ### global_route design signature (17): route=940867229 net_attr=1391461791
[12/07 21:24:40    385s] #
[12/07 21:24:40    385s] #Global routing statistics:
[12/07 21:24:40    385s] #Cpu time = 00:00:03
[12/07 21:24:40    385s] #Elapsed time = 00:00:03
[12/07 21:24:40    385s] #Increased memory = 27.53 (MB)
[12/07 21:24:40    385s] #Total memory = 2328.64 (MB)
[12/07 21:24:40    385s] #Peak memory = 2548.64 (MB)
[12/07 21:24:40    385s] #
[12/07 21:24:40    385s] #Finished global routing on Sat Dec  7 21:24:40 2024
[12/07 21:24:40    385s] #
[12/07 21:24:40    385s] #
[12/07 21:24:40    385s] ### Time Record (Global Routing) is uninstalled.
[12/07 21:24:40    385s] ### Time Record (Data Preparation) is installed.
[12/07 21:24:40    385s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:24:40    385s] ### track-assign external-init starts on Sat Dec  7 21:24:40 2024 with memory = 2296.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:40    385s] ### Time Record (Track Assignment) is installed.
[12/07 21:24:40    385s] ### Time Record (Track Assignment) is uninstalled.
[12/07 21:24:40    385s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:24:40    385s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2296.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:40    385s] ### track-assign engine-init starts on Sat Dec  7 21:24:40 2024 with memory = 2296.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:40    385s] ### Time Record (Track Assignment) is installed.
[12/07 21:24:40    385s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:24:40    385s] ### track-assign core-engine starts on Sat Dec  7 21:24:40 2024 with memory = 2296.14 (MB), peak = 2548.64 (MB)
[12/07 21:24:40    385s] #Start Track Assignment.
[12/07 21:24:40    386s] #Done with 44 horizontal wires in 16 hboxes and 11 vertical wires in 16 hboxes.
[12/07 21:24:41    386s] #Done with 0 horizontal wires in 16 hboxes and 0 vertical wires in 16 hboxes.
[12/07 21:24:41    386s] #Complete Track Assignment.
[12/07 21:24:41    386s] #Total number of nets with non-default rule or having extra spacing = 123
[12/07 21:24:41    386s] #Total wire length = 24323 um.
[12/07 21:24:41    386s] #Total half perimeter of net bounding box = 16897 um.
[12/07 21:24:41    386s] #Total wire length on LAYER M1 = 15 um.
[12/07 21:24:41    386s] #Total wire length on LAYER M2 = 1552 um.
[12/07 21:24:41    386s] #Total wire length on LAYER M3 = 11966 um.
[12/07 21:24:41    386s] #Total wire length on LAYER M4 = 10758 um.
[12/07 21:24:41    386s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:24:41    386s] #Total wire length on LAYER M6 = 0 um.
[12/07 21:24:41    386s] #Total wire length on LAYER M7 = 33 um.
[12/07 21:24:41    386s] #Total wire length on LAYER M8 = 0 um.
[12/07 21:24:41    386s] #Total wire length on LAYER M9 = 0 um.
[12/07 21:24:41    386s] #Total wire length on LAYER AP = 0 um.
[12/07 21:24:41    386s] #Total number of vias = 8860
[12/07 21:24:41    386s] #Total number of multi-cut vias = 110 (  1.2%)
[12/07 21:24:41    386s] #Total number of single cut vias = 8750 ( 98.8%)
[12/07 21:24:41    386s] #Up-Via Summary (total 8860):
[12/07 21:24:41    386s] #                   single-cut          multi-cut      Total
[12/07 21:24:41    386s] #-----------------------------------------------------------
[12/07 21:24:41    386s] # M1              3254 ( 96.7%)       110 (  3.3%)       3364
[12/07 21:24:41    386s] # M2              2967 (100.0%)         0 (  0.0%)       2967
[12/07 21:24:41    386s] # M3              2523 (100.0%)         0 (  0.0%)       2523
[12/07 21:24:41    386s] # M4                 2 (100.0%)         0 (  0.0%)          2
[12/07 21:24:41    386s] # M5                 2 (100.0%)         0 (  0.0%)          2
[12/07 21:24:41    386s] # M6                 2 (100.0%)         0 (  0.0%)          2
[12/07 21:24:41    386s] #-----------------------------------------------------------
[12/07 21:24:41    386s] #                 8750 ( 98.8%)       110 (  1.2%)       8860 
[12/07 21:24:41    386s] #
[12/07 21:24:41    386s] ### track_assign design signature (20): route=72810279
[12/07 21:24:41    386s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.5 GB
[12/07 21:24:41    386s] ### Time Record (Track Assignment) is uninstalled.
[12/07 21:24:41    386s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2286.94 (MB), peak = 2548.64 (MB)
[12/07 21:24:41    386s] #
[12/07 21:24:41    386s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/07 21:24:41    386s] #Cpu time = 00:00:10
[12/07 21:24:41    386s] #Elapsed time = 00:00:10
[12/07 21:24:41    386s] #Increased memory = -3.82 (MB)
[12/07 21:24:41    386s] #Total memory = 2286.94 (MB)
[12/07 21:24:41    386s] #Peak memory = 2548.64 (MB)
[12/07 21:24:41    386s] ### Time Record (Detail Routing) is installed.
[12/07 21:24:41    386s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:24:41    386s] #
[12/07 21:24:41    386s] #Start Detail Routing..
[12/07 21:24:41    386s] #start initial detail routing ...
[12/07 21:24:41    386s] ### Design has 123 dirty nets, 6015 dirty-areas)
[12/07 21:24:42    388s] #   Improving pin accessing ...
[12/07 21:24:42    388s] #    elapsed time = 00:00:01, memory = 2311.25 (MB)
[12/07 21:24:44    389s] #   Improving pin accessing ...
[12/07 21:24:44    389s] #    elapsed time = 00:00:03, memory = 2327.07 (MB)
[12/07 21:24:44    390s] #    completing 30% with 5 violations
[12/07 21:24:44    390s] #    elapsed time = 00:00:03, memory = 2331.94 (MB)
[12/07 21:24:46    391s] #    completing 40% with 5 violations
[12/07 21:24:46    391s] #    elapsed time = 00:00:05, memory = 2325.95 (MB)
[12/07 21:24:47    393s] #    completing 50% with 5 violations
[12/07 21:24:47    393s] #    elapsed time = 00:00:06, memory = 2325.70 (MB)
[12/07 21:24:48    394s] #    completing 60% with 8 violations
[12/07 21:24:48    394s] #    elapsed time = 00:00:07, memory = 2325.41 (MB)
[12/07 21:24:50    395s] #    completing 70% with 8 violations
[12/07 21:24:50    395s] #    elapsed time = 00:00:09, memory = 2324.67 (MB)
[12/07 21:24:50    396s] #    completing 80% with 9 violations
[12/07 21:24:50    396s] #    elapsed time = 00:00:10, memory = 2329.70 (MB)
[12/07 21:24:52    397s] #    completing 90% with 13 violations
[12/07 21:24:52    397s] #    elapsed time = 00:00:11, memory = 2325.76 (MB)
[12/07 21:24:53    398s] #    completing 100% with 13 violations
[12/07 21:24:53    398s] #    elapsed time = 00:00:12, memory = 2325.27 (MB)
[12/07 21:24:53    398s] # ECO: 14.57% of the total area was rechecked for DRC, and 2.10% required routing.
[12/07 21:24:53    398s] #   number of violations = 13
[12/07 21:24:53    398s] #
[12/07 21:24:53    398s] #    By Layer and Type :
[12/07 21:24:53    398s] #	         MetSpc    Short   Totals
[12/07 21:24:53    398s] #	M1            7        6       13
[12/07 21:24:53    398s] #	Totals        7        6       13
[12/07 21:24:53    398s] #5646 out of 10539 instances (53.6%) need to be verified(marked ipoed), dirty area = 1.3%.
[12/07 21:24:58    404s] ### Routing stats: routing = 2.66% drc-check-only = 15.37% dirty-area = 5.08%
[12/07 21:24:58    404s] #   number of violations = 10
[12/07 21:24:58    404s] #
[12/07 21:24:58    404s] #    By Layer and Type :
[12/07 21:24:58    404s] #	         MetSpc    Short   Totals
[12/07 21:24:58    404s] #	M1            4        6       10
[12/07 21:24:58    404s] #	Totals        4        6       10
[12/07 21:24:58    404s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2286.71 (MB), peak = 2548.64 (MB)
[12/07 21:24:58    404s] #start 1st optimization iteration ...
[12/07 21:24:58    404s] ### Routing stats: routing = 2.67% drc-check-only = 15.36% dirty-area = 5.08%
[12/07 21:24:58    404s] #   number of violations = 0
[12/07 21:24:58    404s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2288.18 (MB), peak = 2548.64 (MB)
[12/07 21:24:58    404s] #Complete Detail Routing.
[12/07 21:24:58    404s] #Total number of nets with non-default rule or having extra spacing = 123
[12/07 21:24:58    404s] #Total wire length = 24369 um.
[12/07 21:24:58    404s] #Total half perimeter of net bounding box = 16897 um.
[12/07 21:24:58    404s] #Total wire length on LAYER M1 = 18 um.
[12/07 21:24:58    404s] #Total wire length on LAYER M2 = 1569 um.
[12/07 21:24:58    404s] #Total wire length on LAYER M3 = 11956 um.
[12/07 21:24:58    404s] #Total wire length on LAYER M4 = 10793 um.
[12/07 21:24:58    404s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:24:58    404s] #Total wire length on LAYER M6 = 0 um.
[12/07 21:24:58    404s] #Total wire length on LAYER M7 = 33 um.
[12/07 21:24:58    404s] #Total wire length on LAYER M8 = 0 um.
[12/07 21:24:58    404s] #Total wire length on LAYER M9 = 0 um.
[12/07 21:24:58    404s] #Total wire length on LAYER AP = 0 um.
[12/07 21:24:58    404s] #Total number of vias = 8916
[12/07 21:24:58    404s] #Total number of multi-cut vias = 114 (  1.3%)
[12/07 21:24:58    404s] #Total number of single cut vias = 8802 ( 98.7%)
[12/07 21:24:58    404s] #Up-Via Summary (total 8916):
[12/07 21:24:58    404s] #                   single-cut          multi-cut      Total
[12/07 21:24:58    404s] #-----------------------------------------------------------
[12/07 21:24:58    404s] # M1              3257 ( 96.6%)       114 (  3.4%)       3371
[12/07 21:24:58    404s] # M2              2982 (100.0%)         0 (  0.0%)       2982
[12/07 21:24:58    404s] # M3              2557 (100.0%)         0 (  0.0%)       2557
[12/07 21:24:58    404s] # M4                 2 (100.0%)         0 (  0.0%)          2
[12/07 21:24:58    404s] # M5                 2 (100.0%)         0 (  0.0%)          2
[12/07 21:24:58    404s] # M6                 2 (100.0%)         0 (  0.0%)          2
[12/07 21:24:58    404s] #-----------------------------------------------------------
[12/07 21:24:58    404s] #                 8802 ( 98.7%)       114 (  1.3%)       8916 
[12/07 21:24:58    404s] #
[12/07 21:24:58    404s] #Total number of DRC violations = 0
[12/07 21:24:58    404s] ### Time Record (Detail Routing) is uninstalled.
[12/07 21:24:58    404s] #Cpu time = 00:00:17
[12/07 21:24:58    404s] #Elapsed time = 00:00:18
[12/07 21:24:58    404s] #Increased memory = 1.24 (MB)
[12/07 21:24:58    404s] #Total memory = 2288.18 (MB)
[12/07 21:24:58    404s] #Peak memory = 2548.64 (MB)
[12/07 21:24:58    404s] #detailRoute Statistics:
[12/07 21:24:58    404s] #Cpu time = 00:00:17
[12/07 21:24:58    404s] #Elapsed time = 00:00:18
[12/07 21:24:58    404s] #Increased memory = 1.24 (MB)
[12/07 21:24:58    404s] #Total memory = 2288.18 (MB)
[12/07 21:24:58    404s] #Peak memory = 2548.64 (MB)
[12/07 21:24:58    404s] #Skip updating routing design signature in db-snapshot flow
[12/07 21:24:58    404s] ### global_detail_route design signature (30): route=794869345 flt_obj=0 vio=1905142130 shield_wire=1
[12/07 21:24:58    404s] ### Time Record (DB Export) is installed.
[12/07 21:24:58    404s] ### export design design signature (31): route=794869345 fixed_route=715364075 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1981016878 dirty_area=0 del_dirty_area=0 cell=1410172029 placement=272131730 pin_access=1632901257 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:24:58    404s] ### Time Record (DB Export) is uninstalled.
[12/07 21:24:58    404s] ### Time Record (Post Callback) is installed.
[12/07 21:24:58    404s] ### Time Record (Post Callback) is uninstalled.
[12/07 21:24:58    404s] #
[12/07 21:24:58    404s] #globalDetailRoute statistics:
[12/07 21:24:58    404s] #Cpu time = 00:00:28
[12/07 21:24:58    404s] #Elapsed time = 00:00:28
[12/07 21:24:58    404s] #Increased memory = -48.71 (MB)
[12/07 21:24:58    404s] #Total memory = 2240.59 (MB)
[12/07 21:24:58    404s] #Peak memory = 2548.64 (MB)
[12/07 21:24:58    404s] #Number of warnings = 22
[12/07 21:24:58    404s] #Total number of warnings = 23
[12/07 21:24:58    404s] #Number of fails = 0
[12/07 21:24:58    404s] #Total number of fails = 0
[12/07 21:24:58    404s] #Complete globalDetailRoute on Sat Dec  7 21:24:58 2024
[12/07 21:24:58    404s] #
[12/07 21:24:58    404s] ### import design signature (32): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1632901257 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:24:58    404s] ### Time Record (globalDetailRoute) is uninstalled.
[12/07 21:24:59    404s] % End globalDetailRoute (date=12/07 21:24:58, total cpu=0:00:28.3, real=0:00:29.0, peak res=2335.9M, current mem=2239.1M)
[12/07 21:24:59    404s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[12/07 21:24:59    404s] % Begin globalDetailRoute (date=12/07 21:24:59, mem=2239.1M)
[12/07 21:24:59    404s] 
[12/07 21:24:59    404s] globalDetailRoute
[12/07 21:24:59    404s] 
[12/07 21:24:59    404s] #Start globalDetailRoute on Sat Dec  7 21:24:59 2024
[12/07 21:24:59    404s] #
[12/07 21:24:59    404s] ### Time Record (globalDetailRoute) is installed.
[12/07 21:24:59    404s] ### Time Record (Pre Callback) is installed.
[12/07 21:24:59    404s] Saved RC grid cleaned up.
[12/07 21:24:59    404s] ### Time Record (Pre Callback) is uninstalled.
[12/07 21:24:59    404s] ### Time Record (DB Import) is installed.
[12/07 21:24:59    404s] ### Time Record (Timing Data Generation) is installed.
[12/07 21:24:59    404s] #Generating timing data, please wait...
[12/07 21:24:59    404s] #11196 total nets, 123 already routed, 123 will ignore in trialRoute
[12/07 21:24:59    404s] ### run_trial_route starts on Sat Dec  7 21:24:59 2024 with memory = 2238.49 (MB), peak = 2548.64 (MB)
[12/07 21:25:01    406s] ### run_trial_route cpu:00:00:02, real:00:00:02, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:01    406s] ### dump_timing_file starts on Sat Dec  7 21:25:01 2024 with memory = 2252.98 (MB), peak = 2548.64 (MB)
[12/07 21:25:01    406s] ### extractRC starts on Sat Dec  7 21:25:01 2024 with memory = 2252.98 (MB), peak = 2548.64 (MB)
[12/07 21:25:01    406s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:25:01    406s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:25:01    407s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:01    407s] #Dump tif for version 2.1
[12/07 21:25:02    407s] End AAE Lib Interpolated Model. (MEM=2662.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:25:02    408s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:25:02    408s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:25:02    408s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:25:02    408s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:25:02    408s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:25:02    408s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:25:02    408s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:25:02    408s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:25:02    408s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:25:02    408s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:25:02    408s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:25:03    409s] Total number of fetched objects 11212
[12/07 21:25:03    409s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:25:03    409s] End delay calculation. (MEM=2694.42 CPU=0:00:01.3 REAL=0:00:01.0)
[12/07 21:25:04    410s] #Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2254.02 (MB), peak = 2548.64 (MB)
[12/07 21:25:04    410s] ### dump_timing_file cpu:00:00:04, real:00:00:04, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:04    410s] #Done generating timing data.
[12/07 21:25:04    410s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 21:25:04    410s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/07 21:25:04    410s] ### Net info: total nets: 11324
[12/07 21:25:04    410s] ### Net info: dirty nets: 80
[12/07 21:25:04    410s] ### Net info: marked as disconnected nets: 0
[12/07 21:25:05    410s] #num needed restored net=0
[12/07 21:25:05    410s] #need_extraction net=0 (total=11324)
[12/07 21:25:05    410s] ### Net info: fully routed nets: 123
[12/07 21:25:05    410s] ### Net info: trivial (< 2 pins) nets: 145
[12/07 21:25:05    410s] ### Net info: unrouted nets: 11056
[12/07 21:25:05    410s] ### Net info: re-extraction nets: 0
[12/07 21:25:05    410s] ### Net info: ignored nets: 0
[12/07 21:25:05    410s] ### Net info: skip routing nets: 0
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:25:05    410s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[12/07 21:25:05    410s] #To increase the message display limit, refer to the product command reference manual.
[12/07 21:25:05    410s] #Start reading timing information from file .timing_file_3511916.tif.gz ...
[12/07 21:25:05    410s] #Read in timing information for 36 ports, 10539 instances from timing file .timing_file_3511916.tif.gz.
[12/07 21:25:05    410s] ### import design signature (33): route=948919390 fixed_route=715364075 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1512712542 dirty_area=0 del_dirty_area=0 cell=1410172029 placement=272131730 pin_access=1632901257 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:25:05    410s] ### Time Record (DB Import) is uninstalled.
[12/07 21:25:05    410s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/07 21:25:05    410s] #RTESIG:78da95d1c14ec3300c0660ce3c8595ed50a46dd84e93b45710574013ec3a059a7695da54
[12/07 21:25:05    410s] #       6ad2036f4f11a7a1b2aeb9facb6fc759ad0f4f7b104c3b32db80461d099ef72c5162b665
[12/07 21:25:05    410s] #       a9d27ba6e3587a7f10b7abf5cbeb9bc9a0b44d70907c745db381e2cbdbb6fe84c2957668
[12/07 21:25:05    410s] #       22041763edabbb5f2d1197f054332024b58fae72fd0686e0fa3fc46006a21dafd68f4314
[12/07 21:25:05    410s] #       9084d88fc5499aa7bca43921d1b99fc824921a623f5c9b498a96f145e9ca2820b9d3f873
[12/07 21:25:05    410s] #       20299bcec6e9b135f2fcdbb4c9e791c91588535d9d2e2f9fb2cc8008d1fac2f6c5689d1f
[12/07 21:25:05    410s] #       daffe4f8a5bef3ee9262623c5bcda491f29ad998720d62d698d97e8c9766baf9065c9309
[12/07 21:25:05    410s] #       fc
[12/07 21:25:05    410s] #
[12/07 21:25:05    410s] ### Time Record (Data Preparation) is installed.
[12/07 21:25:05    410s] #RTESIG:78da95d1bd4ec330100060669ee2e47608525beeceb19dac20564015b056863869a4d491
[12/07 21:25:05    410s] #       6267e0ed09301585a4f17adffd7ab57e7bd88360da91d90634ea40f0b8678912b32d4b95
[12/07 21:25:05    410s] #       de321d86d0eb9db85ead9f9e5f4c06a56d8283e4bd6d9b0d149fde9eea0f285c69fb2642
[12/07 21:25:05    410s] #       7031d6bebaf9d51271094f35034252fbe82ad76da00faefb430c66204e436a7ddf470149
[12/07 21:25:05    410s] #       88dd101ca579ca4b9a13129dfb919a445243ecfa4b6b92a2657c5175651490dc69fc7e90
[12/07 21:25:05    410s] #       944d6be3f8d81a797e376df279647205e25857c7e9e353961910215a5fd8ae18acf3fde9
[12/07 21:25:05    410s] #       3f397ca96fbd9b54b964103fd34d3766623cbbe1a891f2922598720d62d698d97e8c5333
[12/07 21:25:05    410s] #       5d7d010d0b16af
[12/07 21:25:05    410s] #
[12/07 21:25:05    410s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:25:05    410s] ### Time Record (Global Routing) is installed.
[12/07 21:25:05    410s] ### Time Record (Global Routing) is uninstalled.
[12/07 21:25:05    410s] #Total number of trivial nets (e.g. < 2 pins) = 145 (skipped).
[12/07 21:25:05    410s] #Total number of routable nets = 11179.
[12/07 21:25:05    410s] #Total number of nets in the design = 11324.
[12/07 21:25:05    410s] #11056 routable nets do not have any wires.
[12/07 21:25:05    410s] #123 routable nets have routed wires.
[12/07 21:25:05    410s] #11056 nets will be global routed.
[12/07 21:25:05    410s] #2640 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:25:05    410s] #123 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:25:05    410s] ### Time Record (Data Preparation) is installed.
[12/07 21:25:05    410s] #Start routing data preparation on Sat Dec  7 21:25:05 2024
[12/07 21:25:05    410s] #
[12/07 21:25:05    410s] #Minimum voltage of a net in the design = 0.000.
[12/07 21:25:05    410s] #Maximum voltage of a net in the design = 1.100.
[12/07 21:25:05    410s] #Voltage range [0.000 - 1.100] has 11322 nets.
[12/07 21:25:05    410s] #Voltage range [0.900 - 1.100] has 1 net.
[12/07 21:25:05    410s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 21:25:05    411s] #Build and mark too close pins for the same net.
[12/07 21:25:05    411s] ### Time Record (Cell Pin Access) is installed.
[12/07 21:25:05    411s] #Initial pin access analysis.
[12/07 21:25:05    411s] #Detail pin access analysis.
[12/07 21:25:05    411s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 21:25:06    411s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/07 21:25:06    411s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:25:06    411s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:25:06    411s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:25:06    411s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:25:06    411s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:25:06    411s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:25:06    411s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 21:25:06    411s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 21:25:06    411s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/07 21:25:06    411s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/07 21:25:06    411s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/07 21:25:06    411s] #pin_access_rlayer=2(M2)
[12/07 21:25:06    411s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/07 21:25:06    411s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/07 21:25:06    411s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2261.64 (MB), peak = 2548.64 (MB)
[12/07 21:25:06    411s] #Regenerating Ggrids automatically.
[12/07 21:25:06    411s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/07 21:25:06    411s] #Using automatically generated G-grids.
[12/07 21:25:07    412s] #Done routing data preparation.
[12/07 21:25:07    412s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2265.82 (MB), peak = 2548.64 (MB)
[12/07 21:25:07    412s] #
[12/07 21:25:07    412s] #Finished routing data preparation on Sat Dec  7 21:25:07 2024
[12/07 21:25:07    412s] #
[12/07 21:25:07    412s] #Cpu time = 00:00:02
[12/07 21:25:07    412s] #Elapsed time = 00:00:02
[12/07 21:25:07    412s] #Increased memory = 10.04 (MB)
[12/07 21:25:07    412s] #Total memory = 2265.82 (MB)
[12/07 21:25:07    412s] #Peak memory = 2548.64 (MB)
[12/07 21:25:07    412s] #
[12/07 21:25:07    412s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:25:07    412s] ### Time Record (Global Routing) is installed.
[12/07 21:25:07    412s] #
[12/07 21:25:07    412s] #Start global routing on Sat Dec  7 21:25:07 2024
[12/07 21:25:07    412s] #
[12/07 21:25:07    412s] #
[12/07 21:25:07    412s] #Start global routing initialization on Sat Dec  7 21:25:07 2024
[12/07 21:25:07    412s] #
[12/07 21:25:07    412s] #Number of eco nets is 0
[12/07 21:25:07    412s] #
[12/07 21:25:07    412s] #Start global routing data preparation on Sat Dec  7 21:25:07 2024
[12/07 21:25:07    412s] #
[12/07 21:25:07    412s] ### build_merged_routing_blockage_rect_list starts on Sat Dec  7 21:25:07 2024 with memory = 2265.82 (MB), peak = 2548.64 (MB)
[12/07 21:25:07    412s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:07    412s] #Start routing resource analysis on Sat Dec  7 21:25:07 2024
[12/07 21:25:07    412s] #
[12/07 21:25:07    412s] ### init_is_bin_blocked starts on Sat Dec  7 21:25:07 2024 with memory = 2265.82 (MB), peak = 2548.64 (MB)
[12/07 21:25:07    412s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:07    412s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Dec  7 21:25:07 2024 with memory = 2298.30 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### adjust_flow_cap starts on Sat Dec  7 21:25:09 2024 with memory = 2300.26 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### adjust_flow_per_partial_route_obs starts on Sat Dec  7 21:25:09 2024 with memory = 2300.26 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### set_via_blocked starts on Sat Dec  7 21:25:09 2024 with memory = 2300.26 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### copy_flow starts on Sat Dec  7 21:25:09 2024 with memory = 2300.26 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:09    414s] #Routing resource analysis is done on Sat Dec  7 21:25:09 2024
[12/07 21:25:09    414s] #
[12/07 21:25:09    414s] ### report_flow_cap starts on Sat Dec  7 21:25:09 2024 with memory = 2300.26 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] #  Resource Analysis:
[12/07 21:25:09    414s] #
[12/07 21:25:09    414s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/07 21:25:09    414s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/07 21:25:09    414s] #  --------------------------------------------------------------
[12/07 21:25:09    414s] #  M1             H        4675        2824      250000     1.64%
[12/07 21:25:09    414s] #  M2             V        5298        2202      250000     1.11%
[12/07 21:25:09    414s] #  M3             H        5994        1505      250000     0.00%
[12/07 21:25:09    414s] #  M4             V        5402        2098      250000     0.00%
[12/07 21:25:09    414s] #  M5             H        1514        5985      250000    79.68%
[12/07 21:25:09    414s] #  M6             V        1514        5986      250000    79.68%
[12/07 21:25:09    414s] #  M7             H        7498           1      250000     0.00%
[12/07 21:25:09    414s] #  M8             V        1875           0      250000     0.00%
[12/07 21:25:09    414s] #  M9             H        1875           0      250000     0.00%
[12/07 21:25:09    414s] #  AP             V         230           0      250000    54.00%
[12/07 21:25:09    414s] #  --------------------------------------------------------------
[12/07 21:25:09    414s] #  Total                  35877      27.47%     2500000    21.61%
[12/07 21:25:09    414s] #
[12/07 21:25:09    414s] #  123 nets (1.09%) with 1 preferred extra spacing.
[12/07 21:25:09    414s] #
[12/07 21:25:09    414s] #
[12/07 21:25:09    414s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### analyze_m2_tracks starts on Sat Dec  7 21:25:09 2024 with memory = 2300.26 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### report_initial_resource starts on Sat Dec  7 21:25:09 2024 with memory = 2300.26 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### mark_pg_pins_accessibility starts on Sat Dec  7 21:25:09 2024 with memory = 2300.26 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### set_net_region starts on Sat Dec  7 21:25:09 2024 with memory = 2300.26 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:09    414s] #
[12/07 21:25:09    414s] #Global routing data preparation is done on Sat Dec  7 21:25:09 2024
[12/07 21:25:09    414s] #
[12/07 21:25:09    414s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2300.26 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] #
[12/07 21:25:09    414s] ### prepare_level starts on Sat Dec  7 21:25:09 2024 with memory = 2300.26 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### init level 1 starts on Sat Dec  7 21:25:09 2024 with memory = 2300.26 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### Level 1 hgrid = 500 X 500
[12/07 21:25:09    414s] ### init level 2 starts on Sat Dec  7 21:25:09 2024 with memory = 2300.26 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### Level 2 hgrid = 125 X 125
[12/07 21:25:09    414s] ### init level 3 starts on Sat Dec  7 21:25:09 2024 with memory = 2306.39 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### Level 3 hgrid = 32 X 32  (large_net only)
[12/07 21:25:09    414s] ### prepare_level_flow starts on Sat Dec  7 21:25:09 2024 with memory = 2306.90 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### init_flow_edge starts on Sat Dec  7 21:25:09 2024 with memory = 2306.90 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### init_flow_edge starts on Sat Dec  7 21:25:09 2024 with memory = 2307.42 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### init_flow_edge starts on Sat Dec  7 21:25:09 2024 with memory = 2307.42 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:09    414s] #
[12/07 21:25:09    414s] #Global routing initialization is done on Sat Dec  7 21:25:09 2024
[12/07 21:25:09    414s] #
[12/07 21:25:09    414s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2307.42 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] #
[12/07 21:25:09    414s] ### routing large nets 
[12/07 21:25:09    414s] #start global routing iteration 1...
[12/07 21:25:09    414s] ### init_flow_edge starts on Sat Dec  7 21:25:09 2024 with memory = 2307.42 (MB), peak = 2548.64 (MB)
[12/07 21:25:09    414s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:09    414s] ### routing at level 3 (topmost level) iter 0
[12/07 21:25:09    414s] ### Uniform Hboxes (8x8)
[12/07 21:25:09    414s] ### routing at level 2 iter 0 for 0 hboxes
[12/07 21:25:09    414s] ### Uniform Hboxes (31x31)
[12/07 21:25:09    414s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 21:25:10    415s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2303.50 (MB), peak = 2548.64 (MB)
[12/07 21:25:10    415s] #
[12/07 21:25:10    415s] #start global routing iteration 2...
[12/07 21:25:10    415s] ### init_flow_edge starts on Sat Dec  7 21:25:10 2024 with memory = 2303.50 (MB), peak = 2548.64 (MB)
[12/07 21:25:10    415s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:10    415s] ### cal_flow starts on Sat Dec  7 21:25:10 2024 with memory = 2303.15 (MB), peak = 2548.64 (MB)
[12/07 21:25:10    415s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:10    415s] ### Uniform Hboxes (7x7)
[12/07 21:25:10    415s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 21:25:11    416s] ### measure_qor starts on Sat Dec  7 21:25:11 2024 with memory = 2317.38 (MB), peak = 2548.64 (MB)
[12/07 21:25:11    416s] ### measure_congestion starts on Sat Dec  7 21:25:11 2024 with memory = 2317.38 (MB), peak = 2548.64 (MB)
[12/07 21:25:11    416s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:11    417s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:11    417s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2305.56 (MB), peak = 2548.64 (MB)
[12/07 21:25:11    417s] #
[12/07 21:25:11    417s] #start global routing iteration 3...
[12/07 21:25:11    417s] ### init_flow_edge starts on Sat Dec  7 21:25:11 2024 with memory = 2305.56 (MB), peak = 2548.64 (MB)
[12/07 21:25:11    417s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:11    417s] ### cal_flow starts on Sat Dec  7 21:25:11 2024 with memory = 2305.56 (MB), peak = 2548.64 (MB)
[12/07 21:25:11    417s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:11    417s] ### routing at level 2 (topmost level) iter 0
[12/07 21:25:13    419s] ### measure_qor starts on Sat Dec  7 21:25:13 2024 with memory = 2306.46 (MB), peak = 2548.64 (MB)
[12/07 21:25:13    419s] ### measure_congestion starts on Sat Dec  7 21:25:13 2024 with memory = 2306.46 (MB), peak = 2548.64 (MB)
[12/07 21:25:13    419s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:13    419s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:13    419s] ### routing at level 2 (topmost level) iter 1
[12/07 21:25:14    420s] ### measure_qor starts on Sat Dec  7 21:25:14 2024 with memory = 2306.46 (MB), peak = 2548.64 (MB)
[12/07 21:25:14    420s] ### measure_congestion starts on Sat Dec  7 21:25:14 2024 with memory = 2306.46 (MB), peak = 2548.64 (MB)
[12/07 21:25:14    420s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:14    420s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:14    420s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2306.46 (MB), peak = 2548.64 (MB)
[12/07 21:25:14    420s] #
[12/07 21:25:14    420s] #start global routing iteration 4...
[12/07 21:25:14    420s] ### Uniform Hboxes (7x7)
[12/07 21:25:14    420s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 21:25:19    425s] ### measure_qor starts on Sat Dec  7 21:25:19 2024 with memory = 2325.68 (MB), peak = 2548.64 (MB)
[12/07 21:25:19    425s] ### measure_congestion starts on Sat Dec  7 21:25:19 2024 with memory = 2325.68 (MB), peak = 2548.64 (MB)
[12/07 21:25:19    425s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:19    425s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:19    425s] ### measure_congestion starts on Sat Dec  7 21:25:19 2024 with memory = 2305.20 (MB), peak = 2548.64 (MB)
[12/07 21:25:19    425s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:19    425s] ### Uniform Hboxes (7x7)
[12/07 21:25:19    425s] ### routing at level 1 iter 1 for 0 hboxes
[12/07 21:25:29    434s] ### measure_qor starts on Sat Dec  7 21:25:29 2024 with memory = 2336.34 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    434s] ### measure_congestion starts on Sat Dec  7 21:25:29 2024 with memory = 2336.34 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    434s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:29    434s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:29    434s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2306.21 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    434s] #
[12/07 21:25:29    434s] ### route_end starts on Sat Dec  7 21:25:29 2024 with memory = 2306.21 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    434s] #
[12/07 21:25:29    434s] #Total number of trivial nets (e.g. < 2 pins) = 145 (skipped).
[12/07 21:25:29    434s] #Total number of routable nets = 11179.
[12/07 21:25:29    434s] #Total number of nets in the design = 11324.
[12/07 21:25:29    434s] #
[12/07 21:25:29    434s] #11179 routable nets have routed wires.
[12/07 21:25:29    434s] #2640 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:25:29    434s] #123 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:25:29    434s] #
[12/07 21:25:29    434s] #Routed nets constraints summary:
[12/07 21:25:29    434s] #------------------------------------------
[12/07 21:25:29    434s] #        Rules   Pref Layer   Unconstrained  
[12/07 21:25:29    434s] #------------------------------------------
[12/07 21:25:29    434s] #      Default         2640            8416  
[12/07 21:25:29    434s] #------------------------------------------
[12/07 21:25:29    434s] #        Total         2640            8416  
[12/07 21:25:29    434s] #------------------------------------------
[12/07 21:25:29    434s] #
[12/07 21:25:29    434s] #Routing constraints summary of the whole design:
[12/07 21:25:29    434s] #-------------------------------------------------------------
[12/07 21:25:29    434s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[12/07 21:25:29    434s] #-------------------------------------------------------------
[12/07 21:25:29    434s] #      Default                123         2640            8416  
[12/07 21:25:29    434s] #-------------------------------------------------------------
[12/07 21:25:29    434s] #        Total                123         2640            8416  
[12/07 21:25:29    434s] #-------------------------------------------------------------
[12/07 21:25:29    434s] #
[12/07 21:25:29    434s] ### adjust_flow_per_partial_route_obs starts on Sat Dec  7 21:25:29 2024 with memory = 2306.21 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    434s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:29    434s] ### cal_base_flow starts on Sat Dec  7 21:25:29 2024 with memory = 2306.21 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    434s] ### init_flow_edge starts on Sat Dec  7 21:25:29 2024 with memory = 2306.21 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    434s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:29    434s] ### cal_flow starts on Sat Dec  7 21:25:29 2024 with memory = 2306.21 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    434s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:29    434s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:29    434s] ### report_overcon starts on Sat Dec  7 21:25:29 2024 with memory = 2306.21 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    434s] #
[12/07 21:25:29    434s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/07 21:25:29    434s] #
[12/07 21:25:29    434s] #                 OverCon       OverCon       OverCon       OverCon          
[12/07 21:25:29    434s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/07 21:25:29    434s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[12/07 21:25:29    434s] #  ----------------------------------------------------------------------------------------
[12/07 21:25:29    434s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.37  
[12/07 21:25:29    434s] #  M2           32(0.01%)     16(0.01%)      5(0.00%)      1(0.00%)   (0.02%)     0.31  
[12/07 21:25:29    434s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.22  
[12/07 21:25:29    434s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.29  
[12/07 21:25:29    434s] #  M5         1356(0.54%)     11(0.00%)      0(0.00%)      0(0.00%)   (0.55%)     0.80  
[12/07 21:25:29    434s] #  M6         1290(0.52%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.52%)     0.80  
[12/07 21:25:29    434s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[12/07 21:25:29    434s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.13  
[12/07 21:25:29    434s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[12/07 21:25:29    434s] #  AP            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/07 21:25:29    434s] #  ----------------------------------------------------------------------------------------
[12/07 21:25:29    434s] #     Total   2678(0.11%)     27(0.00%)      5(0.00%)      1(0.00%)   (0.11%)
[12/07 21:25:29    434s] #
[12/07 21:25:29    434s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[12/07 21:25:29    434s] #  Overflow after GR: 0.06% H + 0.06% V
[12/07 21:25:29    434s] #
[12/07 21:25:29    434s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:29    434s] ### cal_base_flow starts on Sat Dec  7 21:25:29 2024 with memory = 2306.21 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    434s] ### init_flow_edge starts on Sat Dec  7 21:25:29 2024 with memory = 2306.21 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    434s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:29    434s] ### cal_flow starts on Sat Dec  7 21:25:29 2024 with memory = 2306.21 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    435s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:29    435s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:25:29    435s] ### generate_cong_map_content starts on Sat Dec  7 21:25:29 2024 with memory = 2306.21 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    435s] ### Sync with Inovus CongMap starts on Sat Dec  7 21:25:29 2024 with memory = 2312.00 (MB), peak = 2548.64 (MB)
[12/07 21:25:29    435s] #Hotspot report including placement blocked areas
[12/07 21:25:29    435s] OPERPROF: Starting HotSpotCal at level 1, MEM:2692.8M, EPOCH TIME: 1733624729.705016
[12/07 21:25:29    435s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 21:25:29    435s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[12/07 21:25:29    435s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 21:25:29    435s] [hotspot] |   M1(H)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:25:29    435s] [hotspot] |   M2(V)    |          0.26 |          5.51 |  1296.00   705.60  1324.80   734.39 |
[12/07 21:25:29    435s] [hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:25:29    435s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:25:29    435s] [hotspot] |   M5(H)    |         56.66 |       4963.15 |  1324.80   676.79  1353.60   705.60 |
[12/07 21:25:29    435s] [hotspot] |   M6(V)    |         56.52 |       4976.92 |  1324.80   331.19  1353.60   360.00 |
[12/07 21:25:29    435s] [hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:25:29    435s] [hotspot] |   M8(V)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:25:30    435s] [hotspot] |   M9(H)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:25:30    435s] [hotspot] |   AP(V)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:25:30    435s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 21:25:30    435s] [hotspot] |   worst    | (M5)    56.66 | (M6)  4976.92 |                                     |
[12/07 21:25:30    435s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 21:25:30    435s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[12/07 21:25:30    435s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 21:25:30    435s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:25:30    435s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:25:30    435s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 21:25:30    435s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.408, REAL:0.410, MEM:2708.8M, EPOCH TIME: 1733624730.114639
[12/07 21:25:30    435s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:30    435s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:30    435s] ### update starts on Sat Dec  7 21:25:30 2024 with memory = 2292.07 (MB), peak = 2548.64 (MB)
[12/07 21:25:30    435s] #Complete Global Routing.
[12/07 21:25:30    435s] #Total number of nets with non-default rule or having extra spacing = 123
[12/07 21:25:30    435s] #Total wire length = 943818 um.
[12/07 21:25:30    435s] #Total half perimeter of net bounding box = 919046 um.
[12/07 21:25:30    435s] #Total wire length on LAYER M1 = 6099 um.
[12/07 21:25:30    435s] #Total wire length on LAYER M2 = 99360 um.
[12/07 21:25:30    435s] #Total wire length on LAYER M3 = 136216 um.
[12/07 21:25:30    435s] #Total wire length on LAYER M4 = 79690 um.
[12/07 21:25:30    435s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:25:30    435s] #Total wire length on LAYER M6 = 0 um.
[12/07 21:25:30    435s] #Total wire length on LAYER M7 = 244491 um.
[12/07 21:25:30    435s] #Total wire length on LAYER M8 = 359468 um.
[12/07 21:25:30    435s] #Total wire length on LAYER M9 = 18495 um.
[12/07 21:25:30    435s] #Total wire length on LAYER AP = 0 um.
[12/07 21:25:30    435s] #Total number of vias = 91060
[12/07 21:25:30    435s] #Total number of multi-cut vias = 114 (  0.1%)
[12/07 21:25:30    435s] #Total number of single cut vias = 90946 ( 99.9%)
[12/07 21:25:30    435s] #Up-Via Summary (total 91060):
[12/07 21:25:30    435s] #                   single-cut          multi-cut      Total
[12/07 21:25:30    435s] #-----------------------------------------------------------
[12/07 21:25:30    435s] # M1             33506 ( 99.7%)       114 (  0.3%)      33620
[12/07 21:25:30    435s] # M2             25578 (100.0%)         0 (  0.0%)      25578
[12/07 21:25:30    435s] # M3             10800 (100.0%)         0 (  0.0%)      10800
[12/07 21:25:30    435s] # M4              4452 (100.0%)         0 (  0.0%)       4452
[12/07 21:25:30    435s] # M5              4452 (100.0%)         0 (  0.0%)       4452
[12/07 21:25:30    435s] # M6              4452 (100.0%)         0 (  0.0%)       4452
[12/07 21:25:30    435s] # M7              4574 (100.0%)         0 (  0.0%)       4574
[12/07 21:25:30    435s] # M8              3132 (100.0%)         0 (  0.0%)       3132
[12/07 21:25:30    435s] #-----------------------------------------------------------
[12/07 21:25:30    435s] #                90946 ( 99.9%)       114 (  0.1%)      91060 
[12/07 21:25:30    435s] #
[12/07 21:25:30    435s] ### update cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:30    435s] ### report_overcon starts on Sat Dec  7 21:25:30 2024 with memory = 2292.07 (MB), peak = 2548.64 (MB)
[12/07 21:25:30    435s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:30    435s] ### report_overcon starts on Sat Dec  7 21:25:30 2024 with memory = 2292.07 (MB), peak = 2548.64 (MB)
[12/07 21:25:30    435s] #Max overcon = 4 tracks.
[12/07 21:25:30    435s] #Total overcon = 0.11%.
[12/07 21:25:30    435s] #Worst layer Gcell overcon rate = 0.55%.
[12/07 21:25:30    435s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:30    435s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:30    435s] ### global_route design signature (36): route=449061155 net_attr=1465316556
[12/07 21:25:30    435s] #
[12/07 21:25:30    435s] #Global routing statistics:
[12/07 21:25:30    435s] #Cpu time = 00:00:23
[12/07 21:25:30    435s] #Elapsed time = 00:00:23
[12/07 21:25:30    435s] #Increased memory = 20.02 (MB)
[12/07 21:25:30    435s] #Total memory = 2285.84 (MB)
[12/07 21:25:30    435s] #Peak memory = 2548.64 (MB)
[12/07 21:25:30    435s] #
[12/07 21:25:30    435s] #Finished global routing on Sat Dec  7 21:25:30 2024
[12/07 21:25:30    435s] #
[12/07 21:25:30    435s] #
[12/07 21:25:30    435s] ### Time Record (Global Routing) is uninstalled.
[12/07 21:25:30    435s] ### Time Record (Data Preparation) is installed.
[12/07 21:25:30    435s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:25:30    435s] ### track-assign external-init starts on Sat Dec  7 21:25:30 2024 with memory = 2253.34 (MB), peak = 2548.64 (MB)
[12/07 21:25:30    435s] ### Time Record (Track Assignment) is installed.
[12/07 21:25:30    435s] ### Time Record (Track Assignment) is uninstalled.
[12/07 21:25:30    435s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:30    435s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2253.34 (MB), peak = 2548.64 (MB)
[12/07 21:25:30    435s] ### track-assign engine-init starts on Sat Dec  7 21:25:30 2024 with memory = 2253.34 (MB), peak = 2548.64 (MB)
[12/07 21:25:30    435s] ### Time Record (Track Assignment) is installed.
[12/07 21:25:30    435s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:30    435s] ### track-assign core-engine starts on Sat Dec  7 21:25:30 2024 with memory = 2253.34 (MB), peak = 2548.64 (MB)
[12/07 21:25:30    435s] #Start Track Assignment.
[12/07 21:25:32    438s] #Done with 17171 horizontal wires in 16 hboxes and 19580 vertical wires in 16 hboxes.
[12/07 21:25:35    440s] #Done with 2490 horizontal wires in 16 hboxes and 2419 vertical wires in 16 hboxes.
[12/07 21:25:36    442s] #Done with 16 horizontal wires in 16 hboxes and 16 vertical wires in 16 hboxes.
[12/07 21:25:36    442s] #
[12/07 21:25:36    442s] #Track assignment summary:
[12/07 21:25:36    442s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/07 21:25:36    442s] #------------------------------------------------------------------------
[12/07 21:25:36    442s] # M1          6045.67 	  0.00%  	  0.00% 	  0.00%
[12/07 21:25:36    442s] # M2         98084.50 	  0.03%  	  0.00% 	  0.01%
[12/07 21:25:36    442s] # M3        122729.41 	  0.03%  	  0.00% 	  0.00%
[12/07 21:25:36    442s] # M4         68456.95 	  0.00%  	  0.00% 	  0.00%
[12/07 21:25:36    442s] # M5             0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 21:25:36    442s] # M6             0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 21:25:36    442s] # M7        244045.41 	  0.00%  	  0.00% 	  0.00%
[12/07 21:25:36    442s] # M8        359213.97 	  0.03%  	  0.00% 	  0.00%
[12/07 21:25:36    442s] # M9         18791.60 	  0.00%  	  0.00% 	  0.00%
[12/07 21:25:36    442s] # AP             0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 21:25:36    442s] #------------------------------------------------------------------------
[12/07 21:25:36    442s] # All      917367.51  	  0.02% 	  0.00% 	  0.00%
[12/07 21:25:36    442s] #Complete Track Assignment.
[12/07 21:25:36    442s] #Total number of nets with non-default rule or having extra spacing = 123
[12/07 21:25:36    442s] #Total wire length = 937766 um.
[12/07 21:25:36    442s] #Total half perimeter of net bounding box = 919046 um.
[12/07 21:25:36    442s] #Total wire length on LAYER M1 = 6047 um.
[12/07 21:25:36    442s] #Total wire length on LAYER M2 = 98989 um.
[12/07 21:25:36    442s] #Total wire length on LAYER M3 = 133882 um.
[12/07 21:25:36    442s] #Total wire length on LAYER M4 = 78878 um.
[12/07 21:25:36    442s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:25:36    442s] #Total wire length on LAYER M6 = 0 um.
[12/07 21:25:36    442s] #Total wire length on LAYER M7 = 243891 um.
[12/07 21:25:36    442s] #Total wire length on LAYER M8 = 357914 um.
[12/07 21:25:36    442s] #Total wire length on LAYER M9 = 18165 um.
[12/07 21:25:36    442s] #Total wire length on LAYER AP = 0 um.
[12/07 21:25:36    442s] #Total number of vias = 91060
[12/07 21:25:36    442s] #Total number of multi-cut vias = 114 (  0.1%)
[12/07 21:25:36    442s] #Total number of single cut vias = 90946 ( 99.9%)
[12/07 21:25:36    442s] #Up-Via Summary (total 91060):
[12/07 21:25:36    442s] #                   single-cut          multi-cut      Total
[12/07 21:25:36    442s] #-----------------------------------------------------------
[12/07 21:25:36    442s] # M1             33506 ( 99.7%)       114 (  0.3%)      33620
[12/07 21:25:36    442s] # M2             25578 (100.0%)         0 (  0.0%)      25578
[12/07 21:25:36    442s] # M3             10800 (100.0%)         0 (  0.0%)      10800
[12/07 21:25:36    442s] # M4              4452 (100.0%)         0 (  0.0%)       4452
[12/07 21:25:36    442s] # M5              4452 (100.0%)         0 (  0.0%)       4452
[12/07 21:25:36    442s] # M6              4452 (100.0%)         0 (  0.0%)       4452
[12/07 21:25:36    442s] # M7              4574 (100.0%)         0 (  0.0%)       4574
[12/07 21:25:36    442s] # M8              3132 (100.0%)         0 (  0.0%)       3132
[12/07 21:25:36    442s] #-----------------------------------------------------------
[12/07 21:25:36    442s] #                90946 ( 99.9%)       114 (  0.1%)      91060 
[12/07 21:25:36    442s] #
[12/07 21:25:36    442s] ### track_assign design signature (39): route=1675881720
[12/07 21:25:36    442s] ### track-assign core-engine cpu:00:00:07, real:00:00:07, mem:2.2 GB, peak:2.5 GB
[12/07 21:25:36    442s] ### Time Record (Track Assignment) is uninstalled.
[12/07 21:25:36    442s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2298.06 (MB), peak = 2548.64 (MB)
[12/07 21:25:36    442s] #
[12/07 21:25:36    442s] #number of short segments in preferred routing layers
[12/07 21:25:36    442s] #	M7        M8        Total 
[12/07 21:25:36    442s] #	285       217       502       
[12/07 21:25:36    442s] #
[12/07 21:25:36    442s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/07 21:25:36    442s] #Cpu time = 00:00:32
[12/07 21:25:36    442s] #Elapsed time = 00:00:32
[12/07 21:25:36    442s] #Increased memory = 42.54 (MB)
[12/07 21:25:36    442s] #Total memory = 2298.32 (MB)
[12/07 21:25:36    442s] #Peak memory = 2548.64 (MB)
[12/07 21:25:36    442s] ### Time Record (Detail Routing) is installed.
[12/07 21:25:37    442s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:25:37    442s] #
[12/07 21:25:37    442s] #Start Detail Routing..
[12/07 21:25:37    442s] #start initial detail routing ...
[12/07 21:25:37    442s] ### Design has 0 dirty nets, 13875 dirty-areas)
[12/07 21:25:48    453s] #    completing 10% with 11 violations
[12/07 21:25:48    453s] #    elapsed time = 00:00:11, memory = 2395.23 (MB)
[12/07 21:26:06    471s] #    completing 20% with 28 violations
[12/07 21:26:06    471s] #    elapsed time = 00:00:29, memory = 2402.70 (MB)
[12/07 21:26:16    481s] #    completing 30% with 48 violations
[12/07 21:26:16    481s] #    elapsed time = 00:00:39, memory = 2401.57 (MB)
[12/07 21:26:32    498s] #    completing 40% with 46 violations
[12/07 21:26:32    498s] #    elapsed time = 00:00:56, memory = 2405.91 (MB)
[12/07 21:26:51    516s] #    completing 50% with 48 violations
[12/07 21:26:51    516s] #    elapsed time = 00:01:14, memory = 2406.84 (MB)
[12/07 21:27:01    527s] #    completing 60% with 55 violations
[12/07 21:27:01    527s] #    elapsed time = 00:01:25, memory = 2410.88 (MB)
[12/07 21:27:19    544s] #    completing 70% with 60 violations
[12/07 21:27:19    544s] #    elapsed time = 00:01:43, memory = 2407.60 (MB)
[12/07 21:27:30    555s] #    completing 80% with 62 violations
[12/07 21:27:30    555s] #    elapsed time = 00:01:54, memory = 2409.34 (MB)
[12/07 21:27:46    571s] #    completing 90% with 47 violations
[12/07 21:27:46    571s] #    elapsed time = 00:02:09, memory = 2405.37 (MB)
[12/07 21:28:04    589s] #    completing 100% with 25 violations
[12/07 21:28:04    589s] #    elapsed time = 00:02:27, memory = 2402.25 (MB)
[12/07 21:28:04    589s] ### Routing stats: routing = 38.34% drc-check-only = 29.60% dirty-area = 50.69%
[12/07 21:28:04    589s] #   number of violations = 25
[12/07 21:28:04    589s] #
[12/07 21:28:04    589s] #    By Layer and Type :
[12/07 21:28:04    589s] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[12/07 21:28:04    589s] #	M1            0        3        0        1        4
[12/07 21:28:04    589s] #	M2            1        0       20        0       21
[12/07 21:28:04    589s] #	Totals        1        3       20        1       25
[12/07 21:28:04    589s] #cpu time = 00:02:27, elapsed time = 00:02:27, memory = 2295.82 (MB), peak = 2548.64 (MB)
[12/07 21:28:05    590s] #start 1st optimization iteration ...
[12/07 21:28:05    590s] ### Routing stats: routing = 38.34% drc-check-only = 29.60% dirty-area = 50.69%
[12/07 21:28:05    590s] #   number of violations = 12
[12/07 21:28:05    590s] #
[12/07 21:28:05    590s] #    By Layer and Type :
[12/07 21:28:05    590s] #	         MetSpc    Short   Totals
[12/07 21:28:05    590s] #	M1            0        0        0
[12/07 21:28:05    590s] #	M2            2       10       12
[12/07 21:28:05    590s] #	Totals        2       10       12
[12/07 21:28:05    590s] #    number of process antenna violations = 34
[12/07 21:28:05    590s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2293.45 (MB), peak = 2548.64 (MB)
[12/07 21:28:05    590s] #start 2nd optimization iteration ...
[12/07 21:28:06    591s] ### Routing stats: routing = 38.34% drc-check-only = 29.60% dirty-area = 50.69%
[12/07 21:28:06    591s] #   number of violations = 16
[12/07 21:28:06    591s] #
[12/07 21:28:06    591s] #    By Layer and Type :
[12/07 21:28:06    591s] #	         MetSpc    Short   MinStp      Mar   Totals
[12/07 21:28:06    591s] #	M1            0        0        0        0        0
[12/07 21:28:06    591s] #	M2            3       10        1        2       16
[12/07 21:28:06    591s] #	Totals        3       10        1        2       16
[12/07 21:28:06    591s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2291.39 (MB), peak = 2548.64 (MB)
[12/07 21:28:06    591s] #start 3rd optimization iteration ...
[12/07 21:28:06    591s] ### Routing stats: routing = 38.34% drc-check-only = 29.60% dirty-area = 50.69%
[12/07 21:28:06    591s] #   number of violations = 1
[12/07 21:28:06    591s] #
[12/07 21:28:06    591s] #    By Layer and Type :
[12/07 21:28:06    591s] #	         MetSpc   Totals
[12/07 21:28:06    591s] #	M1            0        0
[12/07 21:28:06    591s] #	M2            1        1
[12/07 21:28:06    591s] #	Totals        1        1
[12/07 21:28:06    591s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2291.22 (MB), peak = 2548.64 (MB)
[12/07 21:28:06    591s] #start 4th optimization iteration ...
[12/07 21:28:06    591s] ### Routing stats: routing = 38.34% drc-check-only = 29.60% dirty-area = 50.69%
[12/07 21:28:06    591s] #   number of violations = 0
[12/07 21:28:06    591s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2292.14 (MB), peak = 2548.64 (MB)
[12/07 21:28:07    592s] #Complete Detail Routing.
[12/07 21:28:07    592s] #Total number of nets with non-default rule or having extra spacing = 123
[12/07 21:28:07    592s] #Total wire length = 941024 um.
[12/07 21:28:07    592s] #Total half perimeter of net bounding box = 919046 um.
[12/07 21:28:07    592s] #Total wire length on LAYER M1 = 16811 um.
[12/07 21:28:07    592s] #Total wire length on LAYER M2 = 108193 um.
[12/07 21:28:07    592s] #Total wire length on LAYER M3 = 122711 um.
[12/07 21:28:07    592s] #Total wire length on LAYER M4 = 77809 um.
[12/07 21:28:07    592s] #Total wire length on LAYER M5 = 442 um.
[12/07 21:28:07    592s] #Total wire length on LAYER M6 = 430 um.
[12/07 21:28:07    592s] #Total wire length on LAYER M7 = 246787 um.
[12/07 21:28:07    592s] #Total wire length on LAYER M8 = 353304 um.
[12/07 21:28:07    592s] #Total wire length on LAYER M9 = 14536 um.
[12/07 21:28:07    592s] #Total wire length on LAYER AP = 0 um.
[12/07 21:28:07    592s] #Total number of vias = 88859
[12/07 21:28:07    592s] #Total number of multi-cut vias = 1960 (  2.2%)
[12/07 21:28:07    592s] #Total number of single cut vias = 86899 ( 97.8%)
[12/07 21:28:07    592s] #Up-Via Summary (total 88859):
[12/07 21:28:07    592s] #                   single-cut          multi-cut      Total
[12/07 21:28:07    592s] #-----------------------------------------------------------
[12/07 21:28:07    592s] # M1             35718 ( 99.4%)       204 (  0.6%)      35922
[12/07 21:28:07    592s] # M2             24143 (100.0%)         0 (  0.0%)      24143
[12/07 21:28:07    592s] # M3             10296 (100.0%)         0 (  0.0%)      10296
[12/07 21:28:07    592s] # M4              4440 (100.0%)         0 (  0.0%)       4440
[12/07 21:28:07    592s] # M5              4438 (100.0%)         0 (  0.0%)       4438
[12/07 21:28:07    592s] # M6              2694 ( 60.5%)      1756 ( 39.5%)       4450
[12/07 21:28:07    592s] # M7              3620 (100.0%)         0 (  0.0%)       3620
[12/07 21:28:07    592s] # M8              1550 (100.0%)         0 (  0.0%)       1550
[12/07 21:28:07    592s] #-----------------------------------------------------------
[12/07 21:28:07    592s] #                86899 ( 97.8%)      1960 (  2.2%)      88859 
[12/07 21:28:07    592s] #
[12/07 21:28:07    592s] #Total number of DRC violations = 0
[12/07 21:28:07    592s] ### Time Record (Detail Routing) is uninstalled.
[12/07 21:28:07    592s] #Cpu time = 00:02:30
[12/07 21:28:07    592s] #Elapsed time = 00:02:30
[12/07 21:28:07    592s] #Increased memory = -6.18 (MB)
[12/07 21:28:07    592s] #Total memory = 2292.14 (MB)
[12/07 21:28:07    592s] #Peak memory = 2548.64 (MB)
[12/07 21:28:07    592s] ### Time Record (Antenna Fixing) is installed.
[12/07 21:28:07    592s] #
[12/07 21:28:07    592s] #start routing for process antenna violation fix ...
[12/07 21:28:07    592s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:28:08    593s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2294.46 (MB), peak = 2548.64 (MB)
[12/07 21:28:08    593s] #
[12/07 21:28:08    593s] #Total number of nets with non-default rule or having extra spacing = 123
[12/07 21:28:08    593s] #Total wire length = 941042 um.
[12/07 21:28:08    593s] #Total half perimeter of net bounding box = 919046 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M1 = 16811 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M2 = 108193 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M3 = 122711 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M4 = 77809 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M5 = 443 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M6 = 430 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M7 = 246786 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M8 = 353307 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M9 = 14552 um.
[12/07 21:28:08    593s] #Total wire length on LAYER AP = 0 um.
[12/07 21:28:08    593s] #Total number of vias = 88911
[12/07 21:28:08    593s] #Total number of multi-cut vias = 1960 (  2.2%)
[12/07 21:28:08    593s] #Total number of single cut vias = 86951 ( 97.8%)
[12/07 21:28:08    593s] #Up-Via Summary (total 88911):
[12/07 21:28:08    593s] #                   single-cut          multi-cut      Total
[12/07 21:28:08    593s] #-----------------------------------------------------------
[12/07 21:28:08    593s] # M1             35718 ( 99.4%)       204 (  0.6%)      35922
[12/07 21:28:08    593s] # M2             24143 (100.0%)         0 (  0.0%)      24143
[12/07 21:28:08    593s] # M3             10296 (100.0%)         0 (  0.0%)      10296
[12/07 21:28:08    593s] # M4              4444 (100.0%)         0 (  0.0%)       4444
[12/07 21:28:08    593s] # M5              4438 (100.0%)         0 (  0.0%)       4438
[12/07 21:28:08    593s] # M6              2694 ( 60.5%)      1756 ( 39.5%)       4450
[12/07 21:28:08    593s] # M7              3630 (100.0%)         0 (  0.0%)       3630
[12/07 21:28:08    593s] # M8              1588 (100.0%)         0 (  0.0%)       1588
[12/07 21:28:08    593s] #-----------------------------------------------------------
[12/07 21:28:08    593s] #                86951 ( 97.8%)      1960 (  2.2%)      88911 
[12/07 21:28:08    593s] #
[12/07 21:28:08    593s] #Total number of DRC violations = 0
[12/07 21:28:08    593s] #Total number of process antenna violations = 0
[12/07 21:28:08    593s] #Total number of net violated process antenna rule = 0
[12/07 21:28:08    593s] #
[12/07 21:28:08    593s] #
[12/07 21:28:08    593s] #Total number of nets with non-default rule or having extra spacing = 123
[12/07 21:28:08    593s] #Total wire length = 941042 um.
[12/07 21:28:08    593s] #Total half perimeter of net bounding box = 919046 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M1 = 16811 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M2 = 108193 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M3 = 122711 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M4 = 77809 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M5 = 443 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M6 = 430 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M7 = 246786 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M8 = 353307 um.
[12/07 21:28:08    593s] #Total wire length on LAYER M9 = 14552 um.
[12/07 21:28:08    593s] #Total wire length on LAYER AP = 0 um.
[12/07 21:28:08    593s] #Total number of vias = 88911
[12/07 21:28:08    593s] #Total number of multi-cut vias = 1960 (  2.2%)
[12/07 21:28:08    593s] #Total number of single cut vias = 86951 ( 97.8%)
[12/07 21:28:08    593s] #Up-Via Summary (total 88911):
[12/07 21:28:08    593s] #                   single-cut          multi-cut      Total
[12/07 21:28:08    593s] #-----------------------------------------------------------
[12/07 21:28:08    593s] # M1             35718 ( 99.4%)       204 (  0.6%)      35922
[12/07 21:28:08    593s] # M2             24143 (100.0%)         0 (  0.0%)      24143
[12/07 21:28:08    593s] # M3             10296 (100.0%)         0 (  0.0%)      10296
[12/07 21:28:08    593s] # M4              4444 (100.0%)         0 (  0.0%)       4444
[12/07 21:28:08    593s] # M5              4438 (100.0%)         0 (  0.0%)       4438
[12/07 21:28:08    593s] # M6              2694 ( 60.5%)      1756 ( 39.5%)       4450
[12/07 21:28:08    593s] # M7              3630 (100.0%)         0 (  0.0%)       3630
[12/07 21:28:08    593s] # M8              1588 (100.0%)         0 (  0.0%)       1588
[12/07 21:28:08    593s] #-----------------------------------------------------------
[12/07 21:28:08    593s] #                86951 ( 97.8%)      1960 (  2.2%)      88911 
[12/07 21:28:08    593s] #
[12/07 21:28:08    593s] #Total number of DRC violations = 0
[12/07 21:28:08    593s] #Total number of process antenna violations = 0
[12/07 21:28:08    593s] #Total number of net violated process antenna rule = 0
[12/07 21:28:08    593s] #
[12/07 21:28:08    593s] ### Time Record (Antenna Fixing) is uninstalled.
[12/07 21:28:08    593s] ### Time Record (Post Route Via Swapping) is installed.
[12/07 21:28:08    593s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:28:08    593s] #
[12/07 21:28:08    593s] #Start Post Route via swapping...
[12/07 21:28:08    593s] #38.34% of area are rerouted by ECO routing.
[12/07 21:28:24    609s] #   number of violations = 0
[12/07 21:28:24    609s] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 2293.33 (MB), peak = 2548.64 (MB)
[12/07 21:28:24    609s] #CELL_VIEW torus_D_W32,init has no DRC violation.
[12/07 21:28:24    609s] #Total number of DRC violations = 0
[12/07 21:28:24    609s] #Total number of process antenna violations = 0
[12/07 21:28:24    609s] #Total number of net violated process antenna rule = 0
[12/07 21:28:24    609s] #Post Route via swapping is done.
[12/07 21:28:24    609s] ### Time Record (Post Route Via Swapping) is uninstalled.
[12/07 21:28:24    609s] #Total number of nets with non-default rule or having extra spacing = 123
[12/07 21:28:24    609s] #Total wire length = 941042 um.
[12/07 21:28:24    609s] #Total half perimeter of net bounding box = 919046 um.
[12/07 21:28:24    609s] #Total wire length on LAYER M1 = 16811 um.
[12/07 21:28:24    609s] #Total wire length on LAYER M2 = 108193 um.
[12/07 21:28:24    609s] #Total wire length on LAYER M3 = 122711 um.
[12/07 21:28:24    609s] #Total wire length on LAYER M4 = 77809 um.
[12/07 21:28:24    609s] #Total wire length on LAYER M5 = 443 um.
[12/07 21:28:24    609s] #Total wire length on LAYER M6 = 430 um.
[12/07 21:28:24    609s] #Total wire length on LAYER M7 = 246786 um.
[12/07 21:28:24    609s] #Total wire length on LAYER M8 = 353307 um.
[12/07 21:28:24    609s] #Total wire length on LAYER M9 = 14552 um.
[12/07 21:28:24    609s] #Total wire length on LAYER AP = 0 um.
[12/07 21:28:24    609s] #Total number of vias = 88911
[12/07 21:28:24    609s] #Total number of multi-cut vias = 83573 ( 94.0%)
[12/07 21:28:24    609s] #Total number of single cut vias = 5338 (  6.0%)
[12/07 21:28:24    609s] #Up-Via Summary (total 88911):
[12/07 21:28:24    609s] #                   single-cut          multi-cut      Total
[12/07 21:28:24    609s] #-----------------------------------------------------------
[12/07 21:28:24    609s] # M1              5217 ( 14.5%)     30705 ( 85.5%)      35922
[12/07 21:28:24    609s] # M2                69 (  0.3%)     24074 ( 99.7%)      24143
[12/07 21:28:24    609s] # M3                10 (  0.1%)     10286 ( 99.9%)      10296
[12/07 21:28:24    609s] # M4                 0 (  0.0%)      4444 (100.0%)       4444
[12/07 21:28:24    609s] # M5                 0 (  0.0%)      4438 (100.0%)       4438
[12/07 21:28:24    609s] # M6                 0 (  0.0%)      4450 (100.0%)       4450
[12/07 21:28:24    609s] # M7                24 (  0.7%)      3606 ( 99.3%)       3630
[12/07 21:28:24    609s] # M8                18 (  1.1%)      1570 ( 98.9%)       1588
[12/07 21:28:24    609s] #-----------------------------------------------------------
[12/07 21:28:24    609s] #                 5338 (  6.0%)     83573 ( 94.0%)      88911 
[12/07 21:28:24    609s] #
[12/07 21:28:24    609s] ### Time Record (Post Route Wire Spreading) is installed.
[12/07 21:28:24    609s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:28:24    609s] #
[12/07 21:28:24    609s] #Start Post Route wire spreading..
[12/07 21:28:24    609s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:28:24    609s] #
[12/07 21:28:24    609s] #Start DRC checking..
[12/07 21:28:55    640s] #   number of violations = 0
[12/07 21:28:55    640s] #cpu time = 00:00:30, elapsed time = 00:00:30, memory = 2295.54 (MB), peak = 2548.64 (MB)
[12/07 21:28:55    640s] #CELL_VIEW torus_D_W32,init has no DRC violation.
[12/07 21:28:55    640s] #Total number of DRC violations = 0
[12/07 21:28:55    640s] #Total number of process antenna violations = 0
[12/07 21:28:55    640s] #Total number of net violated process antenna rule = 0
[12/07 21:28:55    640s] #
[12/07 21:28:55    640s] #Start data preparation for wire spreading...
[12/07 21:28:55    640s] #
[12/07 21:28:55    640s] #Data preparation is done on Sat Dec  7 21:28:55 2024
[12/07 21:28:55    640s] #
[12/07 21:28:55    640s] ### track-assign engine-init starts on Sat Dec  7 21:28:55 2024 with memory = 2295.54 (MB), peak = 2548.64 (MB)
[12/07 21:28:55    640s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:28:55    640s] #
[12/07 21:28:55    640s] #Start Post Route Wire Spread.
[12/07 21:29:00    645s] #Done with 2524 horizontal wires in 31 hboxes and 3172 vertical wires in 31 hboxes.
[12/07 21:29:00    645s] #Complete Post Route Wire Spread.
[12/07 21:29:00    645s] #
[12/07 21:29:00    645s] #Total number of nets with non-default rule or having extra spacing = 123
[12/07 21:29:00    645s] #Total wire length = 945051 um.
[12/07 21:29:00    645s] #Total half perimeter of net bounding box = 919046 um.
[12/07 21:29:00    645s] #Total wire length on LAYER M1 = 17012 um.
[12/07 21:29:00    645s] #Total wire length on LAYER M2 = 108822 um.
[12/07 21:29:00    645s] #Total wire length on LAYER M3 = 123451 um.
[12/07 21:29:00    645s] #Total wire length on LAYER M4 = 78196 um.
[12/07 21:29:00    645s] #Total wire length on LAYER M5 = 443 um.
[12/07 21:29:00    645s] #Total wire length on LAYER M6 = 430 um.
[12/07 21:29:00    645s] #Total wire length on LAYER M7 = 247041 um.
[12/07 21:29:00    645s] #Total wire length on LAYER M8 = 355046 um.
[12/07 21:29:00    645s] #Total wire length on LAYER M9 = 14612 um.
[12/07 21:29:00    645s] #Total wire length on LAYER AP = 0 um.
[12/07 21:29:00    645s] #Total number of vias = 88911
[12/07 21:29:00    645s] #Total number of multi-cut vias = 83573 ( 94.0%)
[12/07 21:29:00    645s] #Total number of single cut vias = 5338 (  6.0%)
[12/07 21:29:00    645s] #Up-Via Summary (total 88911):
[12/07 21:29:00    645s] #                   single-cut          multi-cut      Total
[12/07 21:29:00    645s] #-----------------------------------------------------------
[12/07 21:29:00    645s] # M1              5217 ( 14.5%)     30705 ( 85.5%)      35922
[12/07 21:29:00    645s] # M2                69 (  0.3%)     24074 ( 99.7%)      24143
[12/07 21:29:00    645s] # M3                10 (  0.1%)     10286 ( 99.9%)      10296
[12/07 21:29:00    645s] # M4                 0 (  0.0%)      4444 (100.0%)       4444
[12/07 21:29:00    645s] # M5                 0 (  0.0%)      4438 (100.0%)       4438
[12/07 21:29:00    645s] # M6                 0 (  0.0%)      4450 (100.0%)       4450
[12/07 21:29:00    645s] # M7                24 (  0.7%)      3606 ( 99.3%)       3630
[12/07 21:29:00    645s] # M8                18 (  1.1%)      1570 ( 98.9%)       1588
[12/07 21:29:00    645s] #-----------------------------------------------------------
[12/07 21:29:00    645s] #                 5338 (  6.0%)     83573 ( 94.0%)      88911 
[12/07 21:29:00    645s] #
[12/07 21:29:00    645s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:29:00    645s] #
[12/07 21:29:00    645s] #Start DRC checking..
[12/07 21:29:30    675s] #   number of violations = 0
[12/07 21:29:30    675s] #cpu time = 00:00:30, elapsed time = 00:00:30, memory = 2303.61 (MB), peak = 2548.64 (MB)
[12/07 21:29:30    675s] #CELL_VIEW torus_D_W32,init has no DRC violation.
[12/07 21:29:30    675s] #Total number of DRC violations = 0
[12/07 21:29:30    675s] #Total number of process antenna violations = 0
[12/07 21:29:30    675s] #Total number of net violated process antenna rule = 0
[12/07 21:29:31    676s] #   number of violations = 0
[12/07 21:29:31    676s] #cpu time = 00:00:36, elapsed time = 00:00:36, memory = 2303.61 (MB), peak = 2548.64 (MB)
[12/07 21:29:31    676s] #CELL_VIEW torus_D_W32,init has no DRC violation.
[12/07 21:29:31    676s] #Total number of DRC violations = 0
[12/07 21:29:31    676s] #Total number of process antenna violations = 0
[12/07 21:29:31    676s] #Total number of net violated process antenna rule = 0
[12/07 21:29:31    676s] #Post Route wire spread is done.
[12/07 21:29:31    676s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/07 21:29:31    676s] #Total number of nets with non-default rule or having extra spacing = 123
[12/07 21:29:31    676s] #Total wire length = 945051 um.
[12/07 21:29:31    676s] #Total half perimeter of net bounding box = 919046 um.
[12/07 21:29:31    676s] #Total wire length on LAYER M1 = 17012 um.
[12/07 21:29:31    676s] #Total wire length on LAYER M2 = 108822 um.
[12/07 21:29:31    676s] #Total wire length on LAYER M3 = 123451 um.
[12/07 21:29:31    676s] #Total wire length on LAYER M4 = 78196 um.
[12/07 21:29:31    676s] #Total wire length on LAYER M5 = 443 um.
[12/07 21:29:31    676s] #Total wire length on LAYER M6 = 430 um.
[12/07 21:29:31    676s] #Total wire length on LAYER M7 = 247041 um.
[12/07 21:29:31    676s] #Total wire length on LAYER M8 = 355046 um.
[12/07 21:29:31    676s] #Total wire length on LAYER M9 = 14612 um.
[12/07 21:29:31    676s] #Total wire length on LAYER AP = 0 um.
[12/07 21:29:31    676s] #Total number of vias = 88911
[12/07 21:29:31    676s] #Total number of multi-cut vias = 83573 ( 94.0%)
[12/07 21:29:31    676s] #Total number of single cut vias = 5338 (  6.0%)
[12/07 21:29:31    676s] #Up-Via Summary (total 88911):
[12/07 21:29:31    676s] #                   single-cut          multi-cut      Total
[12/07 21:29:31    676s] #-----------------------------------------------------------
[12/07 21:29:31    676s] # M1              5217 ( 14.5%)     30705 ( 85.5%)      35922
[12/07 21:29:31    676s] # M2                69 (  0.3%)     24074 ( 99.7%)      24143
[12/07 21:29:31    676s] # M3                10 (  0.1%)     10286 ( 99.9%)      10296
[12/07 21:29:31    676s] # M4                 0 (  0.0%)      4444 (100.0%)       4444
[12/07 21:29:31    676s] # M5                 0 (  0.0%)      4438 (100.0%)       4438
[12/07 21:29:31    676s] # M6                 0 (  0.0%)      4450 (100.0%)       4450
[12/07 21:29:31    676s] # M7                24 (  0.7%)      3606 ( 99.3%)       3630
[12/07 21:29:31    676s] # M8                18 (  1.1%)      1570 ( 98.9%)       1588
[12/07 21:29:31    676s] #-----------------------------------------------------------
[12/07 21:29:31    676s] #                 5338 (  6.0%)     83573 ( 94.0%)      88911 
[12/07 21:29:31    676s] #
[12/07 21:29:31    676s] #detailRoute Statistics:
[12/07 21:29:31    676s] #Cpu time = 00:03:54
[12/07 21:29:31    676s] #Elapsed time = 00:03:55
[12/07 21:29:31    676s] #Increased memory = 5.29 (MB)
[12/07 21:29:31    676s] #Total memory = 2303.61 (MB)
[12/07 21:29:31    676s] #Peak memory = 2548.64 (MB)
[12/07 21:29:31    676s] ### global_detail_route design signature (72): route=1600740650 flt_obj=0 vio=1905142130 shield_wire=1
[12/07 21:29:31    676s] ### Time Record (DB Export) is installed.
[12/07 21:29:31    676s] ### export design design signature (73): route=1600740650 fixed_route=715364075 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1592987177 dirty_area=0 del_dirty_area=0 cell=1410172029 placement=272131730 pin_access=1632901257 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:29:32    676s] ### Time Record (DB Export) is uninstalled.
[12/07 21:29:32    676s] ### Time Record (Post Callback) is installed.
[12/07 21:29:32    676s] ### Time Record (Post Callback) is uninstalled.
[12/07 21:29:32    676s] #
[12/07 21:29:32    676s] #globalDetailRoute statistics:
[12/07 21:29:32    676s] #Cpu time = 00:04:32
[12/07 21:29:32    676s] #Elapsed time = 00:04:33
[12/07 21:29:32    676s] #Increased memory = 52.86 (MB)
[12/07 21:29:32    676s] #Total memory = 2291.92 (MB)
[12/07 21:29:32    676s] #Peak memory = 2548.64 (MB)
[12/07 21:29:32    676s] #Number of warnings = 22
[12/07 21:29:32    676s] #Total number of warnings = 46
[12/07 21:29:32    676s] #Number of fails = 0
[12/07 21:29:32    676s] #Total number of fails = 0
[12/07 21:29:32    676s] #Complete globalDetailRoute on Sat Dec  7 21:29:32 2024
[12/07 21:29:32    676s] #
[12/07 21:29:32    676s] ### import design signature (74): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1632901257 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:29:32    676s] ### Time Record (globalDetailRoute) is uninstalled.
[12/07 21:29:32    676s] % End globalDetailRoute (date=12/07 21:29:32, total cpu=0:04:33, real=0:04:33, peak res=2412.0M, current mem=2285.7M)
[12/07 21:29:32    677s] #Default setup view is reset to view_functional_wcl_slow.
[12/07 21:29:32    677s] #Default setup view is reset to view_functional_wcl_slow.
[12/07 21:29:32    677s] AAE_INFO: Post Route call back at the end of routeDesign
[12/07 21:29:32    677s] #routeDesign: cpu time = 00:05:01, elapsed time = 00:05:02, memory = 2265.40 (MB), peak = 2548.64 (MB)
[12/07 21:29:32    677s] 
[12/07 21:29:32    677s] *** Summary of all messages that are not suppressed in this session:
[12/07 21:29:32    677s] Severity  ID               Count  Summary                                  
[12/07 21:29:32    677s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/07 21:29:32    677s] WARNING   IMPESI-3014         11  The RC network is incomplete for net %s....
[12/07 21:29:32    677s] WARNING   NRDB-629           576  NanoRoute cannot route PIN %s of INST %s...
[12/07 21:29:32    677s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/07 21:29:32    677s] *** Message Summary: 589 warning(s), 0 error(s)
[12/07 21:29:32    677s] 
[12/07 21:29:32    677s] ### Time Record (routeDesign) is uninstalled.
[12/07 21:29:32    677s] ### 
[12/07 21:29:32    677s] ###   Scalability Statistics
[12/07 21:29:32    677s] ### 
[12/07 21:29:32    677s] ### --------------------------------+----------------+----------------+----------------+
[12/07 21:29:32    677s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/07 21:29:32    677s] ### --------------------------------+----------------+----------------+----------------+
[12/07 21:29:32    677s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/07 21:29:32    677s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/07 21:29:32    677s] ###   Timing Data Generation        |        00:00:06|        00:00:06|             1.0|
[12/07 21:29:32    677s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[12/07 21:29:32    677s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/07 21:29:32    677s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[12/07 21:29:32    677s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.0|
[12/07 21:29:32    677s] ###   Global Routing                |        00:00:25|        00:00:25|             1.0|
[12/07 21:29:32    677s] ###   Track Assignment              |        00:00:08|        00:00:08|             1.0|
[12/07 21:29:32    677s] ###   Detail Routing                |        00:02:47|        00:02:48|             1.0|
[12/07 21:29:32    677s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[12/07 21:29:32    677s] ###   Post Route Via Swapping       |        00:00:16|        00:00:16|             1.0|
[12/07 21:29:32    677s] ###   Post Route Wire Spreading     |        00:01:07|        00:01:07|             1.0|
[12/07 21:29:32    677s] ###   Entire Command                |        00:05:01|        00:05:02|             1.0|
[12/07 21:29:32    677s] ### --------------------------------+----------------+----------------+----------------+
[12/07 21:29:32    677s] ### 
[12/07 21:29:32    677s] #% End routeDesign (date=12/07 21:29:32, total cpu=0:05:01, real=0:05:02, peak res=2412.0M, current mem=2265.4M)
[12/07 21:29:32    677s] <CMD> setFillerMode -corePrefix FILL -core {FILL1 FILL2 FILL4}
[12/07 21:29:32    677s] <CMD> addFiller
[12/07 21:29:32    677s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/07 21:29:32    677s] Type 'man IMPSP-5217' for more detail.
[12/07 21:29:32    677s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2615.9M, EPOCH TIME: 1733624972.261272
[12/07 21:29:32    677s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2615.9M, EPOCH TIME: 1733624972.261945
[12/07 21:29:32    677s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2615.9M, EPOCH TIME: 1733624972.262004
[12/07 21:29:32    677s] Processing tracks to init pin-track alignment.
[12/07 21:29:32    677s] z: 2, totalTracks: 1
[12/07 21:29:32    677s] z: 4, totalTracks: 1
[12/07 21:29:32    677s] z: 6, totalTracks: 1
[12/07 21:29:32    677s] z: 8, totalTracks: 1
[12/07 21:29:32    677s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:29:32    677s] All LLGs are deleted
[12/07 21:29:32    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:29:32    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:29:32    677s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2615.9M, EPOCH TIME: 1733624972.274984
[12/07 21:29:32    677s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2615.9M, EPOCH TIME: 1733624972.275285
[12/07 21:29:32    677s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:29:32    677s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2615.9M, EPOCH TIME: 1733624972.275791
[12/07 21:29:32    677s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:29:32    677s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:29:32    677s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2615.9M, EPOCH TIME: 1733624972.276028
[12/07 21:29:32    677s] Max number of tech site patterns supported in site array is 256.
[12/07 21:29:32    677s] Core basic site is core
[12/07 21:29:32    677s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:29:32    677s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2615.9M, EPOCH TIME: 1733624972.291261
[12/07 21:29:32    677s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 21:29:32    677s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 21:29:32    677s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.231, REAL:0.231, MEM:2615.9M, EPOCH TIME: 1733624972.522587
[12/07 21:29:32    677s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:29:32    677s] SiteArray: use 31,911,936 bytes
[12/07 21:29:32    677s] SiteArray: current memory after site array memory allocation 2615.9M
[12/07 21:29:32    677s] SiteArray: FP blocked sites are writable
[12/07 21:29:32    677s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:29:32    677s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2615.9M, EPOCH TIME: 1733624972.583877
[12/07 21:29:34    679s] Process 1400253 wires and vias for routing blockage and capacity analysis
[12/07 21:29:34    679s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:1.708, REAL:1.711, MEM:2615.9M, EPOCH TIME: 1733624974.294905
[12/07 21:29:34    679s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:29:34    679s] Atter site array init, number of instance map data is 0.
[12/07 21:29:34    679s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:2.069, REAL:2.073, MEM:2615.9M, EPOCH TIME: 1733624974.348899
[12/07 21:29:34    679s] 
[12/07 21:29:34    679s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:29:34    679s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:2.106, REAL:2.111, MEM:2615.9M, EPOCH TIME: 1733624974.386396
[12/07 21:29:34    679s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2615.9M, EPOCH TIME: 1733624974.386456
[12/07 21:29:34    679s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:2615.9M, EPOCH TIME: 1733624974.387044
[12/07 21:29:34    679s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=2615.9MB).
[12/07 21:29:34    679s] OPERPROF:     Finished DPlace-Init at level 3, CPU:2.122, REAL:2.127, MEM:2615.9M, EPOCH TIME: 1733624974.388631
[12/07 21:29:34    679s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:2.123, REAL:2.127, MEM:2615.9M, EPOCH TIME: 1733624974.388657
[12/07 21:29:34    679s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2615.9M, EPOCH TIME: 1733624974.388681
[12/07 21:29:34    679s]   Signal wire search tree: 224351 elements. (cpu=0:00:00.1, mem=0.0M)
[12/07 21:29:34    679s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.067, REAL:0.067, MEM:2615.9M, EPOCH TIME: 1733624974.455609
[12/07 21:29:34    679s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2615.9M, EPOCH TIME: 1733624974.500809
[12/07 21:29:34    679s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2615.9M, EPOCH TIME: 1733624974.500910
[12/07 21:29:34    679s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2615.9M, EPOCH TIME: 1733624974.501186
[12/07 21:29:34    679s] *INFO: Adding fillers to module ys[0].xs[0].torus_switch_xy.
[12/07 21:29:34    679s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2615.9M, EPOCH TIME: 1733624974.501579
[12/07 21:29:34    679s] AddFiller init all instances time CPU:0.002, REAL:0.002
[12/07 21:29:34    679s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:34    679s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:34    679s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:34    679s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:34    679s] AddFiller main function time CPU:0.383, REAL:0.401
[12/07 21:29:34    679s] Filler instance commit time CPU:0.119, REAL:0.119
[12/07 21:29:34    679s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.413, REAL:0.404, MEM:2583.9M, EPOCH TIME: 1733624974.905413
[12/07 21:29:34    679s] *INFO:   Added 17675 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:34    679s] *INFO:   Added 190 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:34    679s] *INFO:   Added 182 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:34    679s] *INFO: Adding fillers to module ys[0].xs[0].client_xy.
[12/07 21:29:34    679s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2583.9M, EPOCH TIME: 1733624974.905583
[12/07 21:29:34    679s] AddFiller init all instances time CPU:0.003, REAL:0.003
[12/07 21:29:35    680s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:35    680s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:35    680s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:35    680s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:35    680s] AddFiller main function time CPU:0.598, REAL:0.613
[12/07 21:29:35    680s] Filler instance commit time CPU:0.266, REAL:0.265
[12/07 21:29:35    680s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.625, REAL:0.620, MEM:2583.9M, EPOCH TIME: 1733624975.525100
[12/07 21:29:35    680s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2583.9M, EPOCH TIME: 1733624975.525218
[12/07 21:29:35    680s] AddFiller init all instances time CPU:0.006, REAL:0.006
[12/07 21:29:35    680s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:35    680s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:35    680s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:35    680s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:35    680s] AddFiller main function time CPU:0.356, REAL:0.370
[12/07 21:29:35    680s] Filler instance commit time CPU:0.156, REAL:0.156
[12/07 21:29:35    680s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.386, REAL:0.382, MEM:2583.9M, EPOCH TIME: 1733624975.907203
[12/07 21:29:35    680s] *INFO:   Added 65860 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:35    680s] *INFO:   Added 164 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:35    680s] *INFO:   Added 166 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:35    680s] *INFO: Adding fillers to module ys[1].xs[0].torus_switch_xy.
[12/07 21:29:35    680s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2583.9M, EPOCH TIME: 1733624975.907467
[12/07 21:29:35    680s] AddFiller init all instances time CPU:0.007, REAL:0.007
[12/07 21:29:36    681s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:36    681s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:36    681s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:36    681s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:36    681s] AddFiller main function time CPU:0.377, REAL:0.393
[12/07 21:29:36    681s] Filler instance commit time CPU:0.118, REAL:0.117
[12/07 21:29:36    681s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.411, REAL:0.407, MEM:2583.9M, EPOCH TIME: 1733624976.314004
[12/07 21:29:36    681s] *INFO:   Added 17380 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:36    681s] *INFO:   Added 151 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:36    681s] *INFO:   Added 165 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:36    681s] *INFO: Adding fillers to module ys[1].xs[0].client_xy.
[12/07 21:29:36    681s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2583.9M, EPOCH TIME: 1733624976.314334
[12/07 21:29:36    681s] AddFiller init all instances time CPU:0.009, REAL:0.009
[12/07 21:29:37    681s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:37    681s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:37    681s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:37    681s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:37    681s] AddFiller main function time CPU:0.766, REAL:0.783
[12/07 21:29:37    681s] Filler instance commit time CPU:0.306, REAL:0.306
[12/07 21:29:37    681s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.806, REAL:0.801, MEM:2583.9M, EPOCH TIME: 1733624977.114880
[12/07 21:29:37    681s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2583.9M, EPOCH TIME: 1733624977.114959
[12/07 21:29:37    681s] AddFiller init all instances time CPU:0.011, REAL:0.011
[12/07 21:29:37    682s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:37    682s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:37    682s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:37    682s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:37    682s] AddFiller main function time CPU:0.355, REAL:0.371
[12/07 21:29:37    682s] Filler instance commit time CPU:0.158, REAL:0.158
[12/07 21:29:37    682s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.400, REAL:0.394, MEM:2583.9M, EPOCH TIME: 1733624977.509339
[12/07 21:29:37    682s] *INFO:   Added 64575 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:37    682s] *INFO:   Added 203 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:37    682s] *INFO:   Added 203 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:37    682s] *INFO: Adding fillers to module ys[2].xs[0].torus_switch_xy.
[12/07 21:29:37    682s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2583.9M, EPOCH TIME: 1733624977.509557
[12/07 21:29:37    682s] AddFiller init all instances time CPU:0.012, REAL:0.012
[12/07 21:29:37    682s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:37    682s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:37    682s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:37    682s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:37    682s] AddFiller main function time CPU:0.388, REAL:0.404
[12/07 21:29:37    682s] Filler instance commit time CPU:0.116, REAL:0.116
[12/07 21:29:37    682s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.436, REAL:0.430, MEM:2583.9M, EPOCH TIME: 1733624977.939854
[12/07 21:29:37    682s] *INFO:   Added 16397 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:37    682s] *INFO:   Added 204 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:37    682s] *INFO:   Added 209 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:37    682s] *INFO: Adding fillers to module ys[2].xs[0].client_xy.
[12/07 21:29:37    682s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2583.9M, EPOCH TIME: 1733624977.940229
[12/07 21:29:37    682s] AddFiller init all instances time CPU:0.013, REAL:0.014
[12/07 21:29:38    683s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:38    683s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:38    683s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:38    683s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:38    683s] AddFiller main function time CPU:0.735, REAL:0.751
[12/07 21:29:38    683s] Filler instance commit time CPU:0.279, REAL:0.278
[12/07 21:29:38    683s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.816, REAL:0.778, MEM:2583.9M, EPOCH TIME: 1733624978.718366
[12/07 21:29:38    683s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2583.9M, EPOCH TIME: 1733624978.718439
[12/07 21:29:38    683s] AddFiller init all instances time CPU:0.016, REAL:0.016
[12/07 21:29:39    683s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:39    683s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:39    683s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:39    683s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:39    684s] AddFiller main function time CPU:0.348, REAL:0.364
[12/07 21:29:39    684s] Filler instance commit time CPU:0.152, REAL:0.151
[12/07 21:29:39    684s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.400, REAL:0.396, MEM:2583.9M, EPOCH TIME: 1733624979.114011
[12/07 21:29:39    684s] *INFO:   Added 66770 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:39    684s] *INFO:   Added 172 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:39    684s] *INFO:   Added 172 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:39    684s] *INFO: Adding fillers to module ys[3].xs[0].torus_switch_xy.
[12/07 21:29:39    684s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2583.9M, EPOCH TIME: 1733624979.114276
[12/07 21:29:39    684s] AddFiller init all instances time CPU:0.018, REAL:0.018
[12/07 21:29:39    684s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:39    684s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:39    684s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:39    684s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:39    684s] AddFiller main function time CPU:0.420, REAL:0.436
[12/07 21:29:39    684s] Filler instance commit time CPU:0.124, REAL:0.124
[12/07 21:29:39    684s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.479, REAL:0.473, MEM:2583.9M, EPOCH TIME: 1733624979.587609
[12/07 21:29:39    684s] *INFO:   Added 17599 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:39    684s] *INFO:   Added 175 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:39    684s] *INFO:   Added 180 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:39    684s] *INFO: Adding fillers to module ys[3].xs[0].client_xy.
[12/07 21:29:39    684s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2583.9M, EPOCH TIME: 1733624979.587910
[12/07 21:29:39    684s] AddFiller init all instances time CPU:0.019, REAL:0.019
[12/07 21:29:40    685s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:40    685s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:40    685s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:40    685s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:40    685s] AddFiller main function time CPU:0.715, REAL:0.732
[12/07 21:29:40    685s] Filler instance commit time CPU:0.287, REAL:0.287
[12/07 21:29:40    685s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.774, REAL:0.768, MEM:2583.9M, EPOCH TIME: 1733624980.356083
[12/07 21:29:40    685s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2583.9M, EPOCH TIME: 1733624980.356160
[12/07 21:29:40    685s] AddFiller init all instances time CPU:0.022, REAL:0.022
[12/07 21:29:40    685s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:40    685s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:40    685s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:40    685s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:40    685s] AddFiller main function time CPU:0.349, REAL:0.365
[12/07 21:29:40    685s] Filler instance commit time CPU:0.153, REAL:0.154
[12/07 21:29:40    685s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.407, REAL:0.406, MEM:2583.9M, EPOCH TIME: 1733624980.762508
[12/07 21:29:40    685s] *INFO:   Added 66996 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:40    685s] *INFO:   Added 169 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:40    685s] *INFO:   Added 168 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:40    685s] *INFO: Adding fillers to module ys[0].xs[1].torus_switch_xy.
[12/07 21:29:40    685s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2583.9M, EPOCH TIME: 1733624980.762679
[12/07 21:29:40    685s] AddFiller init all instances time CPU:0.023, REAL:0.024
[12/07 21:29:41    686s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:41    686s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:41    686s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:41    686s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:41    686s] AddFiller main function time CPU:0.430, REAL:0.442
[12/07 21:29:41    686s] Filler instance commit time CPU:0.123, REAL:0.123
[12/07 21:29:41    686s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.490, REAL:0.486, MEM:2583.9M, EPOCH TIME: 1733624981.248364
[12/07 21:29:41    686s] *INFO:   Added 17392 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:41    686s] *INFO:   Added 193 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:41    686s] *INFO:   Added 199 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:41    686s] *INFO: Adding fillers to module ys[0].xs[1].client_xy.
[12/07 21:29:41    686s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2583.9M, EPOCH TIME: 1733624981.248531
[12/07 21:29:41    686s] AddFiller init all instances time CPU:0.025, REAL:0.025
[12/07 21:29:41    686s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:41    686s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:41    686s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:41    686s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:41    686s] AddFiller main function time CPU:0.627, REAL:0.639
[12/07 21:29:41    686s] Filler instance commit time CPU:0.280, REAL:0.280
[12/07 21:29:41    686s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.690, REAL:0.684, MEM:2594.9M, EPOCH TIME: 1733624981.932763
[12/07 21:29:41    686s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2594.9M, EPOCH TIME: 1733624981.932840
[12/07 21:29:41    686s] AddFiller init all instances time CPU:0.027, REAL:0.028
[12/07 21:29:42    687s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:42    687s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:42    687s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:42    687s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:42    687s] AddFiller main function time CPU:0.440, REAL:0.456
[12/07 21:29:42    687s] Filler instance commit time CPU:0.160, REAL:0.159
[12/07 21:29:42    687s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.508, REAL:0.504, MEM:2608.9M, EPOCH TIME: 1733624982.436869
[12/07 21:29:42    687s] *INFO:   Added 66320 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:42    687s] *INFO:   Added 163 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:42    687s] *INFO:   Added 144 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:42    687s] *INFO: Adding fillers to module ys[1].xs[1].torus_switch_xy.
[12/07 21:29:42    687s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2608.9M, EPOCH TIME: 1733624982.437022
[12/07 21:29:42    687s] AddFiller init all instances time CPU:0.029, REAL:0.029
[12/07 21:29:42    687s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:42    687s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:42    687s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:42    687s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:42    687s] AddFiller main function time CPU:0.455, REAL:0.469
[12/07 21:29:42    687s] Filler instance commit time CPU:0.121, REAL:0.121
[12/07 21:29:42    687s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.529, REAL:0.523, MEM:2617.9M, EPOCH TIME: 1733624982.959982
[12/07 21:29:42    687s] *INFO:   Added 17491 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:42    687s] *INFO:   Added 153 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:42    687s] *INFO:   Added 145 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:42    687s] *INFO: Adding fillers to module ys[1].xs[1].client_xy.
[12/07 21:29:42    687s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2617.9M, EPOCH TIME: 1733624982.960220
[12/07 21:29:43    687s] AddFiller init all instances time CPU:0.030, REAL:0.030
[12/07 21:29:43    688s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:43    688s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:43    688s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:43    688s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:43    688s] AddFiller main function time CPU:0.769, REAL:0.786
[12/07 21:29:43    688s] Filler instance commit time CPU:0.278, REAL:0.278
[12/07 21:29:43    688s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.845, REAL:0.841, MEM:2640.9M, EPOCH TIME: 1733624983.800945
[12/07 21:29:43    688s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2640.9M, EPOCH TIME: 1733624983.801032
[12/07 21:29:43    688s] AddFiller init all instances time CPU:0.033, REAL:0.033
[12/07 21:29:44    689s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:44    689s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:44    689s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:44    689s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:44    689s] AddFiller main function time CPU:0.452, REAL:0.466
[12/07 21:29:44    689s] Filler instance commit time CPU:0.161, REAL:0.161
[12/07 21:29:44    689s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.532, REAL:0.527, MEM:2653.9M, EPOCH TIME: 1733624984.327611
[12/07 21:29:44    689s] *INFO:   Added 65187 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:44    689s] *INFO:   Added 165 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:44    689s] *INFO:   Added 228 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:44    689s] *INFO: Adding fillers to module ys[2].xs[1].torus_switch_xy.
[12/07 21:29:44    689s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2653.9M, EPOCH TIME: 1733624984.327765
[12/07 21:29:44    689s] AddFiller init all instances time CPU:0.034, REAL:0.035
[12/07 21:29:44    689s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:44    689s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:44    689s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:44    689s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:44    689s] AddFiller main function time CPU:0.411, REAL:0.422
[12/07 21:29:44    689s] Filler instance commit time CPU:0.115, REAL:0.115
[12/07 21:29:44    689s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.489, REAL:0.484, MEM:2663.9M, EPOCH TIME: 1733624984.812180
[12/07 21:29:44    689s] *INFO:   Added 16261 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:44    689s] *INFO:   Added 208 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:44    689s] *INFO:   Added 197 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:44    689s] *INFO: Adding fillers to module ys[2].xs[1].client_xy.
[12/07 21:29:44    689s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2663.9M, EPOCH TIME: 1733624984.812317
[12/07 21:29:44    689s] AddFiller init all instances time CPU:0.036, REAL:0.036
[12/07 21:29:45    690s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:45    690s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:45    690s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:45    690s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:45    690s] AddFiller main function time CPU:0.832, REAL:0.848
[12/07 21:29:45    690s] Filler instance commit time CPU:0.294, REAL:0.294
[12/07 21:29:45    690s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.917, REAL:0.911, MEM:2688.9M, EPOCH TIME: 1733624985.723465
[12/07 21:29:45    690s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2688.9M, EPOCH TIME: 1733624985.723572
[12/07 21:29:45    690s] AddFiller init all instances time CPU:0.039, REAL:0.039
[12/07 21:29:46    691s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:46    691s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:46    691s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:46    691s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:46    691s] AddFiller main function time CPU:0.442, REAL:0.458
[12/07 21:29:46    691s] Filler instance commit time CPU:0.163, REAL:0.163
[12/07 21:29:46    691s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.533, REAL:0.528, MEM:2702.9M, EPOCH TIME: 1733624986.251681
[12/07 21:29:46    691s] *INFO:   Added 67324 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:46    691s] *INFO:   Added 139 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:46    691s] *INFO:   Added 154 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:46    691s] *INFO: Adding fillers to module ys[3].xs[1].torus_switch_xy.
[12/07 21:29:46    691s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2702.9M, EPOCH TIME: 1733624986.251941
[12/07 21:29:46    691s] AddFiller init all instances time CPU:0.040, REAL:0.040
[12/07 21:29:46    691s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:46    691s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:46    691s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:46    691s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:46    691s] AddFiller main function time CPU:0.432, REAL:0.445
[12/07 21:29:46    691s] Filler instance commit time CPU:0.120, REAL:0.120
[12/07 21:29:46    691s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.521, REAL:0.517, MEM:2712.9M, EPOCH TIME: 1733624986.769153
[12/07 21:29:46    691s] *INFO:   Added 17096 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:46    691s] *INFO:   Added 205 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:46    691s] *INFO:   Added 197 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:46    691s] *INFO: Adding fillers to module ys[3].xs[1].client_xy.
[12/07 21:29:46    691s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2712.9M, EPOCH TIME: 1733624986.769352
[12/07 21:29:46    691s] AddFiller init all instances time CPU:0.041, REAL:0.042
[12/07 21:29:47    692s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:47    692s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:47    692s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:47    692s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:47    692s] AddFiller main function time CPU:0.852, REAL:0.869
[12/07 21:29:47    692s] Filler instance commit time CPU:0.290, REAL:0.289
[12/07 21:29:47    692s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.945, REAL:0.941, MEM:2737.9M, EPOCH TIME: 1733624987.710695
[12/07 21:29:47    692s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2737.9M, EPOCH TIME: 1733624987.710780
[12/07 21:29:47    692s] AddFiller init all instances time CPU:0.044, REAL:0.044
[12/07 21:29:48    693s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:48    693s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:48    693s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:48    693s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:48    693s] AddFiller main function time CPU:0.431, REAL:0.444
[12/07 21:29:48    693s] Filler instance commit time CPU:0.159, REAL:0.159
[12/07 21:29:48    693s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.530, REAL:0.524, MEM:2751.9M, EPOCH TIME: 1733624988.234997
[12/07 21:29:48    693s] *INFO:   Added 67534 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:48    693s] *INFO:   Added 157 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:48    693s] *INFO:   Added 127 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:48    693s] *INFO: Adding fillers to module ys[0].xs[2].torus_switch_xy.
[12/07 21:29:48    693s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2751.9M, EPOCH TIME: 1733624988.235163
[12/07 21:29:48    693s] AddFiller init all instances time CPU:0.046, REAL:0.046
[12/07 21:29:48    693s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:48    693s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:48    693s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:48    693s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:48    693s] AddFiller main function time CPU:0.352, REAL:0.363
[12/07 21:29:48    693s] Filler instance commit time CPU:0.110, REAL:0.110
[12/07 21:29:48    693s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.449, REAL:0.445, MEM:2760.9M, EPOCH TIME: 1733624988.679926
[12/07 21:29:48    693s] *INFO:   Added 16182 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:48    693s] *INFO:   Added 138 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:48    693s] *INFO:   Added 143 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:48    693s] *INFO: Adding fillers to module ys[0].xs[2].client_xy.
[12/07 21:29:48    693s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2760.9M, EPOCH TIME: 1733624988.680076
[12/07 21:29:48    693s] AddFiller init all instances time CPU:0.047, REAL:0.047
[12/07 21:29:49    694s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:49    694s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:49    694s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:49    694s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:49    694s] AddFiller main function time CPU:0.633, REAL:0.646
[12/07 21:29:49    694s] Filler instance commit time CPU:0.274, REAL:0.274
[12/07 21:29:49    694s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.733, REAL:0.729, MEM:2785.9M, EPOCH TIME: 1733624989.408978
[12/07 21:29:49    694s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2785.9M, EPOCH TIME: 1733624989.409063
[12/07 21:29:49    694s] AddFiller init all instances time CPU:0.050, REAL:0.050
[12/07 21:29:49    694s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:49    694s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:49    694s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:49    694s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:49    694s] AddFiller main function time CPU:0.474, REAL:0.487
[12/07 21:29:49    694s] Filler instance commit time CPU:0.155, REAL:0.155
[12/07 21:29:49    694s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.578, REAL:0.576, MEM:2798.9M, EPOCH TIME: 1733624989.984779
[12/07 21:29:49    694s] *INFO:   Added 64829 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:49    694s] *INFO:   Added 78 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:49    694s] *INFO:   Added 204 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:49    694s] *INFO: Adding fillers to module ys[1].xs[2].torus_switch_xy.
[12/07 21:29:49    694s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2798.9M, EPOCH TIME: 1733624989.984977
[12/07 21:29:50    695s] AddFiller init all instances time CPU:0.051, REAL:0.051
[12/07 21:29:50    695s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:50    695s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:50    695s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:50    695s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:50    695s] AddFiller main function time CPU:0.362, REAL:0.378
[12/07 21:29:50    695s] Filler instance commit time CPU:0.112, REAL:0.112
[12/07 21:29:50    695s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.472, REAL:0.469, MEM:2808.9M, EPOCH TIME: 1733624990.453542
[12/07 21:29:50    695s] *INFO:   Added 16010 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:50    695s] *INFO:   Added 146 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:50    695s] *INFO:   Added 164 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:50    695s] *INFO: Adding fillers to module ys[1].xs[2].client_xy.
[12/07 21:29:50    695s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2808.9M, EPOCH TIME: 1733624990.453715
[12/07 21:29:50    695s] AddFiller init all instances time CPU:0.052, REAL:0.052
[12/07 21:29:51    696s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:51    696s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:51    696s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:51    696s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:51    696s] AddFiller main function time CPU:0.741, REAL:0.759
[12/07 21:29:51    696s] Filler instance commit time CPU:0.283, REAL:0.285
[12/07 21:29:51    696s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.856, REAL:0.853, MEM:2832.9M, EPOCH TIME: 1733624991.306594
[12/07 21:29:51    696s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2832.9M, EPOCH TIME: 1733624991.306695
[12/07 21:29:51    696s] AddFiller init all instances time CPU:0.055, REAL:0.055
[12/07 21:29:51    696s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:51    696s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:51    696s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:51    696s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:51    696s] AddFiller main function time CPU:0.470, REAL:0.485
[12/07 21:29:51    696s] Filler instance commit time CPU:0.155, REAL:0.155
[12/07 21:29:51    696s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.587, REAL:0.583, MEM:2845.9M, EPOCH TIME: 1733624991.889909
[12/07 21:29:51    696s] *INFO:   Added 63585 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:51    696s] *INFO:   Added 107 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:51    696s] *INFO:   Added 237 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:51    696s] *INFO: Adding fillers to module ys[2].xs[2].torus_switch_xy.
[12/07 21:29:51    696s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2845.9M, EPOCH TIME: 1733624991.890080
[12/07 21:29:51    696s] AddFiller init all instances time CPU:0.056, REAL:0.057
[12/07 21:29:52    697s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:52    697s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:52    697s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:52    697s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:52    697s] AddFiller main function time CPU:0.342, REAL:0.357
[12/07 21:29:52    697s] Filler instance commit time CPU:0.106, REAL:0.106
[12/07 21:29:52    697s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.463, REAL:0.458, MEM:2855.9M, EPOCH TIME: 1733624992.348436
[12/07 21:29:52    697s] *INFO:   Added 15114 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:52    697s] *INFO:   Added 182 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:52    697s] *INFO:   Added 206 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:52    697s] *INFO: Adding fillers to module ys[2].xs[2].client_xy.
[12/07 21:29:52    697s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2855.9M, EPOCH TIME: 1733624992.348688
[12/07 21:29:52    697s] AddFiller init all instances time CPU:0.057, REAL:0.058
[12/07 21:29:53    698s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:53    698s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:53    698s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:53    698s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:53    698s] AddFiller main function time CPU:0.775, REAL:0.791
[12/07 21:29:53    698s] Filler instance commit time CPU:0.288, REAL:0.288
[12/07 21:29:53    698s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.900, REAL:0.895, MEM:2880.9M, EPOCH TIME: 1733624993.243285
[12/07 21:29:53    698s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2880.9M, EPOCH TIME: 1733624993.243371
[12/07 21:29:53    698s] AddFiller init all instances time CPU:0.060, REAL:0.060
[12/07 21:29:53    698s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:53    698s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:53    698s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:53    698s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:53    698s] AddFiller main function time CPU:0.444, REAL:0.458
[12/07 21:29:53    698s] Filler instance commit time CPU:0.149, REAL:0.149
[12/07 21:29:53    698s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.569, REAL:0.565, MEM:2893.9M, EPOCH TIME: 1733624993.808790
[12/07 21:29:53    698s] *INFO:   Added 65846 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:53    698s] *INFO:   Added 69 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:53    698s] *INFO:   Added 199 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:53    698s] *INFO: Adding fillers to module ys[3].xs[2].torus_switch_xy.
[12/07 21:29:53    698s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2893.9M, EPOCH TIME: 1733624993.808977
[12/07 21:29:53    698s] AddFiller init all instances time CPU:0.062, REAL:0.062
[12/07 21:29:54    699s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:54    699s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:54    699s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:54    699s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:54    699s] AddFiller main function time CPU:0.376, REAL:0.391
[12/07 21:29:54    699s] Filler instance commit time CPU:0.115, REAL:0.114
[12/07 21:29:54    699s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.507, REAL:0.502, MEM:2903.9M, EPOCH TIME: 1733624994.310727
[12/07 21:29:54    699s] *INFO:   Added 16133 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:54    699s] *INFO:   Added 144 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:54    699s] *INFO:   Added 153 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:54    699s] *INFO: Adding fillers to module ys[3].xs[2].client_xy.
[12/07 21:29:54    699s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2903.9M, EPOCH TIME: 1733624994.310887
[12/07 21:29:54    699s] AddFiller init all instances time CPU:0.063, REAL:0.063
[12/07 21:29:55    700s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:55    700s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:55    700s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:55    700s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:55    700s] AddFiller main function time CPU:0.754, REAL:0.770
[12/07 21:29:55    700s] Filler instance commit time CPU:0.288, REAL:0.287
[12/07 21:29:55    700s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.888, REAL:0.883, MEM:2928.9M, EPOCH TIME: 1733624995.193397
[12/07 21:29:55    700s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2928.9M, EPOCH TIME: 1733624995.193484
[12/07 21:29:55    700s] AddFiller init all instances time CPU:0.066, REAL:0.066
[12/07 21:29:55    700s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:55    700s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:55    700s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:55    700s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:55    700s] AddFiller main function time CPU:0.460, REAL:0.476
[12/07 21:29:55    700s] Filler instance commit time CPU:0.154, REAL:0.154
[12/07 21:29:55    700s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.600, REAL:0.594, MEM:2941.9M, EPOCH TIME: 1733624995.787373
[12/07 21:29:55    700s] *INFO:   Added 66061 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:55    700s] *INFO:   Added 84 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:55    700s] *INFO:   Added 216 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:55    700s] *INFO: Adding fillers to module ys[0].xs[3].torus_switch_xy.
[12/07 21:29:55    700s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2941.9M, EPOCH TIME: 1733624995.787548
[12/07 21:29:55    700s] AddFiller init all instances time CPU:0.067, REAL:0.068
[12/07 21:29:56    701s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:56    701s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:56    701s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:56    701s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:56    701s] AddFiller main function time CPU:0.424, REAL:0.438
[12/07 21:29:56    701s] Filler instance commit time CPU:0.117, REAL:0.117
[12/07 21:29:56    701s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.564, REAL:0.558, MEM:2951.9M, EPOCH TIME: 1733624996.345640
[12/07 21:29:56    701s] *INFO:   Added 16403 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:56    701s] *INFO:   Added 172 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:56    701s] *INFO:   Added 206 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:56    701s] *INFO: Adding fillers to module ys[0].xs[3].client_xy.
[12/07 21:29:56    701s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2951.9M, EPOCH TIME: 1733624996.345825
[12/07 21:29:56    701s] AddFiller init all instances time CPU:0.068, REAL:0.068
[12/07 21:29:57    702s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:57    702s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:57    702s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:57    702s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:57    702s] AddFiller main function time CPU:0.659, REAL:0.671
[12/07 21:29:57    702s] Filler instance commit time CPU:0.284, REAL:0.284
[12/07 21:29:57    702s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.799, REAL:0.793, MEM:2976.9M, EPOCH TIME: 1733624997.138811
[12/07 21:29:57    702s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2976.9M, EPOCH TIME: 1733624997.138868
[12/07 21:29:57    702s] AddFiller init all instances time CPU:0.071, REAL:0.071
[12/07 21:29:57    702s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:57    702s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:57    702s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:57    702s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:57    702s] AddFiller main function time CPU:0.462, REAL:0.475
[12/07 21:29:57    702s] Filler instance commit time CPU:0.150, REAL:0.150
[12/07 21:29:57    702s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.606, REAL:0.600, MEM:2989.9M, EPOCH TIME: 1733624997.738794
[12/07 21:29:57    702s] *INFO:   Added 64819 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:57    702s] *INFO:   Added 165 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:57    702s] *INFO:   Added 163 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:57    702s] *INFO: Adding fillers to module ys[1].xs[3].torus_switch_xy.
[12/07 21:29:57    702s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2989.9M, EPOCH TIME: 1733624997.738970
[12/07 21:29:57    702s] AddFiller init all instances time CPU:0.073, REAL:0.073
[12/07 21:29:58    703s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:58    703s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:58    703s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:58    703s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:58    703s] AddFiller main function time CPU:0.431, REAL:0.444
[12/07 21:29:58    703s] Filler instance commit time CPU:0.118, REAL:0.118
[12/07 21:29:58    703s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.577, REAL:0.572, MEM:2998.9M, EPOCH TIME: 1733624998.311376
[12/07 21:29:58    703s] *INFO:   Added 16104 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:58    703s] *INFO:   Added 159 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:58    703s] *INFO:   Added 157 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:58    703s] *INFO: Adding fillers to module ys[1].xs[3].client_xy.
[12/07 21:29:58    703s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2998.9M, EPOCH TIME: 1733624998.311518
[12/07 21:29:58    703s] AddFiller init all instances time CPU:0.074, REAL:0.074
[12/07 21:29:59    704s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:59    704s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:59    704s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:59    704s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:59    704s] AddFiller main function time CPU:0.813, REAL:0.829
[12/07 21:29:59    704s] Filler instance commit time CPU:0.278, REAL:0.277
[12/07 21:29:59    704s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.964, REAL:0.959, MEM:3023.9M, EPOCH TIME: 1733624999.270639
[12/07 21:29:59    704s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3023.9M, EPOCH TIME: 1733624999.270719
[12/07 21:29:59    704s] AddFiller init all instances time CPU:0.077, REAL:0.077
[12/07 21:29:59    704s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:59    704s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:59    704s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:29:59    704s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:29:59    704s] AddFiller main function time CPU:0.492, REAL:0.509
[12/07 21:29:59    704s] Filler instance commit time CPU:0.154, REAL:0.154
[12/07 21:29:59    704s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.651, REAL:0.646, MEM:3036.9M, EPOCH TIME: 1733624999.916686
[12/07 21:29:59    704s] *INFO:   Added 63841 filler insts (cell FILL4 / prefix FILL).
[12/07 21:29:59    704s] *INFO:   Added 149 filler insts (cell FILL2 / prefix FILL).
[12/07 21:29:59    704s] *INFO:   Added 208 filler insts (cell FILL1 / prefix FILL).
[12/07 21:29:59    704s] *INFO: Adding fillers to module ys[2].xs[3].torus_switch_xy.
[12/07 21:29:59    704s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3036.9M, EPOCH TIME: 1733624999.916983
[12/07 21:30:00    705s] AddFiller init all instances time CPU:0.078, REAL:0.078
[12/07 21:30:00    705s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:00    705s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:00    705s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:00    705s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:00    705s] AddFiller main function time CPU:0.402, REAL:0.416
[12/07 21:30:00    705s] Filler instance commit time CPU:0.110, REAL:0.110
[12/07 21:30:00    705s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.560, REAL:0.556, MEM:3045.9M, EPOCH TIME: 1733625000.472707
[12/07 21:30:00    705s] *INFO:   Added 15260 filler insts (cell FILL4 / prefix FILL).
[12/07 21:30:00    705s] *INFO:   Added 206 filler insts (cell FILL2 / prefix FILL).
[12/07 21:30:00    705s] *INFO:   Added 174 filler insts (cell FILL1 / prefix FILL).
[12/07 21:30:00    705s] *INFO: Adding fillers to module ys[2].xs[3].client_xy.
[12/07 21:30:00    705s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3045.9M, EPOCH TIME: 1733625000.472845
[12/07 21:30:00    705s] AddFiller init all instances time CPU:0.079, REAL:0.079
[12/07 21:30:01    706s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:01    706s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:01    706s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:01    706s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:01    706s] AddFiller main function time CPU:1.017, REAL:1.031
[12/07 21:30:01    706s] Filler instance commit time CPU:0.372, REAL:0.373
[12/07 21:30:01    706s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.176, REAL:1.171, MEM:3071.9M, EPOCH TIME: 1733625001.644011
[12/07 21:30:01    706s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3071.9M, EPOCH TIME: 1733625001.644073
[12/07 21:30:01    706s] AddFiller init all instances time CPU:0.082, REAL:0.082
[12/07 21:30:02    707s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:02    707s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:02    707s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:02    707s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:02    707s] AddFiller main function time CPU:0.463, REAL:0.478
[12/07 21:30:02    707s] Filler instance commit time CPU:0.155, REAL:0.155
[12/07 21:30:02    707s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.628, REAL:0.622, MEM:3084.9M, EPOCH TIME: 1733625002.266181
[12/07 21:30:02    707s] *INFO:   Added 65973 filler insts (cell FILL4 / prefix FILL).
[12/07 21:30:02    707s] *INFO:   Added 141 filler insts (cell FILL2 / prefix FILL).
[12/07 21:30:02    707s] *INFO:   Added 173 filler insts (cell FILL1 / prefix FILL).
[12/07 21:30:02    707s] *INFO: Adding fillers to module ys[3].xs[3].torus_switch_xy.
[12/07 21:30:02    707s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3084.9M, EPOCH TIME: 1733625002.266447
[12/07 21:30:02    707s] AddFiller init all instances time CPU:0.084, REAL:0.084
[12/07 21:30:02    707s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:02    707s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:02    707s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:02    707s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:02    707s] AddFiller main function time CPU:0.440, REAL:0.455
[12/07 21:30:02    707s] Filler instance commit time CPU:0.120, REAL:0.120
[12/07 21:30:02    707s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.609, REAL:0.605, MEM:3094.9M, EPOCH TIME: 1733625002.871172
[12/07 21:30:02    707s] *INFO:   Added 16119 filler insts (cell FILL4 / prefix FILL).
[12/07 21:30:02    707s] *INFO:   Added 198 filler insts (cell FILL2 / prefix FILL).
[12/07 21:30:02    707s] *INFO:   Added 227 filler insts (cell FILL1 / prefix FILL).
[12/07 21:30:02    707s] *INFO: Adding fillers to module ys[3].xs[3].client_xy.
[12/07 21:30:02    707s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3094.9M, EPOCH TIME: 1733625002.871386
[12/07 21:30:03    708s] AddFiller init all instances time CPU:0.085, REAL:0.085
[12/07 21:30:03    708s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:03    708s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:03    708s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:03    708s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:03    708s] AddFiller main function time CPU:0.834, REAL:0.850
[12/07 21:30:03    708s] Filler instance commit time CPU:0.299, REAL:0.299
[12/07 21:30:03    708s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.006, REAL:1.001, MEM:3120.9M, EPOCH TIME: 1733625003.872243
[12/07 21:30:03    708s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3120.9M, EPOCH TIME: 1733625003.872364
[12/07 21:30:04    709s] AddFiller init all instances time CPU:0.088, REAL:0.088
[12/07 21:30:04    709s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:04    709s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:04    709s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:04    709s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:04    709s] AddFiller main function time CPU:0.475, REAL:0.491
[12/07 21:30:04    709s] Filler instance commit time CPU:0.156, REAL:0.156
[12/07 21:30:04    709s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.653, REAL:0.647, MEM:3133.9M, EPOCH TIME: 1733625004.519627
[12/07 21:30:04    709s] *INFO:   Added 66111 filler insts (cell FILL4 / prefix FILL).
[12/07 21:30:04    709s] *INFO:   Added 157 filler insts (cell FILL2 / prefix FILL).
[12/07 21:30:04    709s] *INFO:   Added 138 filler insts (cell FILL1 / prefix FILL).
[12/07 21:30:04    709s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3133.9M, EPOCH TIME: 1733625004.527710
[12/07 21:30:04    709s] AddFiller init all instances time CPU:0.089, REAL:0.089
[12/07 21:30:07    712s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:07    712s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:07    712s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f7be60fff48.
[12/07 21:30:07    712s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:30:07    712s] AddFiller main function time CPU:2.363, REAL:2.386
[12/07 21:30:07    712s] Filler instance commit time CPU:0.698, REAL:0.697
[12/07 21:30:07    712s] *INFO: Adding fillers to top-module.
[12/07 21:30:07    712s] *INFO:   Added 102170 filler insts (cell FILL4 / prefix FILL).
[12/07 21:30:07    712s] *INFO:   Added 2145 filler insts (cell FILL2 / prefix FILL).
[12/07 21:30:07    712s] *INFO:   Added 4540 filler insts (cell FILL1 / prefix FILL).
[12/07 21:30:07    712s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:2.562, REAL:2.543, MEM:3204.9M, EPOCH TIME: 1733625007.070977
[12/07 21:30:07    712s] *INFO: Total 1436012 filler insts added - prefix FILL (CPU: 0:00:35.1).
[12/07 21:30:07    712s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:32.855, REAL:32.570, MEM:3204.9M, EPOCH TIME: 1733625007.071107
[12/07 21:30:07    712s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3204.9M, EPOCH TIME: 1733625007.071165
[12/07 21:30:08    713s] For 1436012 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:1.226, REAL:1.228, MEM:3219.9M, EPOCH TIME: 1733625008.298989
[12/07 21:30:08    713s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:34.082, REAL:33.798, MEM:3219.9M, EPOCH TIME: 1733625008.299075
[12/07 21:30:08    713s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:34.082, REAL:33.798, MEM:3219.9M, EPOCH TIME: 1733625008.299103
[12/07 21:30:08    713s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3219.9M, EPOCH TIME: 1733625008.299625
[12/07 21:30:08    713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1448311).
[12/07 21:30:08    713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:30:08    713s] All LLGs are deleted
[12/07 21:30:08    713s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:30:08    713s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:30:08    713s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3219.9M, EPOCH TIME: 1733625008.691762
[12/07 21:30:08    713s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3189.5M, EPOCH TIME: 1733625008.692416
[12/07 21:30:08    713s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.470, REAL:0.413, MEM:3189.5M, EPOCH TIME: 1733625008.712594
[12/07 21:30:08    713s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:36.787, REAL:36.451, MEM:3189.5M, EPOCH TIME: 1733625008.712653
[12/07 21:30:08    713s] <CMD> verifyConnectivity
[12/07 21:30:08    713s] VERIFY_CONNECTIVITY use new engine.
[12/07 21:30:08    713s] 
[12/07 21:30:08    713s] ******** Start: VERIFY CONNECTIVITY ********
[12/07 21:30:08    713s] Start Time: Sat Dec  7 21:30:08 2024
[12/07 21:30:08    713s] 
[12/07 21:30:08    713s] Design Name: torus_D_W32
[12/07 21:30:08    713s] Database Units: 2000
[12/07 21:30:08    713s] Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
[12/07 21:30:08    713s] Error Limit = 1000; Warning Limit = 50
[12/07 21:30:08    713s] Check all nets
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out_v of net out_v has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[31] of net out[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[30] of net out[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[29] of net out[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[28] of net out[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[27] of net out[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[26] of net out[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[25] of net out[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[24] of net out[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[23] of net out[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[22] of net out[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[21] of net out[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[20] of net out[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[19] of net out[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[18] of net out[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[17] of net out[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[16] of net out[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (IMPVFC-97):	IO pin out[15] of net out[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:30:08    714s] **WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
[12/07 21:30:08    714s] To increase the message display limit, refer to the product command reference manual.
[12/07 21:30:08    714s] **** 21:30:08 **** Processed 5000 nets.
[12/07 21:30:09    714s] **** 21:30:09 **** Processed 10000 nets.
[12/07 21:30:09    714s] *** 21:30:09 *** Building data for Net VDD
[12/07 21:30:09    714s] *** 21:30:09 *** Building data for Net VDD
[12/07 21:30:13    718s] Net VDD: has special routes with opens, dangling Wire.
[12/07 21:30:13    718s] *** 21:30:13 *** Building data for Net VSS
[12/07 21:30:13    718s] *** 21:30:13 *** Building data for Net VSS
[12/07 21:30:17    722s] Net VSS: has special routes with opens, dangling Wire.
[12/07 21:30:17    722s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[12/07 21:30:17    722s] Type 'man IMPVFC-3' for more detail.
[12/07 21:30:17    722s] 
[12/07 21:30:17    722s] Begin Summary 
[12/07 21:30:17    722s]     6 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[12/07 21:30:17    722s]     994 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[12/07 21:30:17    722s]     1000 total info(s) created.
[12/07 21:30:17    722s] End Summary
[12/07 21:30:17    722s] 
[12/07 21:30:17    722s] End Time: Sat Dec  7 21:30:17 2024
[12/07 21:30:17    722s] Time Elapsed: 0:00:09.0
[12/07 21:30:17    722s] 
[12/07 21:30:17    722s] ******** End: VERIFY CONNECTIVITY ********
[12/07 21:30:17    722s]   Verification Complete : 1000 Viols.  0 Wrngs.
[12/07 21:30:17    722s]   (CPU Time: 0:00:08.4  MEM: 358.500M)
[12/07 21:30:17    722s] 
[12/07 21:30:17    722s] <CMD> verify_drc
[12/07 21:30:17    722s] #-check_same_via_cell true               # bool, default=false, user setting
[12/07 21:30:17    722s]  *** Starting Verify DRC (MEM: 3548.5) ***
[12/07 21:30:17    722s] 
[12/07 21:30:17    722s]   VERIFY DRC ...... Starting Verification
[12/07 21:30:17    722s]   VERIFY DRC ...... Initializing
[12/07 21:30:17    722s]   VERIFY DRC ...... Deleting Existing Violations
[12/07 21:30:17    722s]   VERIFY DRC ...... Creating Sub-Areas
[12/07 21:30:17    722s]   VERIFY DRC ...... Using new threading
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 83.520 83.520} 1 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {83.520 0.000 167.040 83.520} 2 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {167.040 0.000 250.560 83.520} 3 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {250.560 0.000 334.080 83.520} 4 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {334.080 0.000 417.600 83.520} 5 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {417.600 0.000 501.120 83.520} 6 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {501.120 0.000 584.640 83.520} 7 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {584.640 0.000 668.160 83.520} 8 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {668.160 0.000 751.680 83.520} 9 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {751.680 0.000 835.200 83.520} 10 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {835.200 0.000 918.720 83.520} 11 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {918.720 0.000 1002.240 83.520} 12 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {1002.240 0.000 1085.760 83.520} 13 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {1085.760 0.000 1169.280 83.520} 14 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {1169.280 0.000 1252.800 83.520} 15 of 324
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/07 21:30:17    722s]   VERIFY DRC ...... Sub-Area: {1252.800 0.000 1336.320 83.520} 16 of 324
[12/07 21:30:17    723s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/07 21:30:17    723s]   VERIFY DRC ...... Sub-Area: {1336.320 0.000 1419.840 83.520} 17 of 324
[12/07 21:30:17    723s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/07 21:30:17    723s]   VERIFY DRC ...... Sub-Area: {1419.840 0.000 1500.000 83.520} 18 of 324
[12/07 21:30:17    723s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/07 21:30:17    723s]   VERIFY DRC ...... Sub-Area: {0.000 83.520 83.520 167.040} 19 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {83.520 83.520 167.040 167.040} 20 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {167.040 83.520 250.560 167.040} 21 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {250.560 83.520 334.080 167.040} 22 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 22 complete 5 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {334.080 83.520 417.600 167.040} 23 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 23 complete 9 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {417.600 83.520 501.120 167.040} 24 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {501.120 83.520 584.640 167.040} 25 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {584.640 83.520 668.160 167.040} 26 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 26 complete 7 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {668.160 83.520 751.680 167.040} 27 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 27 complete 10 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {751.680 83.520 835.200 167.040} 28 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {835.200 83.520 918.720 167.040} 29 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {918.720 83.520 1002.240 167.040} 30 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 30 complete 4 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {1002.240 83.520 1085.760 167.040} 31 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 31 complete 2 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {1085.760 83.520 1169.280 167.040} 32 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 32 complete 8 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {1169.280 83.520 1252.800 167.040} 33 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {1252.800 83.520 1336.320 167.040} 34 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {1336.320 83.520 1419.840 167.040} 35 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 35 complete 14 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {1419.840 83.520 1500.000 167.040} 36 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {0.000 167.040 83.520 250.560} 37 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {83.520 167.040 167.040 250.560} 38 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {167.040 167.040 250.560 250.560} 39 of 324
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area : 39 complete 19 Viols.
[12/07 21:30:18    723s]   VERIFY DRC ...... Sub-Area: {250.560 167.040 334.080 250.560} 40 of 324
[12/07 21:30:18    724s]   VERIFY DRC ...... Sub-Area : 40 complete 55 Viols.
[12/07 21:30:18    724s]   VERIFY DRC ...... Sub-Area: {334.080 167.040 417.600 250.560} 41 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 41 complete 44 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {417.600 167.040 501.120 250.560} 42 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {501.120 167.040 584.640 250.560} 43 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 43 complete 25 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {584.640 167.040 668.160 250.560} 44 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 44 complete 51 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {668.160 167.040 751.680 250.560} 45 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 45 complete 37 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {751.680 167.040 835.200 250.560} 46 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {835.200 167.040 918.720 250.560} 47 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {918.720 167.040 1002.240 250.560} 48 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 48 complete 24 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {1002.240 167.040 1085.760 250.560} 49 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 49 complete 62 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {1085.760 167.040 1169.280 250.560} 50 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 50 complete 40 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {1169.280 167.040 1252.800 250.560} 51 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {1252.800 167.040 1336.320 250.560} 52 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 52 complete 50 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {1336.320 167.040 1419.840 250.560} 53 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 53 complete 40 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {1419.840 167.040 1500.000 250.560} 54 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 54 complete 19 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {0.000 250.560 83.520 334.080} 55 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {83.520 250.560 167.040 334.080} 56 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {167.040 250.560 250.560 334.080} 57 of 324
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/07 21:30:19    724s]   VERIFY DRC ...... Sub-Area: {250.560 250.560 334.080 334.080} 58 of 324
[12/07 21:30:19    725s]   VERIFY DRC ...... Sub-Area : 58 complete 32 Viols.
[12/07 21:30:19    725s]   VERIFY DRC ...... Sub-Area: {334.080 250.560 417.600 334.080} 59 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 59 complete 28 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {417.600 250.560 501.120 334.080} 60 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {501.120 250.560 584.640 334.080} 61 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 61 complete 53 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {584.640 250.560 668.160 334.080} 62 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 62 complete 6 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {668.160 250.560 751.680 334.080} 63 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {751.680 250.560 835.200 334.080} 64 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {835.200 250.560 918.720 334.080} 65 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {918.720 250.560 1002.240 334.080} 66 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 66 complete 30 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {1002.240 250.560 1085.760 334.080} 67 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {1085.760 250.560 1169.280 334.080} 68 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 68 complete 24 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {1169.280 250.560 1252.800 334.080} 69 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {1252.800 250.560 1336.320 334.080} 70 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 70 complete 54 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {1336.320 250.560 1419.840 334.080} 71 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 71 complete 1 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {1419.840 250.560 1500.000 334.080} 72 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {0.000 334.080 83.520 417.600} 73 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {83.520 334.080 167.040 417.600} 74 of 324
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/07 21:30:20    725s]   VERIFY DRC ...... Sub-Area: {167.040 334.080 250.560 417.600} 75 of 324
[12/07 21:30:20    726s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/07 21:30:20    726s]   VERIFY DRC ...... Sub-Area: {250.560 334.080 334.080 417.600} 76 of 324
[12/07 21:30:20    726s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/07 21:30:20    726s]   VERIFY DRC ...... Sub-Area: {334.080 334.080 417.600 417.600} 77 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 77 complete 13 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {417.600 334.080 501.120 417.600} 78 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {501.120 334.080 584.640 417.600} 79 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 79 complete 14 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {584.640 334.080 668.160 417.600} 80 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {668.160 334.080 751.680 417.600} 81 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 81 complete 1 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {751.680 334.080 835.200 417.600} 82 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {835.200 334.080 918.720 417.600} 83 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {918.720 334.080 1002.240 417.600} 84 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 84 complete 1 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {1002.240 334.080 1085.760 417.600} 85 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 85 complete 1 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {1085.760 334.080 1169.280 417.600} 86 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 86 complete 14 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {1169.280 334.080 1252.800 417.600} 87 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {1252.800 334.080 1336.320 417.600} 88 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 88 complete 23 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {1336.320 334.080 1419.840 417.600} 89 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {1419.840 334.080 1500.000 417.600} 90 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {0.000 417.600 83.520 501.120} 91 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {83.520 417.600 167.040 501.120} 92 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {167.040 417.600 250.560 501.120} 93 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {250.560 417.600 334.080 501.120} 94 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {334.080 417.600 417.600 501.120} 95 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {417.600 417.600 501.120 501.120} 96 of 324
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/07 21:30:21    726s]   VERIFY DRC ...... Sub-Area: {501.120 417.600 584.640 501.120} 97 of 324
[12/07 21:30:21    727s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/07 21:30:21    727s]   VERIFY DRC ...... Sub-Area: {584.640 417.600 668.160 501.120} 98 of 324
[12/07 21:30:21    727s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/07 21:30:21    727s]   VERIFY DRC ...... Sub-Area: {668.160 417.600 751.680 501.120} 99 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {751.680 417.600 835.200 501.120} 100 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {835.200 417.600 918.720 501.120} 101 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {918.720 417.600 1002.240 501.120} 102 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {1002.240 417.600 1085.760 501.120} 103 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {1085.760 417.600 1169.280 501.120} 104 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {1169.280 417.600 1252.800 501.120} 105 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {1252.800 417.600 1336.320 501.120} 106 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {1336.320 417.600 1419.840 501.120} 107 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {1419.840 417.600 1500.000 501.120} 108 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {0.000 501.120 83.520 584.640} 109 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {83.520 501.120 167.040 584.640} 110 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {167.040 501.120 250.560 584.640} 111 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {250.560 501.120 334.080 584.640} 112 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 112 complete 9 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {334.080 501.120 417.600 584.640} 113 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 113 complete 11 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {417.600 501.120 501.120 584.640} 114 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {501.120 501.120 584.640 584.640} 115 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 115 complete 15 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {584.640 501.120 668.160 584.640} 116 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 116 complete 17 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {668.160 501.120 751.680 584.640} 117 of 324
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area : 117 complete 2 Viols.
[12/07 21:30:22    727s]   VERIFY DRC ...... Sub-Area: {751.680 501.120 835.200 584.640} 118 of 324
[12/07 21:30:22    728s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/07 21:30:22    728s]   VERIFY DRC ...... Sub-Area: {835.200 501.120 918.720 584.640} 119 of 324
[12/07 21:30:22    728s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/07 21:30:22    728s]   VERIFY DRC ...... Sub-Area: {918.720 501.120 1002.240 584.640} 120 of 324
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area : 120 complete 4 Viols.
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area: {1002.240 501.120 1085.760 584.640} 121 of 324
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area: {1085.760 501.120 1169.280 584.640} 122 of 324
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area : 122 complete 12 Viols.
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area: {1169.280 501.120 1252.800 584.640} 123 of 324
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area: {1252.800 501.120 1336.320 584.640} 124 of 324
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area : 124 complete 20 Viols.
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area: {1336.320 501.120 1419.840 584.640} 125 of 324
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area: {1419.840 501.120 1500.000 584.640} 126 of 324
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area: {0.000 584.640 83.520 668.160} 127 of 324
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area: {83.520 584.640 167.040 668.160} 128 of 324
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area: {167.040 584.640 250.560 668.160} 129 of 324
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area: {250.560 584.640 334.080 668.160} 130 of 324
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area : 130 complete 32 Viols.
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area: {334.080 584.640 417.600 668.160} 131 of 324
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area : 131 complete 28 Viols.
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area: {417.600 584.640 501.120 668.160} 132 of 324
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/07 21:30:23    728s]   VERIFY DRC ...... Sub-Area: {501.120 584.640 584.640 668.160} 133 of 324
[12/07 21:30:23    728s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[12/07 21:30:23    728s] 
[12/07 21:30:23    728s]   Verification Complete : 1000 Viols.
[12/07 21:30:23    728s] 
[12/07 21:30:23    728s]  Violation Summary By Layer and Type:
[12/07 21:30:23    728s] 
[12/07 21:30:23    728s] 	          Short   MetSpc   Totals
[12/07 21:30:23    728s] 	M1          711      289     1000
[12/07 21:30:23    728s] 	Totals      711      289     1000
[12/07 21:30:23    728s] 
[12/07 21:30:23    728s]  *** End Verify DRC (CPU: 0:00:06.5  ELAPSED TIME: 6.00  MEM: 256.1M) ***
[12/07 21:30:23    728s] 
[12/07 21:30:23    728s] <CMD> saveNetlist asic-post-par.torus.32.v
[12/07 21:30:23    728s] Writing Netlist "asic-post-par.torus.32.v" ...
[12/07 21:30:23    728s] <CMD> extractRC
[12/07 21:30:23    728s] Extraction called for design 'torus_D_W32' of instances=1446551 and nets=11324 using extraction engine 'preRoute' .
[12/07 21:30:23    728s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:30:23    728s] Type 'man IMPEXT-3530' for more detail.
[12/07 21:30:23    728s] PreRoute RC Extraction called for design torus_D_W32.
[12/07 21:30:23    728s] RC Extraction called in multi-corner(1) mode.
[12/07 21:30:23    728s] RCMode: PreRoute
[12/07 21:30:23    728s]       RC Corner Indexes            0   
[12/07 21:30:23    728s] Capacitance Scaling Factor   : 1.00000 
[12/07 21:30:23    728s] Resistance Scaling Factor    : 1.00000 
[12/07 21:30:23    728s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 21:30:23    728s] Clock Res. Scaling Factor    : 1.00000 
[12/07 21:30:23    728s] Shrink Factor                : 1.00000
[12/07 21:30:23    728s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 21:30:23    728s] Using capacitance table file ...
[12/07 21:30:23    728s] 
[12/07 21:30:23    728s] Trim Metal Layers:
[12/07 21:30:23    728s] LayerId::1 widthSet size::4
[12/07 21:30:23    728s] LayerId::2 widthSet size::4
[12/07 21:30:23    728s] LayerId::3 widthSet size::4
[12/07 21:30:23    728s] LayerId::4 widthSet size::4
[12/07 21:30:23    728s] LayerId::5 widthSet size::4
[12/07 21:30:23    728s] LayerId::6 widthSet size::4
[12/07 21:30:23    728s] LayerId::7 widthSet size::4
[12/07 21:30:23    728s] LayerId::8 widthSet size::4
[12/07 21:30:23    728s] LayerId::9 widthSet size::4
[12/07 21:30:23    728s] LayerId::10 widthSet size::2
[12/07 21:30:23    728s] Updating RC grid for preRoute extraction ...
[12/07 21:30:23    728s] eee: pegSigSF::1.070000
[12/07 21:30:23    728s] Initializing multi-corner capacitance tables ... 
[12/07 21:30:23    728s] Initializing multi-corner resistance tables ...
[12/07 21:30:24    729s] eee: l::1 avDens::0.112008 usedTrk::70951.180320 availTrk::633445.049853 sigTrk::70951.180320
[12/07 21:30:24    729s] eee: l::2 avDens::0.036447 usedTrk::6047.889166 availTrk::165937.350569 sigTrk::6047.889166
[12/07 21:30:24    729s] eee: l::3 avDens::0.037580 usedTrk::6872.544441 availTrk::182880.000000 sigTrk::6872.544441
[12/07 21:30:24    729s] eee: l::4 avDens::0.025828 usedTrk::4346.877780 availTrk::168300.000000 sigTrk::4346.877780
[12/07 21:30:24    729s] eee: l::5 avDens::0.001856 usedTrk::1178.733372 availTrk::635040.000000 sigTrk::1178.733372
[12/07 21:30:24    729s] eee: l::6 avDens::0.001854 usedTrk::1177.422261 availTrk::635040.000000 sigTrk::1177.422261
[12/07 21:30:24    729s] eee: l::7 avDens::0.048607 usedTrk::13823.788898 availTrk::284400.000000 sigTrk::13823.788898
[12/07 21:30:24    729s] eee: l::8 avDens::0.264390 usedTrk::19726.111103 availTrk::74610.000000 sigTrk::19726.111103
[12/07 21:30:24    729s] eee: l::9 avDens::0.038885 usedTrk::814.533334 availTrk::20947.500000 sigTrk::814.533334
[12/07 21:30:24    729s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:30:24    729s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:30:24    729s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.357162 uaWl=0.315371 uaWlH=0.065733 aWlH=0.674816 lMod=0 pMax=0.808500 pMod=83 wcR=0.693800 newSi=0.212500 wHLS=3.193457 siPrev=0 viaL=0.000000 crit=0.972638 shortMod=4.863188 fMod=0.243159 
[12/07 21:30:24    729s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 3358.570M)
[12/07 21:30:24    729s] <CMD> write_sdf post-par.sdf -interconn all -setuphold split
[12/07 21:30:24    729s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/07 21:30:24    729s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/07 21:30:24    729s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/07 21:30:24    729s] AAE DB initialization (MEM=3366.11 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/07 21:30:24    729s] #################################################################################
[12/07 21:30:24    729s] # Design Stage: PostRoute
[12/07 21:30:24    729s] # Design Name: torus_D_W32
[12/07 21:30:24    729s] # Design Mode: 90nm
[12/07 21:30:24    729s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:30:24    729s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:30:24    729s] # Signoff Settings: SI Off 
[12/07 21:30:24    729s] #################################################################################
[12/07 21:30:25    730s] Topological Sorting (REAL = 0:00:00.0, MEM = 3377.7M, InitMEM = 3377.7M)
[12/07 21:30:25    730s] Start delay calculation (fullDC) (1 T). (MEM=3377.66)
[12/07 21:30:25    730s] siFlow : Timing analysis mode is single, using late cdB files
[12/07 21:30:25    730s] Start AAE Lib Loading. (MEM=3384.43)
[12/07 21:30:25    730s] End AAE Lib Loading. (MEM=3413.05 CPU=0:00:00.1 Real=0:00:00.0)
[12/07 21:30:25    730s] End AAE Lib Interpolated Model. (MEM=3413.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:30:26    731s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:26    731s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:26    731s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:26    731s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:26    731s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:26    731s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:26    731s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:26    731s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:26    731s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:26    731s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:26    731s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:27    732s] Total number of fetched objects 11212
[12/07 21:30:27    732s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/07 21:30:27    732s] End delay calculation. (MEM=3543.05 CPU=0:00:02.0 REAL=0:00:02.0)
[12/07 21:30:27    732s] End delay calculation (fullDC). (MEM=3543.05 CPU=0:00:02.5 REAL=0:00:02.0)
[12/07 21:30:27    732s] *** CDM Built up (cpu=0:00:03.3  real=0:00:03.0  mem= 3543.1M) ***
[12/07 21:30:28    733s] <CMD> streamOut post-par.torus.32.gds -merge {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds torus_xbar_1b.gds low_swing_tx.gds low_swing_rx.gds}
[12/07 21:30:28    733s] Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5
[12/07 21:30:28    733s] Merge file: torus_xbar_1b.gds has version number: 5
[12/07 21:30:28    733s] Merge file: low_swing_tx.gds has version number: 5
[12/07 21:30:28    733s] Merge file: low_swing_rx.gds has version number: 5
[12/07 21:30:28    733s] Parse flat map file...
[12/07 21:30:28    733s] Writing GDSII file ...
[12/07 21:30:28    733s] 	****** db unit per micron = 2000 ******
[12/07 21:30:28    733s] 	****** output gds2 file unit per micron = 2000 ******
[12/07 21:30:28    733s] 	****** unit scaling factor = 1 ******
[12/07 21:30:28    733s] Output for instance
[12/07 21:30:31    736s] Output for bump
[12/07 21:30:31    736s] Output for physical terminals
[12/07 21:30:31    736s] Output for logical terminals
[12/07 21:30:31    736s] Output for regular nets
[12/07 21:30:31    736s] Output for special nets and metal fills
[12/07 21:30:31    736s] Output for via structure generation total number 56
[12/07 21:30:31    736s] Statistics for GDS generated (version 5)
[12/07 21:30:31    736s] ----------------------------------------
[12/07 21:30:31    736s] Stream Out Layer Mapping Information:
[12/07 21:30:31    736s] GDS Layer Number          GDS Layer Name
[12/07 21:30:31    736s] ----------------------------------------
[12/07 21:30:31    736s]     212                             COMP
[12/07 21:30:31    736s]     213                          DIEAREA
[12/07 21:30:31    736s]     202                               AP
[12/07 21:30:31    736s]     200                               AP
[12/07 21:30:31    736s]     199                               AP
[12/07 21:30:31    736s]     198                               AP
[12/07 21:30:31    736s]     197                               AP
[12/07 21:30:31    736s]     196                               RV
[12/07 21:30:31    736s]     195                               RV
[12/07 21:30:31    736s]     191                               RV
[12/07 21:30:31    736s]     181                               M9
[12/07 21:30:31    736s]     179                               M9
[12/07 21:30:31    736s]     178                               M9
[12/07 21:30:31    736s]     177                               M9
[12/07 21:30:31    736s]     176                               M9
[12/07 21:30:31    736s]     175                             VIA8
[12/07 21:30:31    736s]     174                             VIA8
[12/07 21:30:31    736s]     170                             VIA8
[12/07 21:30:31    736s]     160                               M8
[12/07 21:30:31    736s]     158                               M8
[12/07 21:30:31    736s]     157                               M8
[12/07 21:30:31    736s]     156                               M8
[12/07 21:30:31    736s]     155                               M8
[12/07 21:30:31    736s]     154                             VIA7
[12/07 21:30:31    736s]     153                             VIA7
[12/07 21:30:31    736s]     149                             VIA7
[12/07 21:30:31    736s]     139                               M7
[12/07 21:30:31    736s]     137                               M7
[12/07 21:30:31    736s]     136                               M7
[12/07 21:30:31    736s]     135                               M7
[12/07 21:30:31    736s]     134                               M7
[12/07 21:30:31    736s]     133                             VIA6
[12/07 21:30:31    736s]     132                             VIA6
[12/07 21:30:31    736s]     131                             VIA6
[12/07 21:30:31    736s]     130                             VIA6
[12/07 21:30:31    736s]     129                             VIA6
[12/07 21:30:31    736s]     128                             VIA6
[12/07 21:30:31    736s]     127                             VIA6
[12/07 21:30:31    736s]     122                               M6
[12/07 21:30:31    736s]     121                               M6
[12/07 21:30:31    736s]     120                               M6
[12/07 21:30:31    736s]     119                               M6
[12/07 21:30:31    736s]     118                               M6
[12/07 21:30:31    736s]     53                                M3
[12/07 21:30:31    736s]     52                                M3
[12/07 21:30:31    736s]     185                               M9
[12/07 21:30:31    736s]     48                              VIA2
[12/07 21:30:31    736s]     29                                M2
[12/07 21:30:31    736s]     180                               M9
[12/07 21:30:31    736s]     47                              VIA2
[12/07 21:30:31    736s]     182                               M9
[12/07 21:30:31    736s]     44                              VIA2
[12/07 21:30:31    736s]     43                              VIA2
[12/07 21:30:31    736s]     172                             VIA8
[12/07 21:30:31    736s]     38                                M2
[12/07 21:30:31    736s]     95                                M5
[12/07 21:30:31    736s]     36                                M2
[12/07 21:30:31    736s]     93                                M5
[12/07 21:30:31    736s]     112                             VIA5
[12/07 21:30:31    736s]     194                               RV
[12/07 21:30:31    736s]     55                                M3
[12/07 21:30:31    736s]     113                               M6
[12/07 21:30:31    736s]     32                                M2
[12/07 21:30:31    736s]     54                                M3
[12/07 21:30:31    736s]     31                                M2
[12/07 21:30:31    736s]     107                             VIA5
[12/07 21:30:31    736s]     30                                M2
[12/07 21:30:31    736s]     49                              VIA2
[12/07 21:30:31    736s]     106                             VIA5
[12/07 21:30:31    736s]     33                                M2
[12/07 21:30:31    736s]     109                             VIA5
[12/07 21:30:31    736s]     10                                M1
[12/07 21:30:31    736s]     86                              VIA4
[12/07 21:30:31    736s]     50                                M3
[12/07 21:30:31    736s]     206                               AP
[12/07 21:30:31    736s]     69                              VIA3
[12/07 21:30:31    736s]     143                               M7
[12/07 21:30:31    736s]     6                                 CO
[12/07 21:30:31    736s]     169                             VIA8
[12/07 21:30:31    736s]     35                                M2
[12/07 21:30:31    736s]     8                                 M1
[12/07 21:30:31    736s]     164                               M8
[12/07 21:30:31    736s]     27                              VIA1
[12/07 21:30:31    736s]     141                               M7
[12/07 21:30:31    736s]     3                                 CO
[12/07 21:30:31    736s]     51                                M3
[12/07 21:30:31    736s]     70                              VIA3
[12/07 21:30:31    736s]     7                                 CO
[12/07 21:30:31    736s]     64                              VIA3
[12/07 21:30:31    736s]     173                             VIA8
[12/07 21:30:31    736s]     34                                M2
[12/07 21:30:31    736s]     92                                M5
[12/07 21:30:31    736s]     111                             VIA5
[12/07 21:30:31    736s]     11                                M1
[12/07 21:30:31    736s]     142                               M7
[12/07 21:30:31    736s]     4                                 CO
[12/07 21:30:31    736s]     9                                 M1
[12/07 21:30:31    736s]     28                              VIA1
[12/07 21:30:31    736s]     85                              VIA4
[12/07 21:30:31    736s]     138                               M7
[12/07 21:30:31    736s]     5                                 CO
[12/07 21:30:31    736s]     12                                M1
[12/07 21:30:31    736s]     88                              VIA4
[12/07 21:30:31    736s]     183                               M9
[12/07 21:30:31    736s]     45                              VIA2
[12/07 21:30:31    736s]     22                              VIA1
[12/07 21:30:31    736s]     152                             VIA7
[12/07 21:30:31    736s]     13                                M1
[12/07 21:30:31    736s]     71                                M4
[12/07 21:30:31    736s]     90                              VIA4
[12/07 21:30:31    736s]     184                               M9
[12/07 21:30:31    736s]     46                              VIA2
[12/07 21:30:31    736s]     161                               M8
[12/07 21:30:31    736s]     23                              VIA1
[12/07 21:30:31    736s]     171                             VIA8
[12/07 21:30:31    736s]     37                                M2
[12/07 21:30:31    736s]     94                                M5
[12/07 21:30:31    736s]     148                             VIA7
[12/07 21:30:31    736s]     14                                M1
[12/07 21:30:31    736s]     15                                M1
[12/07 21:30:31    736s]     72                                M4
[12/07 21:30:31    736s]     91                              VIA4
[12/07 21:30:31    736s]     150                             VIA7
[12/07 21:30:31    736s]     16                                M1
[12/07 21:30:31    736s]     73                                M4
[12/07 21:30:31    736s]     159                               M8
[12/07 21:30:31    736s]     26                              VIA1
[12/07 21:30:31    736s]     151                             VIA7
[12/07 21:30:31    736s]     17                                M1
[12/07 21:30:31    736s]     74                                M4
[12/07 21:30:31    736s]     1                                 CO
[12/07 21:30:31    736s]     162                               M8
[12/07 21:30:31    736s]     24                              VIA1
[12/07 21:30:31    736s]     140                               M7
[12/07 21:30:31    736s]     2                                 CO
[12/07 21:30:31    736s]     163                               M8
[12/07 21:30:31    736s]     25                              VIA1
[12/07 21:30:31    736s]     190                               RV
[12/07 21:30:31    736s]     56                                M3
[12/07 21:30:31    736s]     57                                M3
[12/07 21:30:31    736s]     114                               M6
[12/07 21:30:31    736s]     192                               RV
[12/07 21:30:31    736s]     58                                M3
[12/07 21:30:31    736s]     115                               M6
[12/07 21:30:31    736s]     193                               RV
[12/07 21:30:31    736s]     59                                M3
[12/07 21:30:31    736s]     116                               M6
[12/07 21:30:31    736s]     203                               AP
[12/07 21:30:31    736s]     65                              VIA3
[12/07 21:30:31    736s]     204                               AP
[12/07 21:30:31    736s]     66                              VIA3
[12/07 21:30:31    736s]     205                               AP
[12/07 21:30:31    736s]     67                              VIA3
[12/07 21:30:31    736s]     201                               AP
[12/07 21:30:31    736s]     68                              VIA3
[12/07 21:30:31    736s]     75                                M4
[12/07 21:30:31    736s]     76                                M4
[12/07 21:30:31    736s]     77                                M4
[12/07 21:30:31    736s]     78                                M4
[12/07 21:30:31    736s]     79                                M4
[12/07 21:30:31    736s]     80                                M4
[12/07 21:30:31    736s]     87                              VIA4
[12/07 21:30:31    736s]     89                              VIA4
[12/07 21:30:31    736s]     96                                M5
[12/07 21:30:31    736s]     97                                M5
[12/07 21:30:31    736s]     98                                M5
[12/07 21:30:31    736s]     99                                M5
[12/07 21:30:31    736s]     100                               M5
[12/07 21:30:31    736s]     101                               M5
[12/07 21:30:31    736s]     108                             VIA5
[12/07 21:30:31    736s]     110                             VIA5
[12/07 21:30:31    736s]     117                               M6
[12/07 21:30:31    736s]     210                               AP
[12/07 21:30:31    736s]     209                               AP
[12/07 21:30:31    736s]     208                               AP
[12/07 21:30:31    736s]     207                               AP
[12/07 21:30:31    736s]     189                               M9
[12/07 21:30:31    736s]     188                               M9
[12/07 21:30:31    736s]     187                               M9
[12/07 21:30:31    736s]     186                               M9
[12/07 21:30:31    736s]     168                               M8
[12/07 21:30:31    736s]     167                               M8
[12/07 21:30:31    736s]     166                               M8
[12/07 21:30:31    736s]     165                               M8
[12/07 21:30:31    736s]     147                               M7
[12/07 21:30:31    736s]     146                               M7
[12/07 21:30:31    736s]     145                               M7
[12/07 21:30:31    736s]     144                               M7
[12/07 21:30:31    736s]     63                                M3
[12/07 21:30:31    736s]     62                                M3
[12/07 21:30:31    736s]     39                                M2
[12/07 21:30:31    736s]     105                               M5
[12/07 21:30:31    736s]     103                               M5
[12/07 21:30:31    736s]     123                               M6
[12/07 21:30:31    736s]     42                                M2
[12/07 21:30:31    736s]     41                                M2
[12/07 21:30:31    736s]     40                                M2
[12/07 21:30:31    736s]     20                                M1
[12/07 21:30:31    736s]     60                                M3
[12/07 21:30:31    736s]     18                                M1
[12/07 21:30:31    736s]     61                                M3
[12/07 21:30:31    736s]     102                               M5
[12/07 21:30:31    736s]     21                                M1
[12/07 21:30:31    736s]     19                                M1
[12/07 21:30:31    736s]     81                                M4
[12/07 21:30:31    736s]     104                               M5
[12/07 21:30:31    736s]     82                                M4
[12/07 21:30:31    736s]     83                                M4
[12/07 21:30:31    736s]     84                                M4
[12/07 21:30:31    736s]     124                               M6
[12/07 21:30:31    736s]     125                               M6
[12/07 21:30:31    736s]     126                               M6
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Stream Out Information Processed for GDS version 5:
[12/07 21:30:31    736s] Units: 2000 DBU
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Object                             Count
[12/07 21:30:31    736s] ----------------------------------------
[12/07 21:30:31    736s] Instances                        1446551
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Ports/Pins                             0
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Nets                              135439
[12/07 21:30:31    736s]     metal layer M1                  7186
[12/07 21:30:31    736s]     metal layer M2                 59324
[12/07 21:30:31    736s]     metal layer M3                 30604
[12/07 21:30:31    736s]     metal layer M4                 13142
[12/07 21:30:31    736s]     metal layer M5                  4912
[12/07 21:30:31    736s]     metal layer M6                  3067
[12/07 21:30:31    736s]     metal layer M7                  7374
[12/07 21:30:31    736s]     metal layer M8                  8818
[12/07 21:30:31    736s]     metal layer M9                  1012
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s]     Via Instances                  88912
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Special Nets                        2032
[12/07 21:30:31    736s]     metal layer M1                   832
[12/07 21:30:31    736s]     metal layer M5                   600
[12/07 21:30:31    736s]     metal layer M6                   600
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s]     Via Instances                1173874
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Metal Fills                            0
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s]     Via Instances                      0
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Metal FillOPCs                         0
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s]     Via Instances                      0
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Metal FillDRCs                         0
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s]     Via Instances                      0
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Text                               11217
[12/07 21:30:31    736s]     metal layer M1                  1289
[12/07 21:30:31    736s]     metal layer M2                  5998
[12/07 21:30:31    736s]     metal layer M3                  2067
[12/07 21:30:31    736s]     metal layer M4                   604
[12/07 21:30:31    736s]     metal layer M5                    94
[12/07 21:30:31    736s]     metal layer M6                    68
[12/07 21:30:31    736s]     metal layer M7                   512
[12/07 21:30:31    736s]     metal layer M8                   546
[12/07 21:30:31    736s]     metal layer M9                    39
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Blockages                              0
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Custom Text                            0
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Custom Box                             0
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Trim Metal                             0
[12/07 21:30:31    736s] 
[12/07 21:30:31    736s] Scanning GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds to register cell name ......
[12/07 21:30:32    737s] Scanning GDS file torus_xbar_1b.gds to register cell name ......
[12/07 21:30:32    737s] Scanning GDS file low_swing_tx.gds to register cell name ......
[12/07 21:30:32    737s] Scanning GDS file low_swing_rx.gds to register cell name ......
[12/07 21:30:32    737s] Merging GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds ......
[12/07 21:30:32    737s] 	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5.
[12/07 21:30:32    737s] 	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has units: 1000 per micron.
[12/07 21:30:32    737s] 	****** unit scaling factor = 2 ******
[12/07 21:30:32    737s] Merging GDS file torus_xbar_1b.gds ......
[12/07 21:30:32    737s] 	****** Merge file: torus_xbar_1b.gds has version number: 5.
[12/07 21:30:32    737s] 	****** Merge file: torus_xbar_1b.gds has units: 1000 per micron.
[12/07 21:30:32    737s] 	****** unit scaling factor = 2 ******
[12/07 21:30:32    737s] Merging GDS file low_swing_tx.gds ......
[12/07 21:30:32    737s] 	****** Merge file: low_swing_tx.gds has version number: 5.
[12/07 21:30:32    737s] 	****** Merge file: low_swing_tx.gds has units: 1000 per micron.
[12/07 21:30:32    737s] 	****** unit scaling factor = 2 ******
[12/07 21:30:32    737s] Merging GDS file low_swing_rx.gds ......
[12/07 21:30:32    737s] 	****** Merge file: low_swing_rx.gds has version number: 5.
[12/07 21:30:32    737s] 	****** Merge file: low_swing_rx.gds has units: 1000 per micron.
[12/07 21:30:32    737s] 	****** unit scaling factor = 2 ******
[12/07 21:30:32    737s] ######Streamout is finished!
[12/07 21:30:32    737s] <CMD> report_timing > asic-post-par-timing.$asictop.$datawidth.rpt
[12/07 21:30:32    737s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/07 21:30:32    737s] #################################################################################
[12/07 21:30:32    737s] # Design Stage: PostRoute
[12/07 21:30:32    737s] # Design Name: torus_D_W32
[12/07 21:30:32    737s] # Design Mode: 90nm
[12/07 21:30:32    737s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:30:32    737s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:30:32    737s] # Signoff Settings: SI Off 
[12/07 21:30:32    737s] #################################################################################
[12/07 21:30:33    737s] Calculate delays in Single mode...
[12/07 21:30:33    738s] Topological Sorting (REAL = 0:00:00.0, MEM = 3528.3M, InitMEM = 3528.3M)
[12/07 21:30:33    738s] Start delay calculation (fullDC) (1 T). (MEM=3528.28)
[12/07 21:30:33    738s] End AAE Lib Interpolated Model. (MEM=3538.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:30:33    738s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:33    738s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:33    738s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:33    738s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:33    738s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:33    738s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:33    738s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:33    738s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:33    738s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:33    738s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:33    738s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:30:35    739s] Total number of fetched objects 11212
[12/07 21:30:35    739s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:30:35    739s] End delay calculation. (MEM=3557.16 CPU=0:00:01.4 REAL=0:00:02.0)
[12/07 21:30:35    739s] End delay calculation (fullDC). (MEM=3557.16 CPU=0:00:01.8 REAL=0:00:02.0)
[12/07 21:30:35    739s] *** CDM Built up (cpu=0:00:02.5  real=0:00:03.0  mem= 3557.2M) ***
[12/07 21:30:35    740s] <CMD> report_area > asic-post-par-area.torus.32.rpt
[12/07 21:30:38    743s] <CMD> report_power -hierarchy all > asic-post-par-power.torus.32.rpt
[12/07 21:30:38    743s] env CDS_WORKAREA is set to /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell
[12/07 21:30:38    743s] 
[12/07 21:30:38    743s] Power Net Detected:
[12/07 21:30:38    743s]         Voltage	    Name
[12/07 21:30:38    743s]              0V	    VSS
[12/07 21:30:38    743s]            0.9V	    VDD
[12/07 21:30:38    743s] 
[12/07 21:30:38    743s] Begin Power Analysis
[12/07 21:30:38    743s] 
[12/07 21:30:38    743s]              0V	    VSS
[12/07 21:30:38    743s]            0.9V	    VDD
[12/07 21:30:38    743s] Begin Processing Timing Library for Power Calculation
[12/07 21:30:38    743s] 
[12/07 21:30:39    743s] Begin Processing Timing Library for Power Calculation
[12/07 21:30:39    743s] 
[12/07 21:30:39    743s] 
[12/07 21:30:39    743s] 
[12/07 21:30:39    743s] Begin Processing Power Net/Grid for Power Calculation
[12/07 21:30:39    743s] 
[12/07 21:30:39    743s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3147.51MB/4916.44MB/3315.19MB)
[12/07 21:30:39    743s] 
[12/07 21:30:39    743s] Begin Processing Timing Window Data for Power Calculation
[12/07 21:30:39    743s] 
[12/07 21:30:39    743s] ideal_clock(166.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3148.39MB/4916.44MB/3315.19MB)
[12/07 21:30:39    743s] 
[12/07 21:30:39    743s] Begin Processing User Attributes
[12/07 21:30:39    743s] 
[12/07 21:30:39    743s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3148.52MB/4916.44MB/3315.19MB)
[12/07 21:30:39    743s] 
[12/07 21:30:39    743s] Begin Processing Signal Activity
[12/07 21:30:39    743s] 
[12/07 21:30:39    744s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3149.04MB/4916.44MB/3315.19MB)
[12/07 21:30:39    744s] 
[12/07 21:30:39    744s] Begin Power Computation
[12/07 21:30:39    744s] 
[12/07 21:30:39    744s]       ----------------------------------------------------------
[12/07 21:30:39    744s]       # of cell(s) missing both power/leakage table: 0
[12/07 21:30:39    744s]       # of cell(s) missing power table: 1
[12/07 21:30:39    744s]       # of cell(s) missing leakage table: 0
[12/07 21:30:39    744s]       ----------------------------------------------------------
[12/07 21:30:39    744s] CellName                                  Missing Table(s)
[12/07 21:30:39    744s] TIEL                                      internal power, 
[12/07 21:30:39    744s] 
[12/07 21:30:39    744s] 
[12/07 21:30:41    746s]       # of MSMV cell(s) missing power_level: 0
[12/07 21:30:41    746s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3150.60MB/4924.44MB/3315.19MB)
[12/07 21:30:41    746s] 
[12/07 21:30:41    746s] Begin Processing User Attributes
[12/07 21:30:41    746s] 
[12/07 21:30:41    746s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3150.72MB/4924.44MB/3315.19MB)
[12/07 21:30:41    746s] 
[12/07 21:30:41    746s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3150.78MB/4924.44MB/3315.19MB)
[12/07 21:30:41    746s] 
[12/07 21:30:41    746s] *



[12/07 21:30:41    746s] Total Power
[12/07 21:30:41    746s] -----------------------------------------------------------------------------------------
[12/07 21:30:41    746s] Total Internal Power:        4.16767606 	   60.2988%
[12/07 21:30:41    746s] Total Switching Power:       2.41088739 	   34.8812%
[12/07 21:30:41    746s] Total Leakage Power:         0.33314037 	    4.8199%
[12/07 21:30:41    746s] Total Power:                 6.91170381
[12/07 21:30:41    746s] -----------------------------------------------------------------------------------------
[12/07 21:30:41    746s] Processing average sequential pin duty cycle 
[12/07 21:30:41    746s] 
[12/07 21:30:41    746s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 21:30:41    746s] Summary for sequential cells identification: 
[12/07 21:30:41    746s]   Identified SBFF number: 199
[12/07 21:30:41    746s]   Identified MBFF number: 0
[12/07 21:30:41    746s]   Identified SB Latch number: 0
[12/07 21:30:41    746s]   Identified MB Latch number: 0
[12/07 21:30:41    746s]   Not identified SBFF number: 0
[12/07 21:30:41    746s]   Not identified MBFF number: 0
[12/07 21:30:41    746s]   Not identified SB Latch number: 0
[12/07 21:30:41    746s]   Not identified MB Latch number: 0
[12/07 21:30:41    746s]   Number of sequential cells which are not FFs: 104
[12/07 21:30:41    746s]  Visiting view : view_functional_wcl_slow
[12/07 21:30:41    746s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:30:41    746s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:30:41    746s]  Visiting view : view_functional_wcl_slow
[12/07 21:30:41    746s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:30:41    746s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:30:41    746s] TLC MultiMap info (StdDelay):
[12/07 21:30:41    746s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 21:30:41    746s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 21:30:41    746s]  Setting StdDelay to: 13.6ps
[12/07 21:30:41    746s] 
[12/07 21:30:41    746s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 21:30:41    746s] 
[12/07 21:30:41    746s] *** Memory Usage v#1 (Current mem = 3438.156M, initial mem = 486.906M) ***
[12/07 21:30:41    746s] 
[12/07 21:30:41    746s] *** Summary of all messages that are not suppressed in this session:
[12/07 21:30:41    746s] Severity  ID               Count  Summary                                  
[12/07 21:30:41    746s] WARNING   IMPLF-200           11  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/07 21:30:41    746s] WARNING   IMPLF-201            4  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/07 21:30:41    746s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/07 21:30:41    746s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/07 21:30:41    746s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[12/07 21:30:41    746s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/07 21:30:41    746s] WARNING   IMPESI-3014         33  The RC network is incomplete for net %s....
[12/07 21:30:41    746s] WARNING   IMPVFC-3             1  Verify Connectivity stopped: Number of e...
[12/07 21:30:41    746s] WARNING   IMPVFC-97           36  IO pin %s of net %s has not been assigne...
[12/07 21:30:41    746s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[12/07 21:30:41    746s] WARNING   IMPPP-532          117  ViaGen Warning: The top layer and bottom...
[12/07 21:30:41    746s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[12/07 21:30:41    746s] WARNING   IMPPP-220            1  The power planner does not create core r...
[12/07 21:30:41    746s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[12/07 21:30:41    746s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/07 21:30:41    746s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[12/07 21:30:41    746s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/07 21:30:41    746s] WARNING   IMPSP-266            4  Constraint box too small for instance '%...
[12/07 21:30:41    746s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/07 21:30:41    746s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[12/07 21:30:41    746s] WARNING   IMPSP-2020          19  Cannot find a legal location for instanc...
[12/07 21:30:41    746s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/07 21:30:41    746s] WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
[12/07 21:30:41    746s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/07 21:30:41    746s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/07 21:30:41    746s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/07 21:30:41    746s] ERROR     IMPCCOPT-2215        2  The route/traversal graph for net '%s' i...
[12/07 21:30:41    746s] WARNING   IMPCCOPT-2245        2  Cannot perform post-route optimization o...
[12/07 21:30:41    746s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[12/07 21:30:41    746s] WARNING   IMPCCOPT-1007        4  Did not meet the max transition constrai...
[12/07 21:30:41    746s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[12/07 21:30:41    746s] WARNING   NRDB-629           576  NanoRoute cannot route PIN %s of INST %s...
[12/07 21:30:41    746s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[12/07 21:30:41    746s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/07 21:30:41    746s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/07 21:30:41    746s] WARNING   SDF-808              1  The software is currently operating in a...
[12/07 21:30:41    746s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/07 21:30:41    746s] WARNING   TECHLIB-606       3276  An inconsistency was found during interp...
[12/07 21:30:41    746s] ERROR     TECHLIB-1171        30  The attribute '%s' of group '%s' has one...
[12/07 21:30:41    746s] *** Message Summary: 4186 warning(s), 33 error(s)
[12/07 21:30:41    746s] 
[12/07 21:30:41    746s] --- Ending "Innovus" (totcpu=0:12:26, real=0:12:34, mem=3438.2M) ---
