[{"id": "1", "content": "Define a module named TopModule with a 100-bit input port named 'in' and a 100-bit output port named 'out'.\n\nRetrieved Related Information:\n- in: 100-bit input signal\n- out: 100-bit output signal where the bit ordering of 'in' is reversed\n\n", "source": "input  in  (100 bits)", "parent_tasks": []}, {"id": "2", "content": "Implement a for-loop inside the module to iterate over each bit of the input 'in'.\n\nRetrieved Related Information:\n- in: 100-bit input signal (Type:Signal)\n- out: 100-bit output signal where the bit ordering of 'in' is reversed (Type:Signal)\n\n", "source": "input  in  (100 bits)", "parent_tasks": ["1"]}, {"id": "3", "content": "For each iteration of the loop, assign the bit from the input 'in' to the corresponding reversed position in the output 'out'.\n\nRetrieved Related Information:\n- in: 100-bit input signal\n- out: 100-bit output signal where the bit ordering of 'in' is reversed\n\n", "source": "output out (100 bits)", "parent_tasks": ["2"]}, {"id": "4", "content": "Ensure that the bit at position 'i' in 'in' is assigned to position '99-i' in 'out'.\n\nRetrieved Related Information:\n- in: 100-bit input signal (Type:Signal)\n- out: 100-bit output signal where the bit ordering of 'in' is reversed (Type:Signal)\n\n", "source": "output out (100 bits)", "parent_tasks": ["3"]}]