# Pipelined-Multimedia
Pipelined multimedia unit design with the VHDL/Verilog hardware description language
This was created during the Fall Semester of 2021 at Stony Brook University
The 'Final'  and 'Midterm' are versions 2 and 1 respectively. 
All codes are done in VHDL using Aldec Student.
