# /*******************************************************************************
#  Copyright (C) 2021 Xilinx, Inc
#
#  Licensed under the Apache License, Version 2.0 (the "License");
#  you may not use this file except in compliance with the License.
#  You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
#  Unless required by applicable law or agreed to in writing, software
#  distributed under the License is distributed on an "AS IS" BASIS,
#  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
#  See the License for the specific language governing permissions and
#  limitations under the License.
#
# *******************************************************************************/

[connectivity]
# Define number of kernels and their name
nk=networklayer:1:networklayer_inst
nk=ccl_offload:1:ccl_offload_inst

# Kernels Foorplaning
slr=cmac_inst:SLR2
slr=networklayer_inst:SLR2
slr=ccl_offload_inst:SLR2

#Connect Network Layer to CMAC DO NOT CHANGE
stream_connect=cmac_inst.M_AXIS:networklayer_inst.S_AXIS_eth2nl
stream_connect=networklayer_inst.M_AXIS_nl2eth:cmac_inst.S_AXIS

# Connect CCL Offload kernel to Network layer
stream_connect=ccl_offload_inst.net_tx:networklayer_inst.S_AXIS_sk2nl
stream_connect=networklayer_inst.M_AXIS_nl2sk:ccl_offload_inst.net_rx
