Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr  3 15:20:28 2023
| Host         : T7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sine_taylor_shell_timing_summary_routed.rpt -pb sine_taylor_shell_timing_summary_routed.pb -rpx sine_taylor_shell_timing_summary_routed.rpx -warn_on_violation
| Design       : sine_taylor_shell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.492        0.000                      0                 2076        0.074        0.000                      0                 2076        4.500        0.000                       0                   586  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk_sh_i_100m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sh_i_100m        0.492        0.000                      0                 2076        0.074        0.000                      0                 2076        4.500        0.000                       0                   586  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sh_i_100m
  To Clock:  clk_sh_i_100m

Setup :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 shell/mul_const1/q_mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/r_res_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sh_i_100m rise@10.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        9.124ns  (logic 4.701ns (51.522%)  route 4.423ns (48.478%))
  Logic Levels:           21  (CARRY4=16 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.911     5.513    shell/mul_const1/clk_sh_i_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  shell/mul_const1/q_mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.947 r  shell/mul_const1/q_mul_reg__0/P[5]
                         net (fo=2, routed)           1.308     7.256    shell/mul_const1/q_mul_reg__0_n_100
    SLICE_X14Y54         LUT3 (Prop_lut3_I1_O)        0.149     7.405 r  shell/mul_const1/i___2_carry__5_i_4/O
                         net (fo=2, routed)           0.607     8.011    shell/mul_const1/i___2_carry__5_i_4_n_0
    SLICE_X14Y55         LUT4 (Prop_lut4_I3_O)        0.355     8.366 r  shell/mul_const1/i___2_carry__5_i_8/O
                         net (fo=1, routed)           0.000     8.366    shell/mul_const1/i___2_carry__5_i_8_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.879 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.879    shell/mul_const1/q_mul0_inferred__0/i___2_carry__5_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.996 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.996    shell/mul_const1/q_mul0_inferred__0/i___2_carry__6_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.113 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.113    shell/mul_const1/q_mul0_inferred__0/i___2_carry__7_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.230    shell/mul_const1/q_mul0_inferred__0/i___2_carry__8_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.347    shell/mul_const1/q_mul0_inferred__0/i___2_carry__9_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.464    shell/mul_const1/q_mul0_inferred__0/i___2_carry__10_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.581    shell/mul_const1/q_mul0_inferred__0/i___2_carry__11_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.698 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.698    shell/mul_const1/q_mul0_inferred__0/i___2_carry__12_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.815 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.815    shell/mul_const1/q_mul0_inferred__0/i___2_carry__13_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.932 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.932    shell/mul_const1/q_mul0_inferred__0/i___2_carry__14_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.049 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__15/CO[3]
                         net (fo=1, routed)           0.000    10.049    shell/mul_const1/q_mul0_inferred__0/i___2_carry__15_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.166 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.166    shell/mul_const1/q_mul0_inferred__0/i___2_carry__16_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.283 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__17/CO[3]
                         net (fo=1, routed)           0.000    10.283    shell/mul_const1/q_mul0_inferred__0/i___2_carry__17_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.502 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__18/O[0]
                         net (fo=3, routed)           1.436    11.938    shell/mul_const3/r_res0__0_carry__27_i_4_0[64]
    SLICE_X51Y68         LUT3 (Prop_lut3_I1_O)        0.295    12.233 r  shell/mul_const3/r_res0__0_carry__26_i_11/O
                         net (fo=2, routed)           0.484    12.717    shell/mul_const3/r_res0__0_carry__26_i_11_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.117    12.834 r  shell/mul_const3/r_res0__0_carry__26_i_3/O
                         net (fo=2, routed)           0.588    13.422    shell/mul_const3/SE_x_o_reg[111][1]
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.331    13.753 r  shell/mul_const3/r_res0__0_carry__26_i_7/O
                         net (fo=1, routed)           0.000    13.753    shell/mul_const3_n_139
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.303 r  shell/r_res0__0_carry__26/CO[3]
                         net (fo=1, routed)           0.000    14.303    shell/r_res0__0_carry__26_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.637 r  shell/r_res0__0_carry__27/O[1]
                         net (fo=1, routed)           0.000    14.637    shell/r_res0[114]
    SLICE_X55Y69         FDRE                                         r  shell/r_res_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000    10.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.493    14.916    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y69         FDRE                                         r  shell/r_res_reg[114]/C
                         clock pessimism              0.187    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)        0.062    15.129    shell/r_res_reg[114]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 shell/mul_const1/q_mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/r_res_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sh_i_100m rise@10.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 4.606ns (51.012%)  route 4.423ns (48.988%))
  Logic Levels:           21  (CARRY4=16 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.911     5.513    shell/mul_const1/clk_sh_i_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  shell/mul_const1/q_mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.947 r  shell/mul_const1/q_mul_reg__0/P[5]
                         net (fo=2, routed)           1.308     7.256    shell/mul_const1/q_mul_reg__0_n_100
    SLICE_X14Y54         LUT3 (Prop_lut3_I1_O)        0.149     7.405 r  shell/mul_const1/i___2_carry__5_i_4/O
                         net (fo=2, routed)           0.607     8.011    shell/mul_const1/i___2_carry__5_i_4_n_0
    SLICE_X14Y55         LUT4 (Prop_lut4_I3_O)        0.355     8.366 r  shell/mul_const1/i___2_carry__5_i_8/O
                         net (fo=1, routed)           0.000     8.366    shell/mul_const1/i___2_carry__5_i_8_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.879 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.879    shell/mul_const1/q_mul0_inferred__0/i___2_carry__5_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.996 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.996    shell/mul_const1/q_mul0_inferred__0/i___2_carry__6_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.113 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.113    shell/mul_const1/q_mul0_inferred__0/i___2_carry__7_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.230    shell/mul_const1/q_mul0_inferred__0/i___2_carry__8_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.347    shell/mul_const1/q_mul0_inferred__0/i___2_carry__9_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.464    shell/mul_const1/q_mul0_inferred__0/i___2_carry__10_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.581    shell/mul_const1/q_mul0_inferred__0/i___2_carry__11_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.698 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.698    shell/mul_const1/q_mul0_inferred__0/i___2_carry__12_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.815 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.815    shell/mul_const1/q_mul0_inferred__0/i___2_carry__13_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.932 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.932    shell/mul_const1/q_mul0_inferred__0/i___2_carry__14_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.049 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__15/CO[3]
                         net (fo=1, routed)           0.000    10.049    shell/mul_const1/q_mul0_inferred__0/i___2_carry__15_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.166 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.166    shell/mul_const1/q_mul0_inferred__0/i___2_carry__16_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.283 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__17/CO[3]
                         net (fo=1, routed)           0.000    10.283    shell/mul_const1/q_mul0_inferred__0/i___2_carry__17_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.502 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__18/O[0]
                         net (fo=3, routed)           1.436    11.938    shell/mul_const3/r_res0__0_carry__27_i_4_0[64]
    SLICE_X51Y68         LUT3 (Prop_lut3_I1_O)        0.295    12.233 r  shell/mul_const3/r_res0__0_carry__26_i_11/O
                         net (fo=2, routed)           0.484    12.717    shell/mul_const3/r_res0__0_carry__26_i_11_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.117    12.834 r  shell/mul_const3/r_res0__0_carry__26_i_3/O
                         net (fo=2, routed)           0.588    13.422    shell/mul_const3/SE_x_o_reg[111][1]
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.331    13.753 r  shell/mul_const3/r_res0__0_carry__26_i_7/O
                         net (fo=1, routed)           0.000    13.753    shell/mul_const3_n_139
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.303 r  shell/r_res0__0_carry__26/CO[3]
                         net (fo=1, routed)           0.000    14.303    shell/r_res0__0_carry__26_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.542 r  shell/r_res0__0_carry__27/O[2]
                         net (fo=1, routed)           0.000    14.542    shell/r_res0[115]
    SLICE_X55Y69         FDRE                                         r  shell/r_res_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000    10.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.493    14.916    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y69         FDRE                                         r  shell/r_res_reg[115]/C
                         clock pessimism              0.187    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)        0.062    15.129    shell/r_res_reg[115]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -14.542    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 shell/mul_const1/q_mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/r_res_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sh_i_100m rise@10.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 4.590ns (50.925%)  route 4.423ns (49.075%))
  Logic Levels:           21  (CARRY4=16 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.911     5.513    shell/mul_const1/clk_sh_i_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  shell/mul_const1/q_mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.947 r  shell/mul_const1/q_mul_reg__0/P[5]
                         net (fo=2, routed)           1.308     7.256    shell/mul_const1/q_mul_reg__0_n_100
    SLICE_X14Y54         LUT3 (Prop_lut3_I1_O)        0.149     7.405 r  shell/mul_const1/i___2_carry__5_i_4/O
                         net (fo=2, routed)           0.607     8.011    shell/mul_const1/i___2_carry__5_i_4_n_0
    SLICE_X14Y55         LUT4 (Prop_lut4_I3_O)        0.355     8.366 r  shell/mul_const1/i___2_carry__5_i_8/O
                         net (fo=1, routed)           0.000     8.366    shell/mul_const1/i___2_carry__5_i_8_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.879 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.879    shell/mul_const1/q_mul0_inferred__0/i___2_carry__5_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.996 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.996    shell/mul_const1/q_mul0_inferred__0/i___2_carry__6_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.113 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.113    shell/mul_const1/q_mul0_inferred__0/i___2_carry__7_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.230    shell/mul_const1/q_mul0_inferred__0/i___2_carry__8_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.347    shell/mul_const1/q_mul0_inferred__0/i___2_carry__9_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.464    shell/mul_const1/q_mul0_inferred__0/i___2_carry__10_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.581    shell/mul_const1/q_mul0_inferred__0/i___2_carry__11_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.698 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.698    shell/mul_const1/q_mul0_inferred__0/i___2_carry__12_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.815 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.815    shell/mul_const1/q_mul0_inferred__0/i___2_carry__13_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.932 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.932    shell/mul_const1/q_mul0_inferred__0/i___2_carry__14_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.049 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__15/CO[3]
                         net (fo=1, routed)           0.000    10.049    shell/mul_const1/q_mul0_inferred__0/i___2_carry__15_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.166 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.166    shell/mul_const1/q_mul0_inferred__0/i___2_carry__16_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.283 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__17/CO[3]
                         net (fo=1, routed)           0.000    10.283    shell/mul_const1/q_mul0_inferred__0/i___2_carry__17_n_0
    SLICE_X14Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.502 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__18/O[0]
                         net (fo=3, routed)           1.436    11.938    shell/mul_const3/r_res0__0_carry__27_i_4_0[64]
    SLICE_X51Y68         LUT3 (Prop_lut3_I1_O)        0.295    12.233 r  shell/mul_const3/r_res0__0_carry__26_i_11/O
                         net (fo=2, routed)           0.484    12.717    shell/mul_const3/r_res0__0_carry__26_i_11_n_0
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.117    12.834 r  shell/mul_const3/r_res0__0_carry__26_i_3/O
                         net (fo=2, routed)           0.588    13.422    shell/mul_const3/SE_x_o_reg[111][1]
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.331    13.753 r  shell/mul_const3/r_res0__0_carry__26_i_7/O
                         net (fo=1, routed)           0.000    13.753    shell/mul_const3_n_139
    SLICE_X55Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.303 r  shell/r_res0__0_carry__26/CO[3]
                         net (fo=1, routed)           0.000    14.303    shell/r_res0__0_carry__26_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.526 r  shell/r_res0__0_carry__27/O[0]
                         net (fo=1, routed)           0.000    14.526    shell/r_res0[113]
    SLICE_X55Y69         FDRE                                         r  shell/r_res_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000    10.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.493    14.916    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y69         FDRE                                         r  shell/r_res_reg[113]/C
                         clock pessimism              0.187    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)        0.062    15.129    shell/r_res_reg[113]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -14.526    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 shell/mul_const1/q_mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/r_res_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sh_i_100m rise@10.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        8.980ns  (logic 4.353ns (48.473%)  route 4.627ns (51.527%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.911     5.513    shell/mul_const1/clk_sh_i_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  shell/mul_const1/q_mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.947 r  shell/mul_const1/q_mul_reg__0/P[5]
                         net (fo=2, routed)           1.308     7.256    shell/mul_const1/q_mul_reg__0_n_100
    SLICE_X14Y54         LUT3 (Prop_lut3_I1_O)        0.149     7.405 r  shell/mul_const1/i___2_carry__5_i_4/O
                         net (fo=2, routed)           0.607     8.011    shell/mul_const1/i___2_carry__5_i_4_n_0
    SLICE_X14Y55         LUT4 (Prop_lut4_I3_O)        0.355     8.366 r  shell/mul_const1/i___2_carry__5_i_8/O
                         net (fo=1, routed)           0.000     8.366    shell/mul_const1/i___2_carry__5_i_8_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.879 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.879    shell/mul_const1/q_mul0_inferred__0/i___2_carry__5_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.996 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.996    shell/mul_const1/q_mul0_inferred__0/i___2_carry__6_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.113 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.113    shell/mul_const1/q_mul0_inferred__0/i___2_carry__7_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.230    shell/mul_const1/q_mul0_inferred__0/i___2_carry__8_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.347    shell/mul_const1/q_mul0_inferred__0/i___2_carry__9_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.464    shell/mul_const1/q_mul0_inferred__0/i___2_carry__10_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.581    shell/mul_const1/q_mul0_inferred__0/i___2_carry__11_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.698 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.698    shell/mul_const1/q_mul0_inferred__0/i___2_carry__12_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.815 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.815    shell/mul_const1/q_mul0_inferred__0/i___2_carry__13_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.932 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.932    shell/mul_const1/q_mul0_inferred__0/i___2_carry__14_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.049 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__15/CO[3]
                         net (fo=1, routed)           0.000    10.049    shell/mul_const1/q_mul0_inferred__0/i___2_carry__15_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.166 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.166    shell/mul_const1/q_mul0_inferred__0/i___2_carry__16_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.405 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__17/O[2]
                         net (fo=3, routed)           1.449    11.854    shell/mul_const3/r_res0__0_carry__27_i_4_0[62]
    SLICE_X51Y68         LUT3 (Prop_lut3_I1_O)        0.301    12.155 r  shell/mul_const3/r_res0__0_carry__25_i_9/O
                         net (fo=2, routed)           0.653    12.808    shell/mul_const3/r_res0__0_carry__25_i_9_n_0
    SLICE_X51Y67         LUT5 (Prop_lut5_I1_O)        0.153    12.961 r  shell/mul_const3/r_res0__0_carry__25_i_1/O
                         net (fo=2, routed)           0.610    13.571    shell/mul_const3_n_123
    SLICE_X55Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.159 r  shell/r_res0__0_carry__25/CO[3]
                         net (fo=1, routed)           0.000    14.159    shell/r_res0__0_carry__25_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.493 r  shell/r_res0__0_carry__26/O[1]
                         net (fo=1, routed)           0.000    14.493    shell/r_res0[110]
    SLICE_X55Y68         FDRE                                         r  shell/r_res_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000    10.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.494    14.917    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  shell/r_res_reg[110]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X55Y68         FDRE (Setup_fdre_C_D)        0.062    15.130    shell/r_res_reg[110]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.493    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 shell/mul_const1/q_mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/r_res_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sh_i_100m rise@10.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 4.332ns (48.352%)  route 4.627ns (51.648%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.911     5.513    shell/mul_const1/clk_sh_i_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  shell/mul_const1/q_mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.947 r  shell/mul_const1/q_mul_reg__0/P[5]
                         net (fo=2, routed)           1.308     7.256    shell/mul_const1/q_mul_reg__0_n_100
    SLICE_X14Y54         LUT3 (Prop_lut3_I1_O)        0.149     7.405 r  shell/mul_const1/i___2_carry__5_i_4/O
                         net (fo=2, routed)           0.607     8.011    shell/mul_const1/i___2_carry__5_i_4_n_0
    SLICE_X14Y55         LUT4 (Prop_lut4_I3_O)        0.355     8.366 r  shell/mul_const1/i___2_carry__5_i_8/O
                         net (fo=1, routed)           0.000     8.366    shell/mul_const1/i___2_carry__5_i_8_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.879 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.879    shell/mul_const1/q_mul0_inferred__0/i___2_carry__5_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.996 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.996    shell/mul_const1/q_mul0_inferred__0/i___2_carry__6_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.113 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.113    shell/mul_const1/q_mul0_inferred__0/i___2_carry__7_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.230    shell/mul_const1/q_mul0_inferred__0/i___2_carry__8_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.347    shell/mul_const1/q_mul0_inferred__0/i___2_carry__9_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.464    shell/mul_const1/q_mul0_inferred__0/i___2_carry__10_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.581    shell/mul_const1/q_mul0_inferred__0/i___2_carry__11_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.698 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.698    shell/mul_const1/q_mul0_inferred__0/i___2_carry__12_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.815 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.815    shell/mul_const1/q_mul0_inferred__0/i___2_carry__13_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.932 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.932    shell/mul_const1/q_mul0_inferred__0/i___2_carry__14_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.049 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__15/CO[3]
                         net (fo=1, routed)           0.000    10.049    shell/mul_const1/q_mul0_inferred__0/i___2_carry__15_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.166 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.166    shell/mul_const1/q_mul0_inferred__0/i___2_carry__16_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.405 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__17/O[2]
                         net (fo=3, routed)           1.449    11.854    shell/mul_const3/r_res0__0_carry__27_i_4_0[62]
    SLICE_X51Y68         LUT3 (Prop_lut3_I1_O)        0.301    12.155 r  shell/mul_const3/r_res0__0_carry__25_i_9/O
                         net (fo=2, routed)           0.653    12.808    shell/mul_const3/r_res0__0_carry__25_i_9_n_0
    SLICE_X51Y67         LUT5 (Prop_lut5_I1_O)        0.153    12.961 r  shell/mul_const3/r_res0__0_carry__25_i_1/O
                         net (fo=2, routed)           0.610    13.571    shell/mul_const3_n_123
    SLICE_X55Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.159 r  shell/r_res0__0_carry__25/CO[3]
                         net (fo=1, routed)           0.000    14.159    shell/r_res0__0_carry__25_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.472 r  shell/r_res0__0_carry__26/O[3]
                         net (fo=1, routed)           0.000    14.472    shell/r_res0[112]
    SLICE_X55Y68         FDRE                                         r  shell/r_res_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000    10.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.494    14.917    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  shell/r_res_reg[112]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X55Y68         FDRE (Setup_fdre_C_D)        0.062    15.130    shell/r_res_reg[112]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.472    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 shell/mul_const1/q_mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/r_res_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sh_i_100m rise@10.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 4.258ns (47.922%)  route 4.627ns (52.078%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.911     5.513    shell/mul_const1/clk_sh_i_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  shell/mul_const1/q_mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.947 r  shell/mul_const1/q_mul_reg__0/P[5]
                         net (fo=2, routed)           1.308     7.256    shell/mul_const1/q_mul_reg__0_n_100
    SLICE_X14Y54         LUT3 (Prop_lut3_I1_O)        0.149     7.405 r  shell/mul_const1/i___2_carry__5_i_4/O
                         net (fo=2, routed)           0.607     8.011    shell/mul_const1/i___2_carry__5_i_4_n_0
    SLICE_X14Y55         LUT4 (Prop_lut4_I3_O)        0.355     8.366 r  shell/mul_const1/i___2_carry__5_i_8/O
                         net (fo=1, routed)           0.000     8.366    shell/mul_const1/i___2_carry__5_i_8_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.879 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.879    shell/mul_const1/q_mul0_inferred__0/i___2_carry__5_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.996 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.996    shell/mul_const1/q_mul0_inferred__0/i___2_carry__6_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.113 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.113    shell/mul_const1/q_mul0_inferred__0/i___2_carry__7_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.230    shell/mul_const1/q_mul0_inferred__0/i___2_carry__8_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.347    shell/mul_const1/q_mul0_inferred__0/i___2_carry__9_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.464    shell/mul_const1/q_mul0_inferred__0/i___2_carry__10_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.581    shell/mul_const1/q_mul0_inferred__0/i___2_carry__11_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.698 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.698    shell/mul_const1/q_mul0_inferred__0/i___2_carry__12_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.815 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.815    shell/mul_const1/q_mul0_inferred__0/i___2_carry__13_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.932 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.932    shell/mul_const1/q_mul0_inferred__0/i___2_carry__14_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.049 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__15/CO[3]
                         net (fo=1, routed)           0.000    10.049    shell/mul_const1/q_mul0_inferred__0/i___2_carry__15_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.166 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.166    shell/mul_const1/q_mul0_inferred__0/i___2_carry__16_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.405 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__17/O[2]
                         net (fo=3, routed)           1.449    11.854    shell/mul_const3/r_res0__0_carry__27_i_4_0[62]
    SLICE_X51Y68         LUT3 (Prop_lut3_I1_O)        0.301    12.155 r  shell/mul_const3/r_res0__0_carry__25_i_9/O
                         net (fo=2, routed)           0.653    12.808    shell/mul_const3/r_res0__0_carry__25_i_9_n_0
    SLICE_X51Y67         LUT5 (Prop_lut5_I1_O)        0.153    12.961 r  shell/mul_const3/r_res0__0_carry__25_i_1/O
                         net (fo=2, routed)           0.610    13.571    shell/mul_const3_n_123
    SLICE_X55Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.159 r  shell/r_res0__0_carry__25/CO[3]
                         net (fo=1, routed)           0.000    14.159    shell/r_res0__0_carry__25_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.398 r  shell/r_res0__0_carry__26/O[2]
                         net (fo=1, routed)           0.000    14.398    shell/r_res0[111]
    SLICE_X55Y68         FDRE                                         r  shell/r_res_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000    10.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.494    14.917    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  shell/r_res_reg[111]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X55Y68         FDRE (Setup_fdre_C_D)        0.062    15.130    shell/r_res_reg[111]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.398    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 shell/mul_const1/q_mul_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/r_res_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sh_i_100m rise@10.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 4.242ns (47.828%)  route 4.627ns (52.172%))
  Logic Levels:           19  (CARRY4=15 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.513ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.911     5.513    shell/mul_const1/clk_sh_i_IBUF_BUFG
    DSP48_X0Y19          DSP48E1                                      r  shell/mul_const1/q_mul_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.947 r  shell/mul_const1/q_mul_reg__0/P[5]
                         net (fo=2, routed)           1.308     7.256    shell/mul_const1/q_mul_reg__0_n_100
    SLICE_X14Y54         LUT3 (Prop_lut3_I1_O)        0.149     7.405 r  shell/mul_const1/i___2_carry__5_i_4/O
                         net (fo=2, routed)           0.607     8.011    shell/mul_const1/i___2_carry__5_i_4_n_0
    SLICE_X14Y55         LUT4 (Prop_lut4_I3_O)        0.355     8.366 r  shell/mul_const1/i___2_carry__5_i_8/O
                         net (fo=1, routed)           0.000     8.366    shell/mul_const1/i___2_carry__5_i_8_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.879 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.879    shell/mul_const1/q_mul0_inferred__0/i___2_carry__5_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.996 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.996    shell/mul_const1/q_mul0_inferred__0/i___2_carry__6_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.113 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     9.113    shell/mul_const1/q_mul0_inferred__0/i___2_carry__7_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.230 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     9.230    shell/mul_const1/q_mul0_inferred__0/i___2_carry__8_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.347 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     9.347    shell/mul_const1/q_mul0_inferred__0/i___2_carry__9_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.464 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.464    shell/mul_const1/q_mul0_inferred__0/i___2_carry__10_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.581 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.581    shell/mul_const1/q_mul0_inferred__0/i___2_carry__11_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.698 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.698    shell/mul_const1/q_mul0_inferred__0/i___2_carry__12_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.815 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.815    shell/mul_const1/q_mul0_inferred__0/i___2_carry__13_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.932 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.932    shell/mul_const1/q_mul0_inferred__0/i___2_carry__14_n_0
    SLICE_X14Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.049 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__15/CO[3]
                         net (fo=1, routed)           0.000    10.049    shell/mul_const1/q_mul0_inferred__0/i___2_carry__15_n_0
    SLICE_X14Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.166 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.166    shell/mul_const1/q_mul0_inferred__0/i___2_carry__16_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.405 r  shell/mul_const1/q_mul0_inferred__0/i___2_carry__17/O[2]
                         net (fo=3, routed)           1.449    11.854    shell/mul_const3/r_res0__0_carry__27_i_4_0[62]
    SLICE_X51Y68         LUT3 (Prop_lut3_I1_O)        0.301    12.155 r  shell/mul_const3/r_res0__0_carry__25_i_9/O
                         net (fo=2, routed)           0.653    12.808    shell/mul_const3/r_res0__0_carry__25_i_9_n_0
    SLICE_X51Y67         LUT5 (Prop_lut5_I1_O)        0.153    12.961 r  shell/mul_const3/r_res0__0_carry__25_i_1/O
                         net (fo=2, routed)           0.610    13.571    shell/mul_const3_n_123
    SLICE_X55Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    14.159 r  shell/r_res0__0_carry__25/CO[3]
                         net (fo=1, routed)           0.000    14.159    shell/r_res0__0_carry__25_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.382 r  shell/r_res0__0_carry__26/O[0]
                         net (fo=1, routed)           0.000    14.382    shell/r_res0[109]
    SLICE_X55Y68         FDRE                                         r  shell/r_res_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000    10.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.494    14.917    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  shell/r_res_reg[109]/C
                         clock pessimism              0.187    15.104    
                         clock uncertainty           -0.035    15.068    
    SLICE_X55Y68         FDRE (Setup_fdre_C_D)        0.062    15.130    shell/r_res_reg[109]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 shell/deg_5/x_d_m_5_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/deg_7/x_d_m_6_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sh_i_100m rise@10.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.983ns (77.093%)  route 1.778ns (22.907%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.793     5.395    shell/deg_5/clk_sh_i_IBUF_BUFG
    DSP48_X2Y29          DSP48E1                                      r  shell/deg_5/x_d_m_5_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     5.829 r  shell/deg_5/x_d_m_5_reg__0/P[17]
                         net (fo=2, routed)           1.089     6.918    shell/deg_5/x_d_m_5_reg__0_n_88
    SLICE_X78Y69         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  shell/deg_5/q_mul0_i_24/O
                         net (fo=1, routed)           0.000     7.042    shell/deg_5/q_mul0_i_24_n_0
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.575 r  shell/deg_5/q_mul0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.575    shell/deg_5/q_mul0_i_5_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  shell/deg_5/q_mul0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.692    shell/deg_5/q_mul0_i_4_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.809 r  shell/deg_5/q_mul0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.809    shell/deg_5/q_mul0_i_3_n_0
    SLICE_X78Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.926 r  shell/deg_5/q_mul0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.926    shell/deg_5/q_mul0_i_2_n_0
    SLICE_X78Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.249 r  shell/deg_5/q_mul0_i_1/O[1]
                         net (fo=4, routed)           0.687     8.936    shell/deg_7/x_d_m_5_reg__1[17]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.218    13.154 r  shell/deg_7/x_d_m_60/PCOUT[0]
                         net (fo=1, routed)           0.002    13.156    shell/deg_7/x_d_m_60_n_153
    DSP48_X2Y27          DSP48E1                                      r  shell/deg_7/x_d_m_6_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000    10.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.680    15.102    shell/deg_7/clk_sh_i_IBUF_BUFG
    DSP48_X2Y27          DSP48E1                                      r  shell/deg_7/x_d_m_6_reg/CLK
                         clock pessimism              0.276    15.378    
                         clock uncertainty           -0.035    15.343    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.943    shell/deg_7/x_d_m_6_reg
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 shell/deg_5/x_d_m_5_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/deg_7/x_d_m_6_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sh_i_100m rise@10.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.983ns (77.093%)  route 1.778ns (22.907%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.793     5.395    shell/deg_5/clk_sh_i_IBUF_BUFG
    DSP48_X2Y29          DSP48E1                                      r  shell/deg_5/x_d_m_5_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     5.829 r  shell/deg_5/x_d_m_5_reg__0/P[17]
                         net (fo=2, routed)           1.089     6.918    shell/deg_5/x_d_m_5_reg__0_n_88
    SLICE_X78Y69         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  shell/deg_5/q_mul0_i_24/O
                         net (fo=1, routed)           0.000     7.042    shell/deg_5/q_mul0_i_24_n_0
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.575 r  shell/deg_5/q_mul0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.575    shell/deg_5/q_mul0_i_5_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  shell/deg_5/q_mul0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.692    shell/deg_5/q_mul0_i_4_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.809 r  shell/deg_5/q_mul0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.809    shell/deg_5/q_mul0_i_3_n_0
    SLICE_X78Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.926 r  shell/deg_5/q_mul0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.926    shell/deg_5/q_mul0_i_2_n_0
    SLICE_X78Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.249 r  shell/deg_5/q_mul0_i_1/O[1]
                         net (fo=4, routed)           0.687     8.936    shell/deg_7/x_d_m_5_reg__1[17]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[10])
                                                      4.218    13.154 r  shell/deg_7/x_d_m_60/PCOUT[10]
                         net (fo=1, routed)           0.002    13.156    shell/deg_7/x_d_m_60_n_143
    DSP48_X2Y27          DSP48E1                                      r  shell/deg_7/x_d_m_6_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000    10.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.680    15.102    shell/deg_7/clk_sh_i_IBUF_BUFG
    DSP48_X2Y27          DSP48E1                                      r  shell/deg_7/x_d_m_6_reg/CLK
                         clock pessimism              0.276    15.378    
                         clock uncertainty           -0.035    15.343    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.943    shell/deg_7/x_d_m_6_reg
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 shell/deg_5/x_d_m_5_reg__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/deg_7/x_d_m_6_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sh_i_100m rise@10.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        7.761ns  (logic 5.983ns (77.093%)  route 1.778ns (22.907%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.793     5.395    shell/deg_5/clk_sh_i_IBUF_BUFG
    DSP48_X2Y29          DSP48E1                                      r  shell/deg_5/x_d_m_5_reg__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     5.829 r  shell/deg_5/x_d_m_5_reg__0/P[17]
                         net (fo=2, routed)           1.089     6.918    shell/deg_5/x_d_m_5_reg__0_n_88
    SLICE_X78Y69         LUT2 (Prop_lut2_I0_O)        0.124     7.042 r  shell/deg_5/q_mul0_i_24/O
                         net (fo=1, routed)           0.000     7.042    shell/deg_5/q_mul0_i_24_n_0
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.575 r  shell/deg_5/q_mul0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.575    shell/deg_5/q_mul0_i_5_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.692 r  shell/deg_5/q_mul0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.692    shell/deg_5/q_mul0_i_4_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.809 r  shell/deg_5/q_mul0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.809    shell/deg_5/q_mul0_i_3_n_0
    SLICE_X78Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.926 r  shell/deg_5/q_mul0_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.926    shell/deg_5/q_mul0_i_2_n_0
    SLICE_X78Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.249 r  shell/deg_5/q_mul0_i_1/O[1]
                         net (fo=4, routed)           0.687     8.936    shell/deg_7/x_d_m_5_reg__1[17]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[11])
                                                      4.218    13.154 r  shell/deg_7/x_d_m_60/PCOUT[11]
                         net (fo=1, routed)           0.002    13.156    shell/deg_7/x_d_m_60_n_142
    DSP48_X2Y27          DSP48E1                                      r  shell/deg_7/x_d_m_6_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000    10.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         1.680    15.102    shell/deg_7/clk_sh_i_IBUF_BUFG
    DSP48_X2Y27          DSP48E1                                      r  shell/deg_7/x_d_m_6_reg/CLK
                         clock pessimism              0.276    15.378    
                         clock uncertainty           -0.035    15.343    
    DSP48_X2Y27          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.943    shell/deg_7/x_d_m_6_reg
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  0.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 shell/r_res_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/p2d1/x_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sh_i_100m rise@0.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.285%)  route 0.244ns (56.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.559     1.478    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  shell/r_res_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  shell/r_res_reg[104]/Q
                         net (fo=3, routed)           0.244     1.863    shell/p2d1/x_o_reg[1]_0[4]
    SLICE_X48Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.908 r  shell/p2d1/x_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.908    shell/p2d1/p_0_in[4]
    SLICE_X48Y67         FDRE                                         r  shell/p2d1/x_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.829     1.994    shell/p2d1/clk_sh_i_IBUF_BUFG
    SLICE_X48Y67         FDRE                                         r  shell/p2d1/x_o_reg[4]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.091     1.834    shell/p2d1/x_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 shell/r_res_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/p2d1/x_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sh_i_100m rise@0.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.190ns (39.764%)  route 0.288ns (60.236%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.556     1.475    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y69         FDRE                                         r  shell/r_res_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  shell/r_res_reg[115]/Q
                         net (fo=15, routed)          0.288     1.904    shell/p2d1/x_o_reg[1]_0[15]
    SLICE_X48Y69         LUT2 (Prop_lut2_I0_O)        0.049     1.953 r  shell/p2d1/x_o[15]_i_1/O
                         net (fo=1, routed)           0.000     1.953    shell/p2d1/p_0_in[15]
    SLICE_X48Y69         FDRE                                         r  shell/p2d1/x_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.827     1.992    shell/p2d1/clk_sh_i_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  shell/p2d1/x_o_reg[15]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.107     1.848    shell/p2d1/x_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 shell/r_res_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/p2d1/x_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sh_i_100m rise@0.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.186ns (39.592%)  route 0.284ns (60.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.556     1.475    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y69         FDRE                                         r  shell/r_res_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  shell/r_res_reg[114]/Q
                         net (fo=3, routed)           0.284     1.900    shell/p2d1/x_o_reg[1]_0[14]
    SLICE_X48Y69         LUT3 (Prop_lut3_I2_O)        0.045     1.945 r  shell/p2d1/x_o[14]_i_1/O
                         net (fo=1, routed)           0.000     1.945    shell/p2d1/p_0_in[14]
    SLICE_X48Y69         FDRE                                         r  shell/p2d1/x_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.827     1.992    shell/p2d1/clk_sh_i_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  shell/p2d1/x_o_reg[14]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.092     1.833    shell/p2d1/x_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 shell/r_res_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/p2d1/x_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sh_i_100m rise@0.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.829%)  route 0.293ns (61.171%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.557     1.476    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  shell/r_res_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  shell/r_res_reg[110]/Q
                         net (fo=3, routed)           0.293     1.910    shell/p2d1/x_o_reg[1]_0[10]
    SLICE_X48Y68         LUT3 (Prop_lut3_I2_O)        0.045     1.955 r  shell/p2d1/x_o[10]_i_1/O
                         net (fo=1, routed)           0.000     1.955    shell/p2d1/p_0_in[10]
    SLICE_X48Y68         FDRE                                         r  shell/p2d1/x_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.828     1.993    shell/p2d1/clk_sh_i_IBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  shell/p2d1/x_o_reg[10]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.091     1.833    shell/p2d1/x_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 shell/r_res_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/p2d1/x_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sh_i_100m rise@0.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.602%)  route 0.296ns (61.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.559     1.478    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  shell/r_res_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  shell/r_res_reg[101]/Q
                         net (fo=3, routed)           0.296     1.915    shell/p2d1/x_o_reg[1]_0[1]
    SLICE_X48Y66         LUT3 (Prop_lut3_I2_O)        0.045     1.960 r  shell/p2d1/x_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.960    shell/p2d1/p_0_in[1]
    SLICE_X48Y66         FDRE                                         r  shell/p2d1/x_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.830     1.995    shell/p2d1/clk_sh_i_IBUF_BUFG
    SLICE_X48Y66         FDRE                                         r  shell/p2d1/x_o_reg[1]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.092     1.836    shell/p2d1/x_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 shell/r_res_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/p2d1/x_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sh_i_100m rise@0.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.190ns (38.215%)  route 0.307ns (61.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.557     1.476    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  shell/r_res_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  shell/r_res_reg[109]/Q
                         net (fo=3, routed)           0.307     1.925    shell/p2d1/x_o_reg[1]_0[9]
    SLICE_X48Y68         LUT3 (Prop_lut3_I2_O)        0.049     1.974 r  shell/p2d1/x_o[9]_i_1/O
                         net (fo=1, routed)           0.000     1.974    shell/p2d1/p_0_in[9]
    SLICE_X48Y68         FDRE                                         r  shell/p2d1/x_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.828     1.993    shell/p2d1/clk_sh_i_IBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  shell/p2d1/x_o_reg[9]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X48Y68         FDRE (Hold_fdre_C_D)         0.107     1.849    shell/p2d1/x_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 shell/r_res_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/p2d1/x_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sh_i_100m rise@0.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.183ns (36.683%)  route 0.316ns (63.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.558     1.477    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y67         FDRE                                         r  shell/r_res_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  shell/r_res_reg[105]/Q
                         net (fo=3, routed)           0.316     1.934    shell/p2d1/x_o_reg[1]_0[5]
    SLICE_X48Y67         LUT3 (Prop_lut3_I2_O)        0.042     1.976 r  shell/p2d1/x_o[5]_i_1/O
                         net (fo=1, routed)           0.000     1.976    shell/p2d1/p_0_in[5]
    SLICE_X48Y67         FDRE                                         r  shell/p2d1/x_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.829     1.994    shell/p2d1/clk_sh_i_IBUF_BUFG
    SLICE_X48Y67         FDRE                                         r  shell/p2d1/x_o_reg[5]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X48Y67         FDRE (Hold_fdre_C_D)         0.107     1.850    shell/p2d1/x_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 shell/p2d1/x_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinx_sh_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sh_i_100m rise@0.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.559     1.478    shell/p2d1/clk_sh_i_IBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  shell/p2d1/x_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  shell/p2d1/x_o_reg[10]/Q
                         net (fo=1, routed)           0.103     1.722    sinx_sh_w[10]
    SLICE_X47Y69         FDRE                                         r  sinx_sh_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.827     1.992    clk_sh_i_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  sinx_sh_r_reg[10]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X47Y69         FDRE (Hold_fdre_C_D)         0.070     1.561    sinx_sh_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 shell/r_res_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shell/p2d1/x_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sh_i_100m rise@0.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.183ns (33.765%)  route 0.359ns (66.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.556     1.475    shell/clk_sh_i_IBUF_BUFG
    SLICE_X55Y69         FDRE                                         r  shell/r_res_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  shell/r_res_reg[115]/Q
                         net (fo=15, routed)          0.359     1.975    shell/p2d1/x_o_reg[1]_0[15]
    SLICE_X48Y69         LUT3 (Prop_lut3_I1_O)        0.042     2.017 r  shell/p2d1/x_o[6]_i_1/O
                         net (fo=1, routed)           0.000     2.017    shell/p2d1/p_0_in[6]
    SLICE_X48Y69         FDRE                                         r  shell/p2d1/x_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.827     1.992    shell/p2d1/clk_sh_i_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  shell/p2d1/x_o_reg[6]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.107     1.848    shell/p2d1/x_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 shell/p2d1/x_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinx_sh_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_sh_i_100m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sh_i_100m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sh_i_100m rise@0.000ns - clk_sh_i_100m rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.559     1.478    shell/p2d1/clk_sh_i_IBUF_BUFG
    SLICE_X48Y68         FDRE                                         r  shell/p2d1/x_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  shell/p2d1/x_o_reg[11]/Q
                         net (fo=1, routed)           0.101     1.720    sinx_sh_w[11]
    SLICE_X46Y69         FDRE                                         r  sinx_sh_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sh_i_100m rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sh_i (IN)
                         net (fo=0)                   0.000     0.000    clk_sh_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_sh_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_sh_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_sh_i_IBUF_BUFG_inst/O
                         net (fo=594, routed)         0.827     1.992    clk_sh_i_IBUF_BUFG
    SLICE_X46Y69         FDRE                                         r  sinx_sh_r_reg[11]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X46Y69         FDRE (Hold_fdre_C_D)         0.059     1.550    sinx_sh_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sh_i_100m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sh_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y27   shell/deg_7/x_d_m_6_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y26   shell/mul_const2/q_mul0__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y19   shell/mul_const2/q_mul_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y26   shell/mul_const1/q_mul0__3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y19   shell/mul_const1/q_mul_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y18   shell/deg_3/x_d_m_2_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y29   shell/mul_const2/q_mul_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y23   shell/mul_const2/q_mul_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y32   shell/deg_5/x_d_m_4_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X2Y29   shell/deg_5/x_d_m_5_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y58  shell/mul_const1/q_mul_reg[14]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y57  shell/mul_const1/q_mul_reg[15]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y57  shell/mul_const1/q_mul_reg[16]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X60Y61  shell/SE_x7_reg[51]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X62Y63  shell/SE_x7_reg[53]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X62Y63  shell/SE_x7_reg[54]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X62Y63  shell/SE_x7_reg[55]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X62Y63  shell/SE_x7_reg[56]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X62Y64  shell/SE_x7_reg[57]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X62Y64  shell/SE_x7_reg[58]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y50  shell/mul_const1/q_mul_reg[0]__2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X43Y41  shell/mul_const1/q_mul_reg[0]__3/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X26Y45  shell/mul_const1/q_mul_reg[0]__4/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y51  shell/mul_const1/q_mul_reg[10]__2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X44Y42  shell/mul_const1/q_mul_reg[10]__3/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X26Y47  shell/mul_const1/q_mul_reg[10]__4/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y52  shell/mul_const1/q_mul_reg[11]__2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X26Y47  shell/mul_const1/q_mul_reg[11]__4/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X13Y67  shell/mul_const1/q_mul_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X26Y48  shell/mul_const1/q_mul_reg[12]__4/C



