{"vcs1":{"timestamp_begin":1731906514.150165567, "rt":2.78, "ut":0.88, "st":0.30}}
{"vcselab":{"timestamp_begin":1731906517.010761051, "rt":1.60, "ut":0.33, "st":0.16}}
{"link":{"timestamp_begin":1731906518.693343434, "rt":0.41, "ut":0.11, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731906513.510745451}
{"VCS_COMP_START_TIME": 1731906513.510745451}
{"VCS_COMP_END_TIME": 1731906563.886604573}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 336524}}
{"stitch_vcselab": {"peak_mem": 231580}}
