<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="fifo_160/sim/varint_out_index_fifo_160_tgkntjy.v"
   type="VERILOG"
   library="varint_out_index_fifo_160" />
 <file
   path="sim/varint_out_index.v"
   type="VERILOG"
   hasInlineConfiguration="true" />
 <topLevel name="varint_out_index" />
 <deviceFamily name="arria10" />
</simPackage>
