LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;

ENTITY mbe IS
	PORT(
		A,B		: IN 	STD_LOGIC_VECTOR(31 DOWNTO 0);
		P 		: OUT 	STD_LOGIC_VECTOR(63 DOWNTO 0)
	);
END mbe ;

ARCHITECTURE struct OF mbe IS

	COMPONENT full_adder IS
		PORT (
			A 		: IN STD_LOGIC;
			B 		: IN STD_LOGIC;
			CIN 	: IN STD_LOGIC;
			S 		: OUT STD_LOGIC;
			COUT 	: OUT STD_LOGIC
		);
	END COMPONENT;

	COMPONENT half_adder IS
		PORT (
			A 		: IN STD_LOGIC;
			B 		: IN STD_LOGIC;
			S 		: OUT STD_LOGIC;
			COUT 	: OUT STD_LOGIC
		);
	END COMPONENT;

	COMPONENT pp_gen IS
		PORT (
			A 		: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
			B 		: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
			pp0 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp1 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp2 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp3 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp4 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp5 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp6 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp7 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp8 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp9 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp10 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pP11 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp12 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp13 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp14 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp15 	: OUT STD_LOGIC_VECTOR(32 DOWNTO 0);
			pp16 	: OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
		);
	END COMPONENT;

	SIGNAL IN1_sum 			: STD_LOGIC_VECTOR(63 DOWNTO 0);
	SIGNAL IN2_sum 			: STD_LOGIC_VECTOR(63 DOWNTO 0);

	SIGNAL pp0				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp1				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp2				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp3				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp4				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp5				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp6				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp7				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp8				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp9				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp10				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp11				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp12				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp13				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp14				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp15				: STD_LOGIC_VECTOR(32 DOWNTO 0);
	SIGNAL pp16				: STD_LOGIC_VECTOR(31 DOWNTO 0);

	SIGNAL pp0_Sneg 		: STD_LOGIC;
	SIGNAL pp1_Sneg 		: STD_LOGIC;
	SIGNAL pp2_Sneg 		: STD_LOGIC;
	SIGNAL pp3_Sneg 		: STD_LOGIC;
	SIGNAL pp4_Sneg 		: STD_LOGIC;
	SIGNAL pp5_Sneg 		: STD_LOGIC;
	SIGNAL pp6_Sneg 		: STD_LOGIC;
	SIGNAL pp7_Sneg 		: STD_LOGIC;
	SIGNAL pp8_Sneg 		: STD_LOGIC;
	SIGNAL pp9_Sneg 		: STD_LOGIC;
	SIGNAL pp10_Sneg 		: STD_LOGIC;
	SIGNAL pp11_Sneg 		: STD_LOGIC;
	SIGNAL pp12_Sneg 		: STD_LOGIC;
	SIGNAL pp13_Sneg 		: STD_LOGIC;
	SIGNAL pp14_Sneg 		: STD_LOGIC;
	SIGNAL pp15_Sneg 		: STD_LOGIC;

	SIGNAL HA1_l6_c24_S		: STD_LOGIC;
	SIGNAL HA1_l6_c24_Cout	: STD_LOGIC;
	SIGNAL HA1_l6_c25_S		: STD_LOGIC;
	SIGNAL HA1_l6_c25_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c26_S		: STD_LOGIC;
	SIGNAL FA1_l6_c26_Cout	: STD_LOGIC;
	SIGNAL HA1_l6_c26_S		: STD_LOGIC;
	SIGNAL HA1_l6_c26_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c27_S		: STD_LOGIC;
	SIGNAL FA1_l6_c27_Cout	: STD_LOGIC;
	SIGNAL HA1_l6_c27_S		: STD_LOGIC;
	SIGNAL HA1_l6_c27_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c28_S		: STD_LOGIC;
	SIGNAL FA1_l6_c28_Cout	: STD_LOGIC;
	SIGNAL FA2_l6_c28_S		: STD_LOGIC;
	SIGNAL FA2_l6_c28_Cout	: STD_LOGIC;
	SIGNAL HA1_l6_c28_S		: STD_LOGIC;
	SIGNAL HA1_l6_c28_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c29_S		: STD_LOGIC;
	SIGNAL FA1_l6_c29_Cout	: STD_LOGIC;
	SIGNAL FA2_l6_c29_S		: STD_LOGIC;
	SIGNAL FA2_l6_c29_Cout	: STD_LOGIC;
	SIGNAL HA1_l6_c29_S		: STD_LOGIC;
	SIGNAL HA1_l6_c29_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c30_S		: STD_LOGIC;
	SIGNAL FA1_l6_c30_Cout	: STD_LOGIC;
	SIGNAL FA2_l6_c30_S		: STD_LOGIC;
	SIGNAL FA2_l6_c30_Cout	: STD_LOGIC;
	SIGNAL FA3_l6_c30_S		: STD_LOGIC;
	SIGNAL FA3_l6_c30_Cout	: STD_LOGIC;
	SIGNAL HA1_l6_c30_S		: STD_LOGIC;
	SIGNAL HA1_l6_c30_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c31_S		: STD_LOGIC;
	SIGNAL FA1_l6_c31_Cout	: STD_LOGIC;
	SIGNAL FA2_l6_c31_S		: STD_LOGIC;
	SIGNAL FA2_l6_c31_Cout	: STD_LOGIC;
	SIGNAL FA3_l6_c31_S		: STD_LOGIC;
	SIGNAL FA3_l6_c31_Cout	: STD_LOGIC;
	SIGNAL HA1_l6_c31_S		: STD_LOGIC;
	SIGNAL HA1_l6_c31_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c32_S		: STD_LOGIC;
	SIGNAL FA1_l6_c32_Cout	: STD_LOGIC;
	SIGNAL FA2_l6_c32_S		: STD_LOGIC;
	SIGNAL FA2_l6_c32_Cout	: STD_LOGIC;
	SIGNAL FA3_l6_c32_S		: STD_LOGIC;
	SIGNAL FA3_l6_c32_Cout	: STD_LOGIC;
	SIGNAL FA4_l6_c32_S		: STD_LOGIC;
	SIGNAL FA4_l6_c32_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c33_S		: STD_LOGIC;
	SIGNAL FA1_l6_c33_Cout	: STD_LOGIC;
	SIGNAL FA2_l6_c33_S		: STD_LOGIC;
	SIGNAL FA2_l6_c33_Cout	: STD_LOGIC;
	SIGNAL FA3_l6_c33_S		: STD_LOGIC;
	SIGNAL FA3_l6_c33_Cout	: STD_LOGIC;
	SIGNAL FA4_l6_c33_S		: STD_LOGIC;
	SIGNAL FA4_l6_c33_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c34_S		: STD_LOGIC;
	SIGNAL FA1_l6_c34_Cout	: STD_LOGIC;
	SIGNAL FA2_l6_c34_S		: STD_LOGIC;
	SIGNAL FA2_l6_c34_Cout	: STD_LOGIC;
	SIGNAL FA3_l6_c34_S		: STD_LOGIC;
	SIGNAL FA3_l6_c34_Cout	: STD_LOGIC;
	SIGNAL FA4_l6_c34_S		: STD_LOGIC;
	SIGNAL FA4_l6_c34_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c35_S		: STD_LOGIC;
	SIGNAL FA1_l6_c35_Cout	: STD_LOGIC;
	SIGNAL FA2_l6_c35_S		: STD_LOGIC;
	SIGNAL FA2_l6_c35_Cout	: STD_LOGIC;
	SIGNAL FA3_l6_c35_S		: STD_LOGIC;
	SIGNAL FA3_l6_c35_Cout	: STD_LOGIC;
	SIGNAL FA4_l6_c35_S		: STD_LOGIC;
	SIGNAL FA4_l6_c35_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c36_S		: STD_LOGIC;
	SIGNAL FA1_l6_c36_Cout	: STD_LOGIC;
	SIGNAL FA2_l6_c36_S		: STD_LOGIC;
	SIGNAL FA2_l6_c36_Cout	: STD_LOGIC;
	SIGNAL FA3_l6_c36_S		: STD_LOGIC;
	SIGNAL FA3_l6_c36_Cout	: STD_LOGIC;
	SIGNAL HA1_l6_c36_S		: STD_LOGIC;
	SIGNAL HA1_l6_c36_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c37_S		: STD_LOGIC;
	SIGNAL FA1_l6_c37_Cout	: STD_LOGIC;
	SIGNAL FA2_l6_c37_S		: STD_LOGIC;
	SIGNAL FA2_l6_c37_Cout	: STD_LOGIC;
	SIGNAL FA3_l6_c37_S		: STD_LOGIC;
	SIGNAL FA3_l6_c37_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c38_S		: STD_LOGIC;
	SIGNAL FA1_l6_c38_Cout	: STD_LOGIC;
	SIGNAL FA2_l6_c38_S		: STD_LOGIC;
	SIGNAL FA2_l6_c38_Cout	: STD_LOGIC;
	SIGNAL HA1_l6_c38_S		: STD_LOGIC;
	SIGNAL HA1_l6_c38_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c39_S		: STD_LOGIC;
	SIGNAL FA1_l6_c39_Cout	: STD_LOGIC;
	SIGNAL FA2_l6_c39_S		: STD_LOGIC;
	SIGNAL FA2_l6_c39_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c40_S		: STD_LOGIC;
	SIGNAL FA1_l6_c40_Cout	: STD_LOGIC;
	SIGNAL HA1_l6_c40_S		: STD_LOGIC;
	SIGNAL HA1_l6_c40_Cout	: STD_LOGIC;
	SIGNAL FA1_l6_c41_S		: STD_LOGIC;
	SIGNAL FA1_l6_c41_Cout	: STD_LOGIC;
	SIGNAL HA1_l6_c42_S		: STD_LOGIC;
	SIGNAL HA1_l6_c42_Cout	: STD_LOGIC;
	SIGNAL HA1_l5_c16_S		: STD_LOGIC;
	SIGNAL HA1_l5_c16_Cout	: STD_LOGIC;
	SIGNAL HA1_l5_c17_S		: STD_LOGIC;
	SIGNAL HA1_l5_c17_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c18_S		: STD_LOGIC;
	SIGNAL FA1_l5_c18_Cout	: STD_LOGIC;
	SIGNAL HA1_l5_c18_S		: STD_LOGIC;
	SIGNAL HA1_l5_c18_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c19_S		: STD_LOGIC;
	SIGNAL FA1_l5_c19_Cout	: STD_LOGIC;
	SIGNAL HA1_l5_c19_S		: STD_LOGIC;
	SIGNAL HA1_l5_c19_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c20_S		: STD_LOGIC;
	SIGNAL FA1_l5_c20_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c20_S		: STD_LOGIC;
	SIGNAL FA2_l5_c20_Cout	: STD_LOGIC;
	SIGNAL HA1_l5_c20_S		: STD_LOGIC;
	SIGNAL HA1_l5_c20_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c21_S		: STD_LOGIC;
	SIGNAL FA1_l5_c21_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c21_S		: STD_LOGIC;
	SIGNAL FA2_l5_c21_Cout	: STD_LOGIC;
	SIGNAL HA1_l5_c21_S		: STD_LOGIC;
	SIGNAL HA1_l5_c21_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c22_S		: STD_LOGIC;
	SIGNAL FA1_l5_c22_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c22_S		: STD_LOGIC;
	SIGNAL FA2_l5_c22_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c22_S		: STD_LOGIC;
	SIGNAL FA3_l5_c22_Cout	: STD_LOGIC;
	SIGNAL HA1_l5_c22_S		: STD_LOGIC;
	SIGNAL HA1_l5_c22_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c23_S		: STD_LOGIC;
	SIGNAL FA1_l5_c23_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c23_S		: STD_LOGIC;
	SIGNAL FA2_l5_c23_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c23_S		: STD_LOGIC;
	SIGNAL FA3_l5_c23_Cout	: STD_LOGIC;
	SIGNAL HA1_l5_c23_S		: STD_LOGIC;
	SIGNAL HA1_l5_c23_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c24_S		: STD_LOGIC;
	SIGNAL FA1_l5_c24_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c24_S		: STD_LOGIC;
	SIGNAL FA2_l5_c24_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c24_S		: STD_LOGIC;
	SIGNAL FA3_l5_c24_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c24_S		: STD_LOGIC;
	SIGNAL FA4_l5_c24_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c25_S		: STD_LOGIC;
	SIGNAL FA1_l5_c25_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c25_S		: STD_LOGIC;
	SIGNAL FA2_l5_c25_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c25_S		: STD_LOGIC;
	SIGNAL FA3_l5_c25_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c25_S		: STD_LOGIC;
	SIGNAL FA4_l5_c25_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c26_S		: STD_LOGIC;
	SIGNAL FA1_l5_c26_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c26_S		: STD_LOGIC;
	SIGNAL FA2_l5_c26_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c26_S		: STD_LOGIC;
	SIGNAL FA3_l5_c26_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c26_S		: STD_LOGIC;
	SIGNAL FA4_l5_c26_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c27_S		: STD_LOGIC;
	SIGNAL FA1_l5_c27_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c27_S		: STD_LOGIC;
	SIGNAL FA2_l5_c27_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c27_S		: STD_LOGIC;
	SIGNAL FA3_l5_c27_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c27_S		: STD_LOGIC;
	SIGNAL FA4_l5_c27_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c28_S		: STD_LOGIC;
	SIGNAL FA1_l5_c28_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c28_S		: STD_LOGIC;
	SIGNAL FA2_l5_c28_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c28_S		: STD_LOGIC;
	SIGNAL FA3_l5_c28_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c28_S		: STD_LOGIC;
	SIGNAL FA4_l5_c28_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c29_S		: STD_LOGIC;
	SIGNAL FA1_l5_c29_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c29_S		: STD_LOGIC;
	SIGNAL FA2_l5_c29_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c29_S		: STD_LOGIC;
	SIGNAL FA3_l5_c29_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c29_S		: STD_LOGIC;
	SIGNAL FA4_l5_c29_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c30_S		: STD_LOGIC;
	SIGNAL FA1_l5_c30_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c30_S		: STD_LOGIC;
	SIGNAL FA2_l5_c30_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c30_S		: STD_LOGIC;
	SIGNAL FA3_l5_c30_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c30_S		: STD_LOGIC;
	SIGNAL FA4_l5_c30_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c31_S		: STD_LOGIC;
	SIGNAL FA1_l5_c31_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c31_S		: STD_LOGIC;
	SIGNAL FA2_l5_c31_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c31_S		: STD_LOGIC;
	SIGNAL FA3_l5_c31_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c31_S		: STD_LOGIC;
	SIGNAL FA4_l5_c31_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c32_S		: STD_LOGIC;
	SIGNAL FA1_l5_c32_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c32_S		: STD_LOGIC;
	SIGNAL FA2_l5_c32_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c32_S		: STD_LOGIC;
	SIGNAL FA3_l5_c32_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c32_S		: STD_LOGIC;
	SIGNAL FA4_l5_c32_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c33_S		: STD_LOGIC;
	SIGNAL FA1_l5_c33_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c33_S		: STD_LOGIC;
	SIGNAL FA2_l5_c33_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c33_S		: STD_LOGIC;
	SIGNAL FA3_l5_c33_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c33_S		: STD_LOGIC;
	SIGNAL FA4_l5_c33_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c34_S		: STD_LOGIC;
	SIGNAL FA1_l5_c34_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c34_S		: STD_LOGIC;
	SIGNAL FA2_l5_c34_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c34_S		: STD_LOGIC;
	SIGNAL FA3_l5_c34_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c34_S		: STD_LOGIC;
	SIGNAL FA4_l5_c34_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c35_S		: STD_LOGIC;
	SIGNAL FA1_l5_c35_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c35_S		: STD_LOGIC;
	SIGNAL FA2_l5_c35_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c35_S		: STD_LOGIC;
	SIGNAL FA3_l5_c35_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c35_S		: STD_LOGIC;
	SIGNAL FA4_l5_c35_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c36_S		: STD_LOGIC;
	SIGNAL FA1_l5_c36_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c36_S		: STD_LOGIC;
	SIGNAL FA2_l5_c36_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c36_S		: STD_LOGIC;
	SIGNAL FA3_l5_c36_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c36_S		: STD_LOGIC;
	SIGNAL FA4_l5_c36_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c37_S		: STD_LOGIC;
	SIGNAL FA1_l5_c37_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c37_S		: STD_LOGIC;
	SIGNAL FA2_l5_c37_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c37_S		: STD_LOGIC;
	SIGNAL FA3_l5_c37_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c37_S		: STD_LOGIC;
	SIGNAL FA4_l5_c37_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c38_S		: STD_LOGIC;
	SIGNAL FA1_l5_c38_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c38_S		: STD_LOGIC;
	SIGNAL FA2_l5_c38_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c38_S		: STD_LOGIC;
	SIGNAL FA3_l5_c38_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c38_S		: STD_LOGIC;
	SIGNAL FA4_l5_c38_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c39_S		: STD_LOGIC;
	SIGNAL FA1_l5_c39_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c39_S		: STD_LOGIC;
	SIGNAL FA2_l5_c39_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c39_S		: STD_LOGIC;
	SIGNAL FA3_l5_c39_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c39_S		: STD_LOGIC;
	SIGNAL FA4_l5_c39_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c40_S		: STD_LOGIC;
	SIGNAL FA1_l5_c40_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c40_S		: STD_LOGIC;
	SIGNAL FA2_l5_c40_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c40_S		: STD_LOGIC;
	SIGNAL FA3_l5_c40_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c40_S		: STD_LOGIC;
	SIGNAL FA4_l5_c40_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c41_S		: STD_LOGIC;
	SIGNAL FA1_l5_c41_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c41_S		: STD_LOGIC;
	SIGNAL FA2_l5_c41_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c41_S		: STD_LOGIC;
	SIGNAL FA3_l5_c41_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c41_S		: STD_LOGIC;
	SIGNAL FA4_l5_c41_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c42_S		: STD_LOGIC;
	SIGNAL FA1_l5_c42_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c42_S		: STD_LOGIC;
	SIGNAL FA2_l5_c42_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c42_S		: STD_LOGIC;
	SIGNAL FA3_l5_c42_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c42_S		: STD_LOGIC;
	SIGNAL FA4_l5_c42_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c43_S		: STD_LOGIC;
	SIGNAL FA1_l5_c43_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c43_S		: STD_LOGIC;
	SIGNAL FA2_l5_c43_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c43_S		: STD_LOGIC;
	SIGNAL FA3_l5_c43_Cout	: STD_LOGIC;
	SIGNAL FA4_l5_c43_S		: STD_LOGIC;
	SIGNAL FA4_l5_c43_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c44_S		: STD_LOGIC;
	SIGNAL FA1_l5_c44_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c44_S		: STD_LOGIC;
	SIGNAL FA2_l5_c44_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c44_S		: STD_LOGIC;
	SIGNAL FA3_l5_c44_Cout	: STD_LOGIC;
	SIGNAL HA1_l5_c44_S		: STD_LOGIC;
	SIGNAL HA1_l5_c44_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c45_S		: STD_LOGIC;
	SIGNAL FA1_l5_c45_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c45_S		: STD_LOGIC;
	SIGNAL FA2_l5_c45_Cout	: STD_LOGIC;
	SIGNAL FA3_l5_c45_S		: STD_LOGIC;
	SIGNAL FA3_l5_c45_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c46_S		: STD_LOGIC;
	SIGNAL FA1_l5_c46_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c46_S		: STD_LOGIC;
	SIGNAL FA2_l5_c46_Cout	: STD_LOGIC;
	SIGNAL HA1_l5_c46_S		: STD_LOGIC;
	SIGNAL HA1_l5_c46_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c47_S		: STD_LOGIC;
	SIGNAL FA1_l5_c47_Cout	: STD_LOGIC;
	SIGNAL FA2_l5_c47_S		: STD_LOGIC;
	SIGNAL FA2_l5_c47_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c48_S		: STD_LOGIC;
	SIGNAL FA1_l5_c48_Cout	: STD_LOGIC;
	SIGNAL HA1_l5_c48_S		: STD_LOGIC;
	SIGNAL HA1_l5_c48_Cout	: STD_LOGIC;
	SIGNAL FA1_l5_c49_S		: STD_LOGIC;
	SIGNAL FA1_l5_c49_Cout	: STD_LOGIC;
	SIGNAL HA1_l5_c50_S		: STD_LOGIC;
	SIGNAL HA1_l5_c50_Cout	: STD_LOGIC;
	SIGNAL HA1_l4_c10_S		: STD_LOGIC;
	SIGNAL HA1_l4_c10_Cout	: STD_LOGIC;
	SIGNAL HA1_l4_c11_S		: STD_LOGIC;
	SIGNAL HA1_l4_c11_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c12_S		: STD_LOGIC;
	SIGNAL FA1_l4_c12_Cout	: STD_LOGIC;
	SIGNAL HA1_l4_c12_S		: STD_LOGIC;
	SIGNAL HA1_l4_c12_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c13_S		: STD_LOGIC;
	SIGNAL FA1_l4_c13_Cout	: STD_LOGIC;
	SIGNAL HA1_l4_c13_S		: STD_LOGIC;
	SIGNAL HA1_l4_c13_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c14_S		: STD_LOGIC;
	SIGNAL FA1_l4_c14_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c14_S		: STD_LOGIC;
	SIGNAL FA2_l4_c14_Cout	: STD_LOGIC;
	SIGNAL HA1_l4_c14_S		: STD_LOGIC;
	SIGNAL HA1_l4_c14_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c15_S		: STD_LOGIC;
	SIGNAL FA1_l4_c15_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c15_S		: STD_LOGIC;
	SIGNAL FA2_l4_c15_Cout	: STD_LOGIC;
	SIGNAL HA1_l4_c15_S		: STD_LOGIC;
	SIGNAL HA1_l4_c15_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c16_S		: STD_LOGIC;
	SIGNAL FA1_l4_c16_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c16_S		: STD_LOGIC;
	SIGNAL FA2_l4_c16_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c16_S		: STD_LOGIC;
	SIGNAL FA3_l4_c16_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c17_S		: STD_LOGIC;
	SIGNAL FA1_l4_c17_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c17_S		: STD_LOGIC;
	SIGNAL FA2_l4_c17_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c17_S		: STD_LOGIC;
	SIGNAL FA3_l4_c17_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c18_S		: STD_LOGIC;
	SIGNAL FA1_l4_c18_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c18_S		: STD_LOGIC;
	SIGNAL FA2_l4_c18_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c18_S		: STD_LOGIC;
	SIGNAL FA3_l4_c18_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c19_S		: STD_LOGIC;
	SIGNAL FA1_l4_c19_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c19_S		: STD_LOGIC;
	SIGNAL FA2_l4_c19_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c19_S		: STD_LOGIC;
	SIGNAL FA3_l4_c19_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c20_S		: STD_LOGIC;
	SIGNAL FA1_l4_c20_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c20_S		: STD_LOGIC;
	SIGNAL FA2_l4_c20_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c20_S		: STD_LOGIC;
	SIGNAL FA3_l4_c20_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c21_S		: STD_LOGIC;
	SIGNAL FA1_l4_c21_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c21_S		: STD_LOGIC;
	SIGNAL FA2_l4_c21_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c21_S		: STD_LOGIC;
	SIGNAL FA3_l4_c21_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c22_S		: STD_LOGIC;
	SIGNAL FA1_l4_c22_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c22_S		: STD_LOGIC;
	SIGNAL FA2_l4_c22_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c22_S		: STD_LOGIC;
	SIGNAL FA3_l4_c22_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c23_S		: STD_LOGIC;
	SIGNAL FA1_l4_c23_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c23_S		: STD_LOGIC;
	SIGNAL FA2_l4_c23_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c23_S		: STD_LOGIC;
	SIGNAL FA3_l4_c23_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c24_S		: STD_LOGIC;
	SIGNAL FA1_l4_c24_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c24_S		: STD_LOGIC;
	SIGNAL FA2_l4_c24_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c24_S		: STD_LOGIC;
	SIGNAL FA3_l4_c24_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c25_S		: STD_LOGIC;
	SIGNAL FA1_l4_c25_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c25_S		: STD_LOGIC;
	SIGNAL FA2_l4_c25_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c25_S		: STD_LOGIC;
	SIGNAL FA3_l4_c25_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c26_S		: STD_LOGIC;
	SIGNAL FA1_l4_c26_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c26_S		: STD_LOGIC;
	SIGNAL FA2_l4_c26_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c26_S		: STD_LOGIC;
	SIGNAL FA3_l4_c26_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c27_S		: STD_LOGIC;
	SIGNAL FA1_l4_c27_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c27_S		: STD_LOGIC;
	SIGNAL FA2_l4_c27_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c27_S		: STD_LOGIC;
	SIGNAL FA3_l4_c27_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c28_S		: STD_LOGIC;
	SIGNAL FA1_l4_c28_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c28_S		: STD_LOGIC;
	SIGNAL FA2_l4_c28_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c28_S		: STD_LOGIC;
	SIGNAL FA3_l4_c28_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c29_S		: STD_LOGIC;
	SIGNAL FA1_l4_c29_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c29_S		: STD_LOGIC;
	SIGNAL FA2_l4_c29_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c29_S		: STD_LOGIC;
	SIGNAL FA3_l4_c29_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c30_S		: STD_LOGIC;
	SIGNAL FA1_l4_c30_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c30_S		: STD_LOGIC;
	SIGNAL FA2_l4_c30_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c30_S		: STD_LOGIC;
	SIGNAL FA3_l4_c30_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c31_S		: STD_LOGIC;
	SIGNAL FA1_l4_c31_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c31_S		: STD_LOGIC;
	SIGNAL FA2_l4_c31_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c31_S		: STD_LOGIC;
	SIGNAL FA3_l4_c31_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c32_S		: STD_LOGIC;
	SIGNAL FA1_l4_c32_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c32_S		: STD_LOGIC;
	SIGNAL FA2_l4_c32_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c32_S		: STD_LOGIC;
	SIGNAL FA3_l4_c32_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c33_S		: STD_LOGIC;
	SIGNAL FA1_l4_c33_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c33_S		: STD_LOGIC;
	SIGNAL FA2_l4_c33_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c33_S		: STD_LOGIC;
	SIGNAL FA3_l4_c33_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c34_S		: STD_LOGIC;
	SIGNAL FA1_l4_c34_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c34_S		: STD_LOGIC;
	SIGNAL FA2_l4_c34_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c34_S		: STD_LOGIC;
	SIGNAL FA3_l4_c34_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c35_S		: STD_LOGIC;
	SIGNAL FA1_l4_c35_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c35_S		: STD_LOGIC;
	SIGNAL FA2_l4_c35_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c35_S		: STD_LOGIC;
	SIGNAL FA3_l4_c35_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c36_S		: STD_LOGIC;
	SIGNAL FA1_l4_c36_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c36_S		: STD_LOGIC;
	SIGNAL FA2_l4_c36_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c36_S		: STD_LOGIC;
	SIGNAL FA3_l4_c36_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c37_S		: STD_LOGIC;
	SIGNAL FA1_l4_c37_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c37_S		: STD_LOGIC;
	SIGNAL FA2_l4_c37_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c37_S		: STD_LOGIC;
	SIGNAL FA3_l4_c37_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c38_S		: STD_LOGIC;
	SIGNAL FA1_l4_c38_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c38_S		: STD_LOGIC;
	SIGNAL FA2_l4_c38_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c38_S		: STD_LOGIC;
	SIGNAL FA3_l4_c38_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c39_S		: STD_LOGIC;
	SIGNAL FA1_l4_c39_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c39_S		: STD_LOGIC;
	SIGNAL FA2_l4_c39_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c39_S		: STD_LOGIC;
	SIGNAL FA3_l4_c39_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c40_S		: STD_LOGIC;
	SIGNAL FA1_l4_c40_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c40_S		: STD_LOGIC;
	SIGNAL FA2_l4_c40_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c40_S		: STD_LOGIC;
	SIGNAL FA3_l4_c40_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c41_S		: STD_LOGIC;
	SIGNAL FA1_l4_c41_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c41_S		: STD_LOGIC;
	SIGNAL FA2_l4_c41_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c41_S		: STD_LOGIC;
	SIGNAL FA3_l4_c41_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c42_S		: STD_LOGIC;
	SIGNAL FA1_l4_c42_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c42_S		: STD_LOGIC;
	SIGNAL FA2_l4_c42_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c42_S		: STD_LOGIC;
	SIGNAL FA3_l4_c42_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c43_S		: STD_LOGIC;
	SIGNAL FA1_l4_c43_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c43_S		: STD_LOGIC;
	SIGNAL FA2_l4_c43_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c43_S		: STD_LOGIC;
	SIGNAL FA3_l4_c43_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c44_S		: STD_LOGIC;
	SIGNAL FA1_l4_c44_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c44_S		: STD_LOGIC;
	SIGNAL FA2_l4_c44_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c44_S		: STD_LOGIC;
	SIGNAL FA3_l4_c44_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c45_S		: STD_LOGIC;
	SIGNAL FA1_l4_c45_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c45_S		: STD_LOGIC;
	SIGNAL FA2_l4_c45_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c45_S		: STD_LOGIC;
	SIGNAL FA3_l4_c45_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c46_S		: STD_LOGIC;
	SIGNAL FA1_l4_c46_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c46_S		: STD_LOGIC;
	SIGNAL FA2_l4_c46_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c46_S		: STD_LOGIC;
	SIGNAL FA3_l4_c46_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c47_S		: STD_LOGIC;
	SIGNAL FA1_l4_c47_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c47_S		: STD_LOGIC;
	SIGNAL FA2_l4_c47_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c47_S		: STD_LOGIC;
	SIGNAL FA3_l4_c47_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c48_S		: STD_LOGIC;
	SIGNAL FA1_l4_c48_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c48_S		: STD_LOGIC;
	SIGNAL FA2_l4_c48_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c48_S		: STD_LOGIC;
	SIGNAL FA3_l4_c48_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c49_S		: STD_LOGIC;
	SIGNAL FA1_l4_c49_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c49_S		: STD_LOGIC;
	SIGNAL FA2_l4_c49_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c49_S		: STD_LOGIC;
	SIGNAL FA3_l4_c49_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c50_S		: STD_LOGIC;
	SIGNAL FA1_l4_c50_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c50_S		: STD_LOGIC;
	SIGNAL FA2_l4_c50_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c50_S		: STD_LOGIC;
	SIGNAL FA3_l4_c50_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c51_S		: STD_LOGIC;
	SIGNAL FA1_l4_c51_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c51_S		: STD_LOGIC;
	SIGNAL FA2_l4_c51_Cout	: STD_LOGIC;
	SIGNAL FA3_l4_c51_S		: STD_LOGIC;
	SIGNAL FA3_l4_c51_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c52_S		: STD_LOGIC;
	SIGNAL FA1_l4_c52_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c52_S		: STD_LOGIC;
	SIGNAL FA2_l4_c52_Cout	: STD_LOGIC;
	SIGNAL HA1_l4_c52_S		: STD_LOGIC;
	SIGNAL HA1_l4_c52_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c53_S		: STD_LOGIC;
	SIGNAL FA1_l4_c53_Cout	: STD_LOGIC;
	SIGNAL FA2_l4_c53_S		: STD_LOGIC;
	SIGNAL FA2_l4_c53_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c54_S		: STD_LOGIC;
	SIGNAL FA1_l4_c54_Cout	: STD_LOGIC;
	SIGNAL HA1_l4_c54_S		: STD_LOGIC;
	SIGNAL HA1_l4_c54_Cout	: STD_LOGIC;
	SIGNAL FA1_l4_c55_S		: STD_LOGIC;
	SIGNAL FA1_l4_c55_Cout	: STD_LOGIC;
	SIGNAL HA1_l4_c56_S		: STD_LOGIC;
	SIGNAL HA1_l4_c56_Cout	: STD_LOGIC;
	SIGNAL HA1_l3_c6_S		: STD_LOGIC;
	SIGNAL HA1_l3_c6_Cout	: STD_LOGIC;
	SIGNAL HA1_l3_c7_S		: STD_LOGIC;
	SIGNAL HA1_l3_c7_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c8_S		: STD_LOGIC;
	SIGNAL FA1_l3_c8_Cout	: STD_LOGIC;
	SIGNAL HA1_l3_c8_S		: STD_LOGIC;
	SIGNAL HA1_l3_c8_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c9_S		: STD_LOGIC;
	SIGNAL FA1_l3_c9_Cout	: STD_LOGIC;
	SIGNAL HA1_l3_c9_S		: STD_LOGIC;
	SIGNAL HA1_l3_c9_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c10_S		: STD_LOGIC;
	SIGNAL FA1_l3_c10_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c10_S		: STD_LOGIC;
	SIGNAL FA2_l3_c10_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c11_S		: STD_LOGIC;
	SIGNAL FA1_l3_c11_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c11_S		: STD_LOGIC;
	SIGNAL FA2_l3_c11_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c12_S		: STD_LOGIC;
	SIGNAL FA1_l3_c12_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c12_S		: STD_LOGIC;
	SIGNAL FA2_l3_c12_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c13_S		: STD_LOGIC;
	SIGNAL FA1_l3_c13_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c13_S		: STD_LOGIC;
	SIGNAL FA2_l3_c13_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c14_S		: STD_LOGIC;
	SIGNAL FA1_l3_c14_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c14_S		: STD_LOGIC;
	SIGNAL FA2_l3_c14_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c15_S		: STD_LOGIC;
	SIGNAL FA1_l3_c15_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c15_S		: STD_LOGIC;
	SIGNAL FA2_l3_c15_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c16_S		: STD_LOGIC;
	SIGNAL FA1_l3_c16_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c16_S		: STD_LOGIC;
	SIGNAL FA2_l3_c16_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c17_S		: STD_LOGIC;
	SIGNAL FA1_l3_c17_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c17_S		: STD_LOGIC;
	SIGNAL FA2_l3_c17_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c18_S		: STD_LOGIC;
	SIGNAL FA1_l3_c18_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c18_S		: STD_LOGIC;
	SIGNAL FA2_l3_c18_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c19_S		: STD_LOGIC;
	SIGNAL FA1_l3_c19_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c19_S		: STD_LOGIC;
	SIGNAL FA2_l3_c19_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c20_S		: STD_LOGIC;
	SIGNAL FA1_l3_c20_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c20_S		: STD_LOGIC;
	SIGNAL FA2_l3_c20_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c21_S		: STD_LOGIC;
	SIGNAL FA1_l3_c21_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c21_S		: STD_LOGIC;
	SIGNAL FA2_l3_c21_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c22_S		: STD_LOGIC;
	SIGNAL FA1_l3_c22_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c22_S		: STD_LOGIC;
	SIGNAL FA2_l3_c22_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c23_S		: STD_LOGIC;
	SIGNAL FA1_l3_c23_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c23_S		: STD_LOGIC;
	SIGNAL FA2_l3_c23_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c24_S		: STD_LOGIC;
	SIGNAL FA1_l3_c24_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c24_S		: STD_LOGIC;
	SIGNAL FA2_l3_c24_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c25_S		: STD_LOGIC;
	SIGNAL FA1_l3_c25_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c25_S		: STD_LOGIC;
	SIGNAL FA2_l3_c25_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c26_S		: STD_LOGIC;
	SIGNAL FA1_l3_c26_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c26_S		: STD_LOGIC;
	SIGNAL FA2_l3_c26_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c27_S		: STD_LOGIC;
	SIGNAL FA1_l3_c27_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c27_S		: STD_LOGIC;
	SIGNAL FA2_l3_c27_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c28_S		: STD_LOGIC;
	SIGNAL FA1_l3_c28_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c28_S		: STD_LOGIC;
	SIGNAL FA2_l3_c28_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c29_S		: STD_LOGIC;
	SIGNAL FA1_l3_c29_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c29_S		: STD_LOGIC;
	SIGNAL FA2_l3_c29_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c30_S		: STD_LOGIC;
	SIGNAL FA1_l3_c30_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c30_S		: STD_LOGIC;
	SIGNAL FA2_l3_c30_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c31_S		: STD_LOGIC;
	SIGNAL FA1_l3_c31_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c31_S		: STD_LOGIC;
	SIGNAL FA2_l3_c31_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c32_S		: STD_LOGIC;
	SIGNAL FA1_l3_c32_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c32_S		: STD_LOGIC;
	SIGNAL FA2_l3_c32_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c33_S		: STD_LOGIC;
	SIGNAL FA1_l3_c33_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c33_S		: STD_LOGIC;
	SIGNAL FA2_l3_c33_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c34_S		: STD_LOGIC;
	SIGNAL FA1_l3_c34_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c34_S		: STD_LOGIC;
	SIGNAL FA2_l3_c34_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c35_S		: STD_LOGIC;
	SIGNAL FA1_l3_c35_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c35_S		: STD_LOGIC;
	SIGNAL FA2_l3_c35_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c36_S		: STD_LOGIC;
	SIGNAL FA1_l3_c36_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c36_S		: STD_LOGIC;
	SIGNAL FA2_l3_c36_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c37_S		: STD_LOGIC;
	SIGNAL FA1_l3_c37_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c37_S		: STD_LOGIC;
	SIGNAL FA2_l3_c37_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c38_S		: STD_LOGIC;
	SIGNAL FA1_l3_c38_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c38_S		: STD_LOGIC;
	SIGNAL FA2_l3_c38_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c39_S		: STD_LOGIC;
	SIGNAL FA1_l3_c39_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c39_S		: STD_LOGIC;
	SIGNAL FA2_l3_c39_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c40_S		: STD_LOGIC;
	SIGNAL FA1_l3_c40_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c40_S		: STD_LOGIC;
	SIGNAL FA2_l3_c40_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c41_S		: STD_LOGIC;
	SIGNAL FA1_l3_c41_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c41_S		: STD_LOGIC;
	SIGNAL FA2_l3_c41_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c42_S		: STD_LOGIC;
	SIGNAL FA1_l3_c42_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c42_S		: STD_LOGIC;
	SIGNAL FA2_l3_c42_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c43_S		: STD_LOGIC;
	SIGNAL FA1_l3_c43_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c43_S		: STD_LOGIC;
	SIGNAL FA2_l3_c43_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c44_S		: STD_LOGIC;
	SIGNAL FA1_l3_c44_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c44_S		: STD_LOGIC;
	SIGNAL FA2_l3_c44_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c45_S		: STD_LOGIC;
	SIGNAL FA1_l3_c45_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c45_S		: STD_LOGIC;
	SIGNAL FA2_l3_c45_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c46_S		: STD_LOGIC;
	SIGNAL FA1_l3_c46_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c46_S		: STD_LOGIC;
	SIGNAL FA2_l3_c46_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c47_S		: STD_LOGIC;
	SIGNAL FA1_l3_c47_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c47_S		: STD_LOGIC;
	SIGNAL FA2_l3_c47_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c48_S		: STD_LOGIC;
	SIGNAL FA1_l3_c48_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c48_S		: STD_LOGIC;
	SIGNAL FA2_l3_c48_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c49_S		: STD_LOGIC;
	SIGNAL FA1_l3_c49_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c49_S		: STD_LOGIC;
	SIGNAL FA2_l3_c49_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c50_S		: STD_LOGIC;
	SIGNAL FA1_l3_c50_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c50_S		: STD_LOGIC;
	SIGNAL FA2_l3_c50_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c51_S		: STD_LOGIC;
	SIGNAL FA1_l3_c51_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c51_S		: STD_LOGIC;
	SIGNAL FA2_l3_c51_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c52_S		: STD_LOGIC;
	SIGNAL FA1_l3_c52_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c52_S		: STD_LOGIC;
	SIGNAL FA2_l3_c52_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c53_S		: STD_LOGIC;
	SIGNAL FA1_l3_c53_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c53_S		: STD_LOGIC;
	SIGNAL FA2_l3_c53_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c54_S		: STD_LOGIC;
	SIGNAL FA1_l3_c54_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c54_S		: STD_LOGIC;
	SIGNAL FA2_l3_c54_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c55_S		: STD_LOGIC;
	SIGNAL FA1_l3_c55_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c55_S		: STD_LOGIC;
	SIGNAL FA2_l3_c55_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c56_S		: STD_LOGIC;
	SIGNAL FA1_l3_c56_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c56_S		: STD_LOGIC;
	SIGNAL FA2_l3_c56_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c57_S		: STD_LOGIC;
	SIGNAL FA1_l3_c57_Cout	: STD_LOGIC;
	SIGNAL FA2_l3_c57_S		: STD_LOGIC;
	SIGNAL FA2_l3_c57_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c58_S		: STD_LOGIC;
	SIGNAL FA1_l3_c58_Cout	: STD_LOGIC;
	SIGNAL HA1_l3_c58_S		: STD_LOGIC;
	SIGNAL HA1_l3_c58_Cout	: STD_LOGIC;
	SIGNAL FA1_l3_c59_S		: STD_LOGIC;
	SIGNAL FA1_l3_c59_Cout	: STD_LOGIC;
	SIGNAL HA1_l3_c60_S		: STD_LOGIC;
	SIGNAL HA1_l3_c60_Cout	: STD_LOGIC;
	SIGNAL HA1_l2_c4_S		: STD_LOGIC;
	SIGNAL HA1_l2_c4_Cout	: STD_LOGIC;
	SIGNAL HA1_l2_c5_S		: STD_LOGIC;
	SIGNAL HA1_l2_c5_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c6_S		: STD_LOGIC;
	SIGNAL FA1_l2_c6_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c7_S		: STD_LOGIC;
	SIGNAL FA1_l2_c7_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c8_S		: STD_LOGIC;
	SIGNAL FA1_l2_c8_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c9_S		: STD_LOGIC;
	SIGNAL FA1_l2_c9_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c10_S		: STD_LOGIC;
	SIGNAL FA1_l2_c10_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c11_S		: STD_LOGIC;
	SIGNAL FA1_l2_c11_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c12_S		: STD_LOGIC;
	SIGNAL FA1_l2_c12_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c13_S		: STD_LOGIC;
	SIGNAL FA1_l2_c13_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c14_S		: STD_LOGIC;
	SIGNAL FA1_l2_c14_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c15_S		: STD_LOGIC;
	SIGNAL FA1_l2_c15_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c16_S		: STD_LOGIC;
	SIGNAL FA1_l2_c16_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c17_S		: STD_LOGIC;
	SIGNAL FA1_l2_c17_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c18_S		: STD_LOGIC;
	SIGNAL FA1_l2_c18_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c19_S		: STD_LOGIC;
	SIGNAL FA1_l2_c19_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c20_S		: STD_LOGIC;
	SIGNAL FA1_l2_c20_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c21_S		: STD_LOGIC;
	SIGNAL FA1_l2_c21_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c22_S		: STD_LOGIC;
	SIGNAL FA1_l2_c22_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c23_S		: STD_LOGIC;
	SIGNAL FA1_l2_c23_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c24_S		: STD_LOGIC;
	SIGNAL FA1_l2_c24_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c25_S		: STD_LOGIC;
	SIGNAL FA1_l2_c25_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c26_S		: STD_LOGIC;
	SIGNAL FA1_l2_c26_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c27_S		: STD_LOGIC;
	SIGNAL FA1_l2_c27_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c28_S		: STD_LOGIC;
	SIGNAL FA1_l2_c28_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c29_S		: STD_LOGIC;
	SIGNAL FA1_l2_c29_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c30_S		: STD_LOGIC;
	SIGNAL FA1_l2_c30_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c31_S		: STD_LOGIC;
	SIGNAL FA1_l2_c31_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c32_S		: STD_LOGIC;
	SIGNAL FA1_l2_c32_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c33_S		: STD_LOGIC;
	SIGNAL FA1_l2_c33_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c34_S		: STD_LOGIC;
	SIGNAL FA1_l2_c34_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c35_S		: STD_LOGIC;
	SIGNAL FA1_l2_c35_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c36_S		: STD_LOGIC;
	SIGNAL FA1_l2_c36_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c37_S		: STD_LOGIC;
	SIGNAL FA1_l2_c37_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c38_S		: STD_LOGIC;
	SIGNAL FA1_l2_c38_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c39_S		: STD_LOGIC;
	SIGNAL FA1_l2_c39_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c40_S		: STD_LOGIC;
	SIGNAL FA1_l2_c40_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c41_S		: STD_LOGIC;
	SIGNAL FA1_l2_c41_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c42_S		: STD_LOGIC;
	SIGNAL FA1_l2_c42_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c43_S		: STD_LOGIC;
	SIGNAL FA1_l2_c43_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c44_S		: STD_LOGIC;
	SIGNAL FA1_l2_c44_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c45_S		: STD_LOGIC;
	SIGNAL FA1_l2_c45_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c46_S		: STD_LOGIC;
	SIGNAL FA1_l2_c46_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c47_S		: STD_LOGIC;
	SIGNAL FA1_l2_c47_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c48_S		: STD_LOGIC;
	SIGNAL FA1_l2_c48_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c49_S		: STD_LOGIC;
	SIGNAL FA1_l2_c49_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c50_S		: STD_LOGIC;
	SIGNAL FA1_l2_c50_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c51_S		: STD_LOGIC;
	SIGNAL FA1_l2_c51_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c52_S		: STD_LOGIC;
	SIGNAL FA1_l2_c52_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c53_S		: STD_LOGIC;
	SIGNAL FA1_l2_c53_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c54_S		: STD_LOGIC;
	SIGNAL FA1_l2_c54_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c55_S		: STD_LOGIC;
	SIGNAL FA1_l2_c55_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c56_S		: STD_LOGIC;
	SIGNAL FA1_l2_c56_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c57_S		: STD_LOGIC;
	SIGNAL FA1_l2_c57_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c58_S		: STD_LOGIC;
	SIGNAL FA1_l2_c58_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c59_S		: STD_LOGIC;
	SIGNAL FA1_l2_c59_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c60_S		: STD_LOGIC;
	SIGNAL FA1_l2_c60_Cout	: STD_LOGIC;
	SIGNAL FA1_l2_c61_S		: STD_LOGIC;
	SIGNAL FA1_l2_c61_Cout	: STD_LOGIC;
	SIGNAL HA1_l2_c62_S		: STD_LOGIC;
	SIGNAL HA1_l2_c62_Cout	: STD_LOGIC;
	SIGNAL HA1_l1_c2_S		: STD_LOGIC;
	SIGNAL HA1_l1_c2_Cout	: STD_LOGIC;
	SIGNAL HA1_l1_c3_S		: STD_LOGIC;
	SIGNAL HA1_l1_c3_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c4_S		: STD_LOGIC;
	SIGNAL FA1_l1_c4_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c5_S		: STD_LOGIC;
	SIGNAL FA1_l1_c5_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c6_S		: STD_LOGIC;
	SIGNAL FA1_l1_c6_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c7_S		: STD_LOGIC;
	SIGNAL FA1_l1_c7_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c8_S		: STD_LOGIC;
	SIGNAL FA1_l1_c8_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c9_S		: STD_LOGIC;
	SIGNAL FA1_l1_c9_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c10_S		: STD_LOGIC;
	SIGNAL FA1_l1_c10_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c11_S		: STD_LOGIC;
	SIGNAL FA1_l1_c11_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c12_S		: STD_LOGIC;
	SIGNAL FA1_l1_c12_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c13_S		: STD_LOGIC;
	SIGNAL FA1_l1_c13_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c14_S		: STD_LOGIC;
	SIGNAL FA1_l1_c14_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c15_S		: STD_LOGIC;
	SIGNAL FA1_l1_c15_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c16_S		: STD_LOGIC;
	SIGNAL FA1_l1_c16_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c17_S		: STD_LOGIC;
	SIGNAL FA1_l1_c17_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c18_S		: STD_LOGIC;
	SIGNAL FA1_l1_c18_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c19_S		: STD_LOGIC;
	SIGNAL FA1_l1_c19_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c20_S		: STD_LOGIC;
	SIGNAL FA1_l1_c20_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c21_S		: STD_LOGIC;
	SIGNAL FA1_l1_c21_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c22_S		: STD_LOGIC;
	SIGNAL FA1_l1_c22_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c23_S		: STD_LOGIC;
	SIGNAL FA1_l1_c23_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c24_S		: STD_LOGIC;
	SIGNAL FA1_l1_c24_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c25_S		: STD_LOGIC;
	SIGNAL FA1_l1_c25_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c26_S		: STD_LOGIC;
	SIGNAL FA1_l1_c26_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c27_S		: STD_LOGIC;
	SIGNAL FA1_l1_c27_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c28_S		: STD_LOGIC;
	SIGNAL FA1_l1_c28_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c29_S		: STD_LOGIC;
	SIGNAL FA1_l1_c29_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c30_S		: STD_LOGIC;
	SIGNAL FA1_l1_c30_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c31_S		: STD_LOGIC;
	SIGNAL FA1_l1_c31_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c32_S		: STD_LOGIC;
	SIGNAL FA1_l1_c32_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c33_S		: STD_LOGIC;
	SIGNAL FA1_l1_c33_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c34_S		: STD_LOGIC;
	SIGNAL FA1_l1_c34_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c35_S		: STD_LOGIC;
	SIGNAL FA1_l1_c35_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c36_S		: STD_LOGIC;
	SIGNAL FA1_l1_c36_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c37_S		: STD_LOGIC;
	SIGNAL FA1_l1_c37_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c38_S		: STD_LOGIC;
	SIGNAL FA1_l1_c38_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c39_S		: STD_LOGIC;
	SIGNAL FA1_l1_c39_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c40_S		: STD_LOGIC;
	SIGNAL FA1_l1_c40_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c41_S		: STD_LOGIC;
	SIGNAL FA1_l1_c41_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c42_S		: STD_LOGIC;
	SIGNAL FA1_l1_c42_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c43_S		: STD_LOGIC;
	SIGNAL FA1_l1_c43_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c44_S		: STD_LOGIC;
	SIGNAL FA1_l1_c44_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c45_S		: STD_LOGIC;
	SIGNAL FA1_l1_c45_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c46_S		: STD_LOGIC;
	SIGNAL FA1_l1_c46_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c47_S		: STD_LOGIC;
	SIGNAL FA1_l1_c47_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c48_S		: STD_LOGIC;
	SIGNAL FA1_l1_c48_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c49_S		: STD_LOGIC;
	SIGNAL FA1_l1_c49_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c50_S		: STD_LOGIC;
	SIGNAL FA1_l1_c50_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c51_S		: STD_LOGIC;
	SIGNAL FA1_l1_c51_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c52_S		: STD_LOGIC;
	SIGNAL FA1_l1_c52_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c53_S		: STD_LOGIC;
	SIGNAL FA1_l1_c53_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c54_S		: STD_LOGIC;
	SIGNAL FA1_l1_c54_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c55_S		: STD_LOGIC;
	SIGNAL FA1_l1_c55_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c56_S		: STD_LOGIC;
	SIGNAL FA1_l1_c56_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c57_S		: STD_LOGIC;
	SIGNAL FA1_l1_c57_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c58_S		: STD_LOGIC;
	SIGNAL FA1_l1_c58_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c59_S		: STD_LOGIC;
	SIGNAL FA1_l1_c59_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c60_S		: STD_LOGIC;
	SIGNAL FA1_l1_c60_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c61_S		: STD_LOGIC;
	SIGNAL FA1_l1_c61_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c62_S		: STD_LOGIC;
	SIGNAL FA1_l1_c62_Cout	: STD_LOGIC;
	SIGNAL FA1_l1_c63_S		: STD_LOGIC;
	SIGNAL FA1_l1_c63_Cout	: STD_LOGIC;

BEGIN

	pp0_Sneg	<= NOT pp0(32);
	pp1_Sneg	<= NOT pp1(32);
	pp2_Sneg	<= NOT pp2(32);
	pp3_Sneg	<= NOT pp3(32);
	pp4_Sneg	<= NOT pp4(32);
	pp5_Sneg	<= NOT pp5(32);
	pp6_Sneg	<= NOT pp6(32);
	pp7_Sneg	<= NOT pp7(32);
	pp8_Sneg	<= NOT pp8(32);
	pp9_Sneg	<= NOT pp9(32);
	pp10_Sneg	<= NOT pp10(32);
	pp11_Sneg	<= NOT pp11(32);
	pp12_Sneg	<= NOT pp12(32);
	pp13_Sneg	<= NOT pp13(32);
	pp14_Sneg	<= NOT pp14(32);
	pp15_Sneg	<= NOT pp15(32);

	IN1_sum(1 DOWNTO 0) <= pp0(1 DOWNTO 0);
	IN1_sum(2) <= HA1_l1_c2_S;
	IN1_sum(3) <= HA1_l1_c3_S;
	IN1_sum(4) <= FA1_l1_c4_S;
	IN1_sum(5) <= FA1_l1_c5_S;
	IN1_sum(6) <= FA1_l1_c6_S;
	IN1_sum(7) <= FA1_l1_c7_S;
	IN1_sum(8) <= FA1_l1_c8_S;
	IN1_sum(9) <= FA1_l1_c9_S;
	IN1_sum(10) <= FA1_l1_c10_S;
	IN1_sum(11) <= FA1_l1_c11_S;
	IN1_sum(12) <= FA1_l1_c12_S;
	IN1_sum(13) <= FA1_l1_c13_S;
	IN1_sum(14) <= FA1_l1_c14_S;
	IN1_sum(15) <= FA1_l1_c15_S;
	IN1_sum(16) <= FA1_l1_c16_S;
	IN1_sum(17) <= FA1_l1_c17_S;
	IN1_sum(18) <= FA1_l1_c18_S;
	IN1_sum(19) <= FA1_l1_c19_S;
	IN1_sum(20) <= FA1_l1_c20_S;
	IN1_sum(21) <= FA1_l1_c21_S;
	IN1_sum(22) <= FA1_l1_c22_S;
	IN1_sum(23) <= FA1_l1_c23_S;
	IN1_sum(24) <= FA1_l1_c24_S;
	IN1_sum(25) <= FA1_l1_c25_S;
	IN1_sum(26) <= FA1_l1_c26_S;
	IN1_sum(27) <= FA1_l1_c27_S;
	IN1_sum(28) <= FA1_l1_c28_S;
	IN1_sum(29) <= FA1_l1_c29_S;
	IN1_sum(30) <= FA1_l1_c30_S;
	IN1_sum(31) <= FA1_l1_c31_S;
	IN1_sum(32) <= FA1_l1_c32_S;
	IN1_sum(33) <= FA1_l1_c33_S;
	IN1_sum(34) <= FA1_l1_c34_S;
	IN1_sum(35) <= FA1_l1_c35_S;
	IN1_sum(36) <= FA1_l1_c36_S;
	IN1_sum(37) <= FA1_l1_c37_S;
	IN1_sum(38) <= FA1_l1_c38_S;
	IN1_sum(39) <= FA1_l1_c39_S;
	IN1_sum(40) <= FA1_l1_c40_S;
	IN1_sum(41) <= FA1_l1_c41_S;
	IN1_sum(42) <= FA1_l1_c42_S;
	IN1_sum(43) <= FA1_l1_c43_S;
	IN1_sum(44) <= FA1_l1_c44_S;
	IN1_sum(45) <= FA1_l1_c45_S;
	IN1_sum(46) <= FA1_l1_c46_S;
	IN1_sum(47) <= FA1_l1_c47_S;
	IN1_sum(48) <= FA1_l1_c48_S;
	IN1_sum(49) <= FA1_l1_c49_S;
	IN1_sum(50) <= FA1_l1_c50_S;
	IN1_sum(51) <= FA1_l1_c51_S;
	IN1_sum(52) <= FA1_l1_c52_S;
	IN1_sum(53) <= FA1_l1_c53_S;
	IN1_sum(54) <= FA1_l1_c54_S;
	IN1_sum(55) <= FA1_l1_c55_S;
	IN1_sum(56) <= FA1_l1_c56_S;
	IN1_sum(57) <= FA1_l1_c57_S;
	IN1_sum(58) <= FA1_l1_c58_S;
	IN1_sum(59) <= FA1_l1_c59_S;
	IN1_sum(60) <= FA1_l1_c60_S;
	IN1_sum(61) <= FA1_l1_c61_S;
	IN1_sum(62) <= FA1_l1_c62_S;
	IN1_sum(63) <= FA1_l1_c63_S;

	IN2_sum(0) <= pp0(32);
	IN2_sum(1) <= '0';
	IN2_sum(2) <= pp1(32);
	IN2_sum(3) <= HA1_l1_c2_Cout;
	IN2_sum(4) <= HA1_l1_c3_Cout;
	IN2_sum(5) <= FA1_l1_c4_Cout;
	IN2_sum(6) <= FA1_l1_c5_Cout;
	IN2_sum(7) <= FA1_l1_c6_Cout;
	IN2_sum(8) <= FA1_l1_c7_Cout;
	IN2_sum(9) <= FA1_l1_c8_Cout;
	IN2_sum(10) <= FA1_l1_c9_Cout;
	IN2_sum(11) <= FA1_l1_c10_Cout;
	IN2_sum(12) <= FA1_l1_c11_Cout;
	IN2_sum(13) <= FA1_l1_c12_Cout;
	IN2_sum(14) <= FA1_l1_c13_Cout;
	IN2_sum(15) <= FA1_l1_c14_Cout;
	IN2_sum(16) <= FA1_l1_c15_Cout;
	IN2_sum(17) <= FA1_l1_c16_Cout;
	IN2_sum(18) <= FA1_l1_c17_Cout;
	IN2_sum(19) <= FA1_l1_c18_Cout;
	IN2_sum(20) <= FA1_l1_c19_Cout;
	IN2_sum(21) <= FA1_l1_c20_Cout;
	IN2_sum(22) <= FA1_l1_c21_Cout;
	IN2_sum(23) <= FA1_l1_c22_Cout;
	IN2_sum(24) <= FA1_l1_c23_Cout;
	IN2_sum(25) <= FA1_l1_c24_Cout;
	IN2_sum(26) <= FA1_l1_c25_Cout;
	IN2_sum(27) <= FA1_l1_c26_Cout;
	IN2_sum(28) <= FA1_l1_c27_Cout;
	IN2_sum(29) <= FA1_l1_c28_Cout;
	IN2_sum(30) <= FA1_l1_c29_Cout;
	IN2_sum(31) <= FA1_l1_c30_Cout;
	IN2_sum(32) <= FA1_l1_c31_Cout;
	IN2_sum(33) <= FA1_l1_c32_Cout;
	IN2_sum(34) <= FA1_l1_c33_Cout;
	IN2_sum(35) <= FA1_l1_c34_Cout;
	IN2_sum(36) <= FA1_l1_c35_Cout;
	IN2_sum(37) <= FA1_l1_c36_Cout;
	IN2_sum(38) <= FA1_l1_c37_Cout;
	IN2_sum(39) <= FA1_l1_c38_Cout;
	IN2_sum(40) <= FA1_l1_c39_Cout;
	IN2_sum(41) <= FA1_l1_c40_Cout;
	IN2_sum(42) <= FA1_l1_c41_Cout;
	IN2_sum(43) <= FA1_l1_c42_Cout;
	IN2_sum(44) <= FA1_l1_c43_Cout;
	IN2_sum(45) <= FA1_l1_c44_Cout;
	IN2_sum(46) <= FA1_l1_c45_Cout;
	IN2_sum(47) <= FA1_l1_c46_Cout;
	IN2_sum(48) <= FA1_l1_c47_Cout;
	IN2_sum(49) <= FA1_l1_c48_Cout;
	IN2_sum(50) <= FA1_l1_c49_Cout;
	IN2_sum(51) <= FA1_l1_c50_Cout;
	IN2_sum(52) <= FA1_l1_c51_Cout;
	IN2_sum(53) <= FA1_l1_c52_Cout;
	IN2_sum(54) <= FA1_l1_c53_Cout;
	IN2_sum(55) <= FA1_l1_c54_Cout;
	IN2_sum(56) <= FA1_l1_c55_Cout;
	IN2_sum(57) <= FA1_l1_c56_Cout;
	IN2_sum(58) <= FA1_l1_c57_Cout;
	IN2_sum(59) <= FA1_l1_c58_Cout;
	IN2_sum(60) <= FA1_l1_c59_Cout;
	IN2_sum(61) <= FA1_l1_c60_Cout;
	IN2_sum(62) <= FA1_l1_c61_Cout;
	IN2_sum(63) <= FA1_l1_c62_Cout;

	pp_generator	:	pp_gen
		PORT MAP (
			A 		=> A,
			B 		=> B,
			pp0		=> pp0,
			pp1		=> pp1,
			pp2		=> pp2,
			pp3		=> pp3,
			pp4		=> pp4,
			pp5		=> pp5,
			pp6		=> pp6,
			pp7		=> pp7,
			pp8		=> pp8,
			pp9		=> pp9,
			pp10	=> pp10,
			pp11	=> pp11,
			pp12	=> pp12,
			pp13	=> pp13,
			pp14	=> pp14,
			pp15	=> pp15,
			pp16	=> pp16
		);

	HA1_l6_c24	:	half_adder
		PORT MAP (
			A 		=>	pp0(24),
			B 		=>	pp1(22),
			S 		=>	HA1_l6_c24_S,
			COUT 	=>	HA1_l6_c24_Cout
		);

	HA1_l6_c25	:	half_adder
		PORT MAP (
			A 		=>	pp0(25),
			B 		=>	pp1(23),
			S 		=>	HA1_l6_c25_S,
			COUT 	=>	HA1_l6_c25_Cout
		);

	FA1_l6_c26	:	full_adder
		PORT MAP (
			A 		=>	pp0(26),
			B 		=>	pp1(24),
			CIN 	=>	pp2(22),
			S 		=>	FA1_l6_c26_S,
			COUT 	=>	FA1_l6_c26_Cout
		);

	HA1_l6_c26	:	half_adder
		PORT MAP (
			A 		=>	pp3(20),
			B 		=>	pp4(18),
			S 		=>	HA1_l6_c26_S,
			COUT 	=>	HA1_l6_c26_Cout
		);

	FA1_l6_c27	:	full_adder
		PORT MAP (
			A 		=>	pp0(27),
			B 		=>	pp1(25),
			CIN 	=>	pp2(23),
			S 		=>	FA1_l6_c27_S,
			COUT 	=>	FA1_l6_c27_Cout
		);

	HA1_l6_c27	:	half_adder
		PORT MAP (
			A 		=>	pp3(21),
			B 		=>	pp4(19),
			S 		=>	HA1_l6_c27_S,
			COUT 	=>	HA1_l6_c27_Cout
		);

	FA1_l6_c28	:	full_adder
		PORT MAP (
			A 		=>	pp0(28),
			B 		=>	pp1(26),
			CIN 	=>	pp2(24),
			S 		=>	FA1_l6_c28_S,
			COUT 	=>	FA1_l6_c28_Cout
		);

	FA2_l6_c28	:	full_adder
		PORT MAP (
			A 		=>	pp3(22),
			B 		=>	pp4(20),
			CIN 	=>	pp5(18),
			S 		=>	FA2_l6_c28_S,
			COUT 	=>	FA2_l6_c28_Cout
		);

	HA1_l6_c28	:	half_adder
		PORT MAP (
			A 		=>	pp6(16),
			B 		=>	pp7(14),
			S 		=>	HA1_l6_c28_S,
			COUT 	=>	HA1_l6_c28_Cout
		);

	FA1_l6_c29	:	full_adder
		PORT MAP (
			A 		=>	pp0(29),
			B 		=>	pp1(27),
			CIN 	=>	pp2(25),
			S 		=>	FA1_l6_c29_S,
			COUT 	=>	FA1_l6_c29_Cout
		);

	FA2_l6_c29	:	full_adder
		PORT MAP (
			A 		=>	pp3(23),
			B 		=>	pp4(21),
			CIN 	=>	pp5(19),
			S 		=>	FA2_l6_c29_S,
			COUT 	=>	FA2_l6_c29_Cout
		);

	HA1_l6_c29	:	half_adder
		PORT MAP (
			A 		=>	pp6(17),
			B 		=>	pp7(15),
			S 		=>	HA1_l6_c29_S,
			COUT 	=>	HA1_l6_c29_Cout
		);

	FA1_l6_c30	:	full_adder
		PORT MAP (
			A 		=>	pp0(30),
			B 		=>	pp1(28),
			CIN 	=>	pp2(26),
			S 		=>	FA1_l6_c30_S,
			COUT 	=>	FA1_l6_c30_Cout
		);

	FA2_l6_c30	:	full_adder
		PORT MAP (
			A 		=>	pp3(24),
			B 		=>	pp4(22),
			CIN 	=>	pp5(20),
			S 		=>	FA2_l6_c30_S,
			COUT 	=>	FA2_l6_c30_Cout
		);

	FA3_l6_c30	:	full_adder
		PORT MAP (
			A 		=>	pp6(18),
			B 		=>	pp7(16),
			CIN 	=>	pp8(14),
			S 		=>	FA3_l6_c30_S,
			COUT 	=>	FA3_l6_c30_Cout
		);

	HA1_l6_c30	:	half_adder
		PORT MAP (
			A 		=>	pp9(12),
			B 		=>	pp10(10),
			S 		=>	HA1_l6_c30_S,
			COUT 	=>	HA1_l6_c30_Cout
		);

	FA1_l6_c31	:	full_adder
		PORT MAP (
			A 		=>	pp0(31),
			B 		=>	pp1(29),
			CIN 	=>	pp2(27),
			S 		=>	FA1_l6_c31_S,
			COUT 	=>	FA1_l6_c31_Cout
		);

	FA2_l6_c31	:	full_adder
		PORT MAP (
			A 		=>	pp3(25),
			B 		=>	pp4(23),
			CIN 	=>	pp5(21),
			S 		=>	FA2_l6_c31_S,
			COUT 	=>	FA2_l6_c31_Cout
		);

	FA3_l6_c31	:	full_adder
		PORT MAP (
			A 		=>	pp6(19),
			B 		=>	pp7(17),
			CIN 	=>	pp8(15),
			S 		=>	FA3_l6_c31_S,
			COUT 	=>	FA3_l6_c31_Cout
		);

	HA1_l6_c31	:	half_adder
		PORT MAP (
			A 		=>	pp9(13),
			B 		=>	pp10(11),
			S 		=>	HA1_l6_c31_S,
			COUT 	=>	HA1_l6_c31_Cout
		);

	FA1_l6_c32	:	full_adder
		PORT MAP (
			A 		=>	pp0(32),
			B 		=>	pp1(30),
			CIN 	=>	pp2(28),
			S 		=>	FA1_l6_c32_S,
			COUT 	=>	FA1_l6_c32_Cout
		);

	FA2_l6_c32	:	full_adder
		PORT MAP (
			A 		=>	pp3(26),
			B 		=>	pp4(24),
			CIN 	=>	pp5(22),
			S 		=>	FA2_l6_c32_S,
			COUT 	=>	FA2_l6_c32_Cout
		);

	FA3_l6_c32	:	full_adder
		PORT MAP (
			A 		=>	pp6(20),
			B 		=>	pp7(18),
			CIN 	=>	pp8(16),
			S 		=>	FA3_l6_c32_S,
			COUT 	=>	FA3_l6_c32_Cout
		);

	FA4_l6_c32	:	full_adder
		PORT MAP (
			A 		=>	pp9(14),
			B 		=>	pp10(12),
			CIN 	=>	pp11(10),
			S 		=>	FA4_l6_c32_S,
			COUT 	=>	FA4_l6_c32_Cout
		);

	FA1_l6_c33	:	full_adder
		PORT MAP (
			A 		=>	pp0(32),
			B 		=>	pp1(31),
			CIN 	=>	pp2(29),
			S 		=>	FA1_l6_c33_S,
			COUT 	=>	FA1_l6_c33_Cout
		);

	FA2_l6_c33	:	full_adder
		PORT MAP (
			A 		=>	pp3(27),
			B 		=>	pp4(25),
			CIN 	=>	pp5(23),
			S 		=>	FA2_l6_c33_S,
			COUT 	=>	FA2_l6_c33_Cout
		);

	FA3_l6_c33	:	full_adder
		PORT MAP (
			A 		=>	pp6(21),
			B 		=>	pp7(19),
			CIN 	=>	pp8(17),
			S 		=>	FA3_l6_c33_S,
			COUT 	=>	FA3_l6_c33_Cout
		);

	FA4_l6_c33	:	full_adder
		PORT MAP (
			A 		=>	pp9(15),
			B 		=>	pp10(13),
			CIN 	=>	pp11(11),
			S 		=>	FA4_l6_c33_S,
			COUT 	=>	FA4_l6_c33_Cout
		);

	FA1_l6_c34	:	full_adder
		PORT MAP (
			A 		=>	pp0(32),
			B 		=>	pp1(32),
			CIN 	=>	pp2(30),
			S 		=>	FA1_l6_c34_S,
			COUT 	=>	FA1_l6_c34_Cout
		);

	FA2_l6_c34	:	full_adder
		PORT MAP (
			A 		=>	pp3(28),
			B 		=>	pp4(26),
			CIN 	=>	pp5(24),
			S 		=>	FA2_l6_c34_S,
			COUT 	=>	FA2_l6_c34_Cout
		);

	FA3_l6_c34	:	full_adder
		PORT MAP (
			A 		=>	pp6(22),
			B 		=>	pp7(20),
			CIN 	=>	pp8(18),
			S 		=>	FA3_l6_c34_S,
			COUT 	=>	FA3_l6_c34_Cout
		);

	FA4_l6_c34	:	full_adder
		PORT MAP (
			A 		=>	pp9(16),
			B 		=>	pp10(14),
			CIN 	=>	pp11(12),
			S 		=>	FA4_l6_c34_S,
			COUT 	=>	FA4_l6_c34_Cout
		);

	FA1_l6_c35	:	full_adder
		PORT MAP (
			A 		=>	pp0_Sneg,
			B 		=>	pp1_Sneg,
			CIN 	=>	pp2(31),
			S 		=>	FA1_l6_c35_S,
			COUT 	=>	FA1_l6_c35_Cout
		);

	FA2_l6_c35	:	full_adder
		PORT MAP (
			A 		=>	pp3(29),
			B 		=>	pp4(27),
			CIN 	=>	pp5(25),
			S 		=>	FA2_l6_c35_S,
			COUT 	=>	FA2_l6_c35_Cout
		);

	FA3_l6_c35	:	full_adder
		PORT MAP (
			A 		=>	pp6(23),
			B 		=>	pp7(21),
			CIN 	=>	pp8(19),
			S 		=>	FA3_l6_c35_S,
			COUT 	=>	FA3_l6_c35_Cout
		);

	FA4_l6_c35	:	full_adder
		PORT MAP (
			A 		=>	pp9(17),
			B 		=>	pp10(15),
			CIN 	=>	pp11(13),
			S 		=>	FA4_l6_c35_S,
			COUT 	=>	FA4_l6_c35_Cout
		);

	FA1_l6_c36	:	full_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp2(32),
			CIN 	=>	pp3(30),
			S 		=>	FA1_l6_c36_S,
			COUT 	=>	FA1_l6_c36_Cout
		);

	FA2_l6_c36	:	full_adder
		PORT MAP (
			A 		=>	pp4(28),
			B 		=>	pp5(26),
			CIN 	=>	pp6(24),
			S 		=>	FA2_l6_c36_S,
			COUT 	=>	FA2_l6_c36_Cout
		);

	FA3_l6_c36	:	full_adder
		PORT MAP (
			A 		=>	pp7(22),
			B 		=>	pp8(20),
			CIN 	=>	pp9(18),
			S 		=>	FA3_l6_c36_S,
			COUT 	=>	FA3_l6_c36_Cout
		);

	HA1_l6_c36	:	half_adder
		PORT MAP (
			A 		=>	pp10(16),
			B 		=>	pp11(14),
			S 		=>	HA1_l6_c36_S,
			COUT 	=>	HA1_l6_c36_Cout
		);

	FA1_l6_c37	:	full_adder
		PORT MAP (
			A 		=>	pp2_Sneg,
			B 		=>	pp3(31),
			CIN 	=>	pp4(29),
			S 		=>	FA1_l6_c37_S,
			COUT 	=>	FA1_l6_c37_Cout
		);

	FA2_l6_c37	:	full_adder
		PORT MAP (
			A 		=>	pp5(27),
			B 		=>	pp6(25),
			CIN 	=>	pp7(23),
			S 		=>	FA2_l6_c37_S,
			COUT 	=>	FA2_l6_c37_Cout
		);

	FA3_l6_c37	:	full_adder
		PORT MAP (
			A 		=>	pp8(21),
			B 		=>	pp9(19),
			CIN 	=>	pp10(17),
			S 		=>	FA3_l6_c37_S,
			COUT 	=>	FA3_l6_c37_Cout
		);

	FA1_l6_c38	:	full_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp3(32),
			CIN 	=>	pp4(30),
			S 		=>	FA1_l6_c38_S,
			COUT 	=>	FA1_l6_c38_Cout
		);

	FA2_l6_c38	:	full_adder
		PORT MAP (
			A 		=>	pp5(28),
			B 		=>	pp6(26),
			CIN 	=>	pp7(24),
			S 		=>	FA2_l6_c38_S,
			COUT 	=>	FA2_l6_c38_Cout
		);

	HA1_l6_c38	:	half_adder
		PORT MAP (
			A 		=>	pp8(22),
			B 		=>	pp9(20),
			S 		=>	HA1_l6_c38_S,
			COUT 	=>	HA1_l6_c38_Cout
		);

	FA1_l6_c39	:	full_adder
		PORT MAP (
			A 		=>	pp3_Sneg,
			B 		=>	pp4(31),
			CIN 	=>	pp5(29),
			S 		=>	FA1_l6_c39_S,
			COUT 	=>	FA1_l6_c39_Cout
		);

	FA2_l6_c39	:	full_adder
		PORT MAP (
			A 		=>	pp6(27),
			B 		=>	pp7(25),
			CIN 	=>	pp8(23),
			S 		=>	FA2_l6_c39_S,
			COUT 	=>	FA2_l6_c39_Cout
		);

	FA1_l6_c40	:	full_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp4(32),
			CIN 	=>	pp5(30),
			S 		=>	FA1_l6_c40_S,
			COUT 	=>	FA1_l6_c40_Cout
		);

	HA1_l6_c40	:	half_adder
		PORT MAP (
			A 		=>	pp6(28),
			B 		=>	pp7(26),
			S 		=>	HA1_l6_c40_S,
			COUT 	=>	HA1_l6_c40_Cout
		);

	FA1_l6_c41	:	full_adder
		PORT MAP (
			A 		=>	pp4_Sneg,
			B 		=>	pp5(31),
			CIN 	=>	pp6(29),
			S 		=>	FA1_l6_c41_S,
			COUT 	=>	FA1_l6_c41_Cout
		);

	HA1_l6_c42	:	half_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp5(32),
			S 		=>	HA1_l6_c42_S,
			COUT 	=>	HA1_l6_c42_Cout
		);

	HA1_l5_c16	:	half_adder
		PORT MAP (
			A 		=>	pp0(16),
			B 		=>	pp1(14),
			S 		=>	HA1_l5_c16_S,
			COUT 	=>	HA1_l5_c16_Cout
		);

	HA1_l5_c17	:	half_adder
		PORT MAP (
			A 		=>	pp0(17),
			B 		=>	pp1(15),
			S 		=>	HA1_l5_c17_S,
			COUT 	=>	HA1_l5_c17_Cout
		);

	FA1_l5_c18	:	full_adder
		PORT MAP (
			A 		=>	pp0(18),
			B 		=>	pp1(16),
			CIN 	=>	pp2(14),
			S 		=>	FA1_l5_c18_S,
			COUT 	=>	FA1_l5_c18_Cout
		);

	HA1_l5_c18	:	half_adder
		PORT MAP (
			A 		=>	pp3(12),
			B 		=>	pp4(10),
			S 		=>	HA1_l5_c18_S,
			COUT 	=>	HA1_l5_c18_Cout
		);

	FA1_l5_c19	:	full_adder
		PORT MAP (
			A 		=>	pp0(19),
			B 		=>	pp1(17),
			CIN 	=>	pp2(15),
			S 		=>	FA1_l5_c19_S,
			COUT 	=>	FA1_l5_c19_Cout
		);

	HA1_l5_c19	:	half_adder
		PORT MAP (
			A 		=>	pp3(13),
			B 		=>	pp4(11),
			S 		=>	HA1_l5_c19_S,
			COUT 	=>	HA1_l5_c19_Cout
		);

	FA1_l5_c20	:	full_adder
		PORT MAP (
			A 		=>	pp0(20),
			B 		=>	pp1(18),
			CIN 	=>	pp2(16),
			S 		=>	FA1_l5_c20_S,
			COUT 	=>	FA1_l5_c20_Cout
		);

	FA2_l5_c20	:	full_adder
		PORT MAP (
			A 		=>	pp3(14),
			B 		=>	pp4(12),
			CIN 	=>	pp5(10),
			S 		=>	FA2_l5_c20_S,
			COUT 	=>	FA2_l5_c20_Cout
		);

	HA1_l5_c20	:	half_adder
		PORT MAP (
			A 		=>	pp6(8),
			B 		=>	pp7(6),
			S 		=>	HA1_l5_c20_S,
			COUT 	=>	HA1_l5_c20_Cout
		);

	FA1_l5_c21	:	full_adder
		PORT MAP (
			A 		=>	pp0(21),
			B 		=>	pp1(19),
			CIN 	=>	pp2(17),
			S 		=>	FA1_l5_c21_S,
			COUT 	=>	FA1_l5_c21_Cout
		);

	FA2_l5_c21	:	full_adder
		PORT MAP (
			A 		=>	pp3(15),
			B 		=>	pp4(13),
			CIN 	=>	pp5(11),
			S 		=>	FA2_l5_c21_S,
			COUT 	=>	FA2_l5_c21_Cout
		);

	HA1_l5_c21	:	half_adder
		PORT MAP (
			A 		=>	pp6(9),
			B 		=>	pp7(7),
			S 		=>	HA1_l5_c21_S,
			COUT 	=>	HA1_l5_c21_Cout
		);

	FA1_l5_c22	:	full_adder
		PORT MAP (
			A 		=>	pp0(22),
			B 		=>	pp1(20),
			CIN 	=>	pp2(18),
			S 		=>	FA1_l5_c22_S,
			COUT 	=>	FA1_l5_c22_Cout
		);

	FA2_l5_c22	:	full_adder
		PORT MAP (
			A 		=>	pp3(16),
			B 		=>	pp4(14),
			CIN 	=>	pp5(12),
			S 		=>	FA2_l5_c22_S,
			COUT 	=>	FA2_l5_c22_Cout
		);

	FA3_l5_c22	:	full_adder
		PORT MAP (
			A 		=>	pp6(10),
			B 		=>	pp7(8),
			CIN 	=>	pp8(6),
			S 		=>	FA3_l5_c22_S,
			COUT 	=>	FA3_l5_c22_Cout
		);

	HA1_l5_c22	:	half_adder
		PORT MAP (
			A 		=>	pp9(4),
			B 		=>	pp10(2),
			S 		=>	HA1_l5_c22_S,
			COUT 	=>	HA1_l5_c22_Cout
		);

	FA1_l5_c23	:	full_adder
		PORT MAP (
			A 		=>	pp0(23),
			B 		=>	pp1(21),
			CIN 	=>	pp2(19),
			S 		=>	FA1_l5_c23_S,
			COUT 	=>	FA1_l5_c23_Cout
		);

	FA2_l5_c23	:	full_adder
		PORT MAP (
			A 		=>	pp3(17),
			B 		=>	pp4(15),
			CIN 	=>	pp5(13),
			S 		=>	FA2_l5_c23_S,
			COUT 	=>	FA2_l5_c23_Cout
		);

	FA3_l5_c23	:	full_adder
		PORT MAP (
			A 		=>	pp6(11),
			B 		=>	pp7(9),
			CIN 	=>	pp8(7),
			S 		=>	FA3_l5_c23_S,
			COUT 	=>	FA3_l5_c23_Cout
		);

	HA1_l5_c23	:	half_adder
		PORT MAP (
			A 		=>	pp9(5),
			B 		=>	pp10(3),
			S 		=>	HA1_l5_c23_S,
			COUT 	=>	HA1_l5_c23_Cout
		);

	FA1_l5_c24	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c24_S,
			B 		=>	pp2(20),
			CIN 	=>	pp3(18),
			S 		=>	FA1_l5_c24_S,
			COUT 	=>	FA1_l5_c24_Cout
		);

	FA2_l5_c24	:	full_adder
		PORT MAP (
			A 		=>	pp4(16),
			B 		=>	pp5(14),
			CIN 	=>	pp6(12),
			S 		=>	FA2_l5_c24_S,
			COUT 	=>	FA2_l5_c24_Cout
		);

	FA3_l5_c24	:	full_adder
		PORT MAP (
			A 		=>	pp7(10),
			B 		=>	pp8(8),
			CIN 	=>	pp9(6),
			S 		=>	FA3_l5_c24_S,
			COUT 	=>	FA3_l5_c24_Cout
		);

	FA4_l5_c24	:	full_adder
		PORT MAP (
			A 		=>	pp10(4),
			B 		=>	pp11(2),
			CIN 	=>	pp12(0),
			S 		=>	FA4_l5_c24_S,
			COUT 	=>	FA4_l5_c24_Cout
		);

	FA1_l5_c25	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c24_Cout,
			B 		=>	HA1_l6_c25_S,
			CIN 	=>	pp2(21),
			S 		=>	FA1_l5_c25_S,
			COUT 	=>	FA1_l5_c25_Cout
		);

	FA2_l5_c25	:	full_adder
		PORT MAP (
			A 		=>	pp3(19),
			B 		=>	pp4(17),
			CIN 	=>	pp5(15),
			S 		=>	FA2_l5_c25_S,
			COUT 	=>	FA2_l5_c25_Cout
		);

	FA3_l5_c25	:	full_adder
		PORT MAP (
			A 		=>	pp6(13),
			B 		=>	pp7(11),
			CIN 	=>	pp8(9),
			S 		=>	FA3_l5_c25_S,
			COUT 	=>	FA3_l5_c25_Cout
		);

	FA4_l5_c25	:	full_adder
		PORT MAP (
			A 		=>	pp9(7),
			B 		=>	pp10(5),
			CIN 	=>	pp11(3),
			S 		=>	FA4_l5_c25_S,
			COUT 	=>	FA4_l5_c25_Cout
		);

	FA1_l5_c26	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c25_Cout,
			B 		=>	HA1_l6_c26_S,
			CIN 	=>	FA1_l6_c26_S,
			S 		=>	FA1_l5_c26_S,
			COUT 	=>	FA1_l5_c26_Cout
		);

	FA2_l5_c26	:	full_adder
		PORT MAP (
			A 		=>	pp5(16),
			B 		=>	pp6(14),
			CIN 	=>	pp7(12),
			S 		=>	FA2_l5_c26_S,
			COUT 	=>	FA2_l5_c26_Cout
		);

	FA3_l5_c26	:	full_adder
		PORT MAP (
			A 		=>	pp8(10),
			B 		=>	pp9(8),
			CIN 	=>	pp10(6),
			S 		=>	FA3_l5_c26_S,
			COUT 	=>	FA3_l5_c26_Cout
		);

	FA4_l5_c26	:	full_adder
		PORT MAP (
			A 		=>	pp11(4),
			B 		=>	pp12(2),
			CIN 	=>	pp13(0),
			S 		=>	FA4_l5_c26_S,
			COUT 	=>	FA4_l5_c26_Cout
		);

	FA1_l5_c27	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c26_Cout,
			B 		=>	FA1_l6_c26_Cout,
			CIN 	=>	HA1_l6_c27_S,
			S 		=>	FA1_l5_c27_S,
			COUT 	=>	FA1_l5_c27_Cout
		);

	FA2_l5_c27	:	full_adder
		PORT MAP (
			A 		=>	FA1_l6_c27_S,
			B 		=>	pp5(17),
			CIN 	=>	pp6(15),
			S 		=>	FA2_l5_c27_S,
			COUT 	=>	FA2_l5_c27_Cout
		);

	FA3_l5_c27	:	full_adder
		PORT MAP (
			A 		=>	pp7(13),
			B 		=>	pp8(11),
			CIN 	=>	pp9(9),
			S 		=>	FA3_l5_c27_S,
			COUT 	=>	FA3_l5_c27_Cout
		);

	FA4_l5_c27	:	full_adder
		PORT MAP (
			A 		=>	pp10(7),
			B 		=>	pp11(5),
			CIN 	=>	pp12(3),
			S 		=>	FA4_l5_c27_S,
			COUT 	=>	FA4_l5_c27_Cout
		);

	FA1_l5_c28	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c27_Cout,
			B 		=>	FA1_l6_c27_Cout,
			CIN 	=>	HA1_l6_c28_S,
			S 		=>	FA1_l5_c28_S,
			COUT 	=>	FA1_l5_c28_Cout
		);

	FA2_l5_c28	:	full_adder
		PORT MAP (
			A 		=>	FA2_l6_c28_S,
			B 		=>	FA1_l6_c28_S,
			CIN 	=>	pp8(12),
			S 		=>	FA2_l5_c28_S,
			COUT 	=>	FA2_l5_c28_Cout
		);

	FA3_l5_c28	:	full_adder
		PORT MAP (
			A 		=>	pp9(10),
			B 		=>	pp10(8),
			CIN 	=>	pp11(6),
			S 		=>	FA3_l5_c28_S,
			COUT 	=>	FA3_l5_c28_Cout
		);

	FA4_l5_c28	:	full_adder
		PORT MAP (
			A 		=>	pp12(4),
			B 		=>	pp13(2),
			CIN 	=>	pp14(0),
			S 		=>	FA4_l5_c28_S,
			COUT 	=>	FA4_l5_c28_Cout
		);

	FA1_l5_c29	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c28_Cout,
			B 		=>	FA2_l6_c28_Cout,
			CIN 	=>	FA1_l6_c28_Cout,
			S 		=>	FA1_l5_c29_S,
			COUT 	=>	FA1_l5_c29_Cout
		);

	FA2_l5_c29	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c29_S,
			B 		=>	FA2_l6_c29_S,
			CIN 	=>	FA1_l6_c29_S,
			S 		=>	FA2_l5_c29_S,
			COUT 	=>	FA2_l5_c29_Cout
		);

	FA3_l5_c29	:	full_adder
		PORT MAP (
			A 		=>	pp8(13),
			B 		=>	pp9(11),
			CIN 	=>	pp10(9),
			S 		=>	FA3_l5_c29_S,
			COUT 	=>	FA3_l5_c29_Cout
		);

	FA4_l5_c29	:	full_adder
		PORT MAP (
			A 		=>	pp11(7),
			B 		=>	pp12(5),
			CIN 	=>	pp13(3),
			S 		=>	FA4_l5_c29_S,
			COUT 	=>	FA4_l5_c29_Cout
		);

	FA1_l5_c30	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c29_Cout,
			B 		=>	FA2_l6_c29_Cout,
			CIN 	=>	FA1_l6_c29_Cout,
			S 		=>	FA1_l5_c30_S,
			COUT 	=>	FA1_l5_c30_Cout
		);

	FA2_l5_c30	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c30_S,
			B 		=>	FA3_l6_c30_S,
			CIN 	=>	FA2_l6_c30_S,
			S 		=>	FA2_l5_c30_S,
			COUT 	=>	FA2_l5_c30_Cout
		);

	FA3_l5_c30	:	full_adder
		PORT MAP (
			A 		=>	FA1_l6_c30_S,
			B 		=>	pp11(8),
			CIN 	=>	pp12(6),
			S 		=>	FA3_l5_c30_S,
			COUT 	=>	FA3_l5_c30_Cout
		);

	FA4_l5_c30	:	full_adder
		PORT MAP (
			A 		=>	pp13(4),
			B 		=>	pp14(2),
			CIN 	=>	pp15(0),
			S 		=>	FA4_l5_c30_S,
			COUT 	=>	FA4_l5_c30_Cout
		);

	FA1_l5_c31	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c30_Cout,
			B 		=>	FA3_l6_c30_Cout,
			CIN 	=>	FA2_l6_c30_Cout,
			S 		=>	FA1_l5_c31_S,
			COUT 	=>	FA1_l5_c31_Cout
		);

	FA2_l5_c31	:	full_adder
		PORT MAP (
			A 		=>	FA1_l6_c30_Cout,
			B 		=>	HA1_l6_c31_S,
			CIN 	=>	FA3_l6_c31_S,
			S 		=>	FA2_l5_c31_S,
			COUT 	=>	FA2_l5_c31_Cout
		);

	FA3_l5_c31	:	full_adder
		PORT MAP (
			A 		=>	FA2_l6_c31_S,
			B 		=>	FA1_l6_c31_S,
			CIN 	=>	pp11(9),
			S 		=>	FA3_l5_c31_S,
			COUT 	=>	FA3_l5_c31_Cout
		);

	FA4_l5_c31	:	full_adder
		PORT MAP (
			A 		=>	pp12(7),
			B 		=>	pp13(5),
			CIN 	=>	pp14(3),
			S 		=>	FA4_l5_c31_S,
			COUT 	=>	FA4_l5_c31_Cout
		);

	FA1_l5_c32	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c31_Cout,
			B 		=>	FA3_l6_c31_Cout,
			CIN 	=>	FA2_l6_c31_Cout,
			S 		=>	FA1_l5_c32_S,
			COUT 	=>	FA1_l5_c32_Cout
		);

	FA2_l5_c32	:	full_adder
		PORT MAP (
			A 		=>	FA1_l6_c31_Cout,
			B 		=>	FA4_l6_c32_S,
			CIN 	=>	FA3_l6_c32_S,
			S 		=>	FA2_l5_c32_S,
			COUT 	=>	FA2_l5_c32_Cout
		);

	FA3_l5_c32	:	full_adder
		PORT MAP (
			A 		=>	FA2_l6_c32_S,
			B 		=>	FA1_l6_c32_S,
			CIN 	=>	pp12(8),
			S 		=>	FA3_l5_c32_S,
			COUT 	=>	FA3_l5_c32_Cout
		);

	FA4_l5_c32	:	full_adder
		PORT MAP (
			A 		=>	pp13(6),
			B 		=>	pp14(4),
			CIN 	=>	pp15(2),
			S 		=>	FA4_l5_c32_S,
			COUT 	=>	FA4_l5_c32_Cout
		);

	FA1_l5_c33	:	full_adder
		PORT MAP (
			A 		=>	FA4_l6_c32_Cout,
			B 		=>	FA3_l6_c32_Cout,
			CIN 	=>	FA2_l6_c32_Cout,
			S 		=>	FA1_l5_c33_S,
			COUT 	=>	FA1_l5_c33_Cout
		);

	FA2_l5_c33	:	full_adder
		PORT MAP (
			A 		=>	FA1_l6_c32_Cout,
			B 		=>	FA4_l6_c33_S,
			CIN 	=>	FA3_l6_c33_S,
			S 		=>	FA2_l5_c33_S,
			COUT 	=>	FA2_l5_c33_Cout
		);

	FA3_l5_c33	:	full_adder
		PORT MAP (
			A 		=>	FA2_l6_c33_S,
			B 		=>	FA1_l6_c33_S,
			CIN 	=>	pp12(9),
			S 		=>	FA3_l5_c33_S,
			COUT 	=>	FA3_l5_c33_Cout
		);

	FA4_l5_c33	:	full_adder
		PORT MAP (
			A 		=>	pp13(7),
			B 		=>	pp14(5),
			CIN 	=>	pp15(3),
			S 		=>	FA4_l5_c33_S,
			COUT 	=>	FA4_l5_c33_Cout
		);

	FA1_l5_c34	:	full_adder
		PORT MAP (
			A 		=>	FA4_l6_c33_Cout,
			B 		=>	FA3_l6_c33_Cout,
			CIN 	=>	FA2_l6_c33_Cout,
			S 		=>	FA1_l5_c34_S,
			COUT 	=>	FA1_l5_c34_Cout
		);

	FA2_l5_c34	:	full_adder
		PORT MAP (
			A 		=>	FA1_l6_c33_Cout,
			B 		=>	FA4_l6_c34_S,
			CIN 	=>	FA3_l6_c34_S,
			S 		=>	FA2_l5_c34_S,
			COUT 	=>	FA2_l5_c34_Cout
		);

	FA3_l5_c34	:	full_adder
		PORT MAP (
			A 		=>	FA2_l6_c34_S,
			B 		=>	FA1_l6_c34_S,
			CIN 	=>	pp12(10),
			S 		=>	FA3_l5_c34_S,
			COUT 	=>	FA3_l5_c34_Cout
		);

	FA4_l5_c34	:	full_adder
		PORT MAP (
			A 		=>	pp13(8),
			B 		=>	pp14(6),
			CIN 	=>	pp15(4),
			S 		=>	FA4_l5_c34_S,
			COUT 	=>	FA4_l5_c34_Cout
		);

	FA1_l5_c35	:	full_adder
		PORT MAP (
			A 		=>	FA4_l6_c34_Cout,
			B 		=>	FA3_l6_c34_Cout,
			CIN 	=>	FA2_l6_c34_Cout,
			S 		=>	FA1_l5_c35_S,
			COUT 	=>	FA1_l5_c35_Cout
		);

	FA2_l5_c35	:	full_adder
		PORT MAP (
			A 		=>	FA1_l6_c34_Cout,
			B 		=>	FA4_l6_c35_S,
			CIN 	=>	FA3_l6_c35_S,
			S 		=>	FA2_l5_c35_S,
			COUT 	=>	FA2_l5_c35_Cout
		);

	FA3_l5_c35	:	full_adder
		PORT MAP (
			A 		=>	FA2_l6_c35_S,
			B 		=>	FA1_l6_c35_S,
			CIN 	=>	pp12(11),
			S 		=>	FA3_l5_c35_S,
			COUT 	=>	FA3_l5_c35_Cout
		);

	FA4_l5_c35	:	full_adder
		PORT MAP (
			A 		=>	pp13(9),
			B 		=>	pp14(7),
			CIN 	=>	pp15(5),
			S 		=>	FA4_l5_c35_S,
			COUT 	=>	FA4_l5_c35_Cout
		);

	FA1_l5_c36	:	full_adder
		PORT MAP (
			A 		=>	FA4_l6_c35_Cout,
			B 		=>	FA3_l6_c35_Cout,
			CIN 	=>	FA2_l6_c35_Cout,
			S 		=>	FA1_l5_c36_S,
			COUT 	=>	FA1_l5_c36_Cout
		);

	FA2_l5_c36	:	full_adder
		PORT MAP (
			A 		=>	FA1_l6_c35_Cout,
			B 		=>	HA1_l6_c36_S,
			CIN 	=>	FA3_l6_c36_S,
			S 		=>	FA2_l5_c36_S,
			COUT 	=>	FA2_l5_c36_Cout
		);

	FA3_l5_c36	:	full_adder
		PORT MAP (
			A 		=>	FA2_l6_c36_S,
			B 		=>	FA1_l6_c36_S,
			CIN 	=>	pp12(12),
			S 		=>	FA3_l5_c36_S,
			COUT 	=>	FA3_l5_c36_Cout
		);

	FA4_l5_c36	:	full_adder
		PORT MAP (
			A 		=>	pp13(10),
			B 		=>	pp14(8),
			CIN 	=>	pp15(6),
			S 		=>	FA4_l5_c36_S,
			COUT 	=>	FA4_l5_c36_Cout
		);

	FA1_l5_c37	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c36_Cout,
			B 		=>	FA3_l6_c36_Cout,
			CIN 	=>	FA2_l6_c36_Cout,
			S 		=>	FA1_l5_c37_S,
			COUT 	=>	FA1_l5_c37_Cout
		);

	FA2_l5_c37	:	full_adder
		PORT MAP (
			A 		=>	FA1_l6_c36_Cout,
			B 		=>	FA3_l6_c37_S,
			CIN 	=>	FA2_l6_c37_S,
			S 		=>	FA2_l5_c37_S,
			COUT 	=>	FA2_l5_c37_Cout
		);

	FA3_l5_c37	:	full_adder
		PORT MAP (
			A 		=>	FA1_l6_c37_S,
			B 		=>	pp11(15),
			CIN 	=>	pp12(13),
			S 		=>	FA3_l5_c37_S,
			COUT 	=>	FA3_l5_c37_Cout
		);

	FA4_l5_c37	:	full_adder
		PORT MAP (
			A 		=>	pp13(11),
			B 		=>	pp14(9),
			CIN 	=>	pp15(7),
			S 		=>	FA4_l5_c37_S,
			COUT 	=>	FA4_l5_c37_Cout
		);

	FA1_l5_c38	:	full_adder
		PORT MAP (
			A 		=>	FA3_l6_c37_Cout,
			B 		=>	FA2_l6_c37_Cout,
			CIN 	=>	FA1_l6_c37_Cout,
			S 		=>	FA1_l5_c38_S,
			COUT 	=>	FA1_l5_c38_Cout
		);

	FA2_l5_c38	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c38_S,
			B 		=>	FA2_l6_c38_S,
			CIN 	=>	FA1_l6_c38_S,
			S 		=>	FA2_l5_c38_S,
			COUT 	=>	FA2_l5_c38_Cout
		);

	FA3_l5_c38	:	full_adder
		PORT MAP (
			A 		=>	pp10(18),
			B 		=>	pp11(16),
			CIN 	=>	pp12(14),
			S 		=>	FA3_l5_c38_S,
			COUT 	=>	FA3_l5_c38_Cout
		);

	FA4_l5_c38	:	full_adder
		PORT MAP (
			A 		=>	pp13(12),
			B 		=>	pp14(10),
			CIN 	=>	pp15(8),
			S 		=>	FA4_l5_c38_S,
			COUT 	=>	FA4_l5_c38_Cout
		);

	FA1_l5_c39	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c38_Cout,
			B 		=>	FA2_l6_c38_Cout,
			CIN 	=>	FA1_l6_c38_Cout,
			S 		=>	FA1_l5_c39_S,
			COUT 	=>	FA1_l5_c39_Cout
		);

	FA2_l5_c39	:	full_adder
		PORT MAP (
			A 		=>	FA2_l6_c39_S,
			B 		=>	FA1_l6_c39_S,
			CIN 	=>	pp9(21),
			S 		=>	FA2_l5_c39_S,
			COUT 	=>	FA2_l5_c39_Cout
		);

	FA3_l5_c39	:	full_adder
		PORT MAP (
			A 		=>	pp10(19),
			B 		=>	pp11(17),
			CIN 	=>	pp12(15),
			S 		=>	FA3_l5_c39_S,
			COUT 	=>	FA3_l5_c39_Cout
		);

	FA4_l5_c39	:	full_adder
		PORT MAP (
			A 		=>	pp13(13),
			B 		=>	pp14(11),
			CIN 	=>	pp15(9),
			S 		=>	FA4_l5_c39_S,
			COUT 	=>	FA4_l5_c39_Cout
		);

	FA1_l5_c40	:	full_adder
		PORT MAP (
			A 		=>	FA2_l6_c39_Cout,
			B 		=>	FA1_l6_c39_Cout,
			CIN 	=>	HA1_l6_c40_S,
			S 		=>	FA1_l5_c40_S,
			COUT 	=>	FA1_l5_c40_Cout
		);

	FA2_l5_c40	:	full_adder
		PORT MAP (
			A 		=>	FA1_l6_c40_S,
			B 		=>	pp8(24),
			CIN 	=>	pp9(22),
			S 		=>	FA2_l5_c40_S,
			COUT 	=>	FA2_l5_c40_Cout
		);

	FA3_l5_c40	:	full_adder
		PORT MAP (
			A 		=>	pp10(20),
			B 		=>	pp11(18),
			CIN 	=>	pp12(16),
			S 		=>	FA3_l5_c40_S,
			COUT 	=>	FA3_l5_c40_Cout
		);

	FA4_l5_c40	:	full_adder
		PORT MAP (
			A 		=>	pp13(14),
			B 		=>	pp14(12),
			CIN 	=>	pp15(10),
			S 		=>	FA4_l5_c40_S,
			COUT 	=>	FA4_l5_c40_Cout
		);

	FA1_l5_c41	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c40_Cout,
			B 		=>	FA1_l6_c40_Cout,
			CIN 	=>	FA1_l6_c41_S,
			S 		=>	FA1_l5_c41_S,
			COUT 	=>	FA1_l5_c41_Cout
		);

	FA2_l5_c41	:	full_adder
		PORT MAP (
			A 		=>	pp7(27),
			B 		=>	pp8(25),
			CIN 	=>	pp9(23),
			S 		=>	FA2_l5_c41_S,
			COUT 	=>	FA2_l5_c41_Cout
		);

	FA3_l5_c41	:	full_adder
		PORT MAP (
			A 		=>	pp10(21),
			B 		=>	pp11(19),
			CIN 	=>	pp12(17),
			S 		=>	FA3_l5_c41_S,
			COUT 	=>	FA3_l5_c41_Cout
		);

	FA4_l5_c41	:	full_adder
		PORT MAP (
			A 		=>	pp13(15),
			B 		=>	pp14(13),
			CIN 	=>	pp15(11),
			S 		=>	FA4_l5_c41_S,
			COUT 	=>	FA4_l5_c41_Cout
		);

	FA1_l5_c42	:	full_adder
		PORT MAP (
			A 		=>	FA1_l6_c41_Cout,
			B 		=>	HA1_l6_c42_S,
			CIN 	=>	pp6(30),
			S 		=>	FA1_l5_c42_S,
			COUT 	=>	FA1_l5_c42_Cout
		);

	FA2_l5_c42	:	full_adder
		PORT MAP (
			A 		=>	pp7(28),
			B 		=>	pp8(26),
			CIN 	=>	pp9(24),
			S 		=>	FA2_l5_c42_S,
			COUT 	=>	FA2_l5_c42_Cout
		);

	FA3_l5_c42	:	full_adder
		PORT MAP (
			A 		=>	pp10(22),
			B 		=>	pp11(20),
			CIN 	=>	pp12(18),
			S 		=>	FA3_l5_c42_S,
			COUT 	=>	FA3_l5_c42_Cout
		);

	FA4_l5_c42	:	full_adder
		PORT MAP (
			A 		=>	pp13(16),
			B 		=>	pp14(14),
			CIN 	=>	pp15(12),
			S 		=>	FA4_l5_c42_S,
			COUT 	=>	FA4_l5_c42_Cout
		);

	FA1_l5_c43	:	full_adder
		PORT MAP (
			A 		=>	HA1_l6_c42_Cout,
			B 		=>	pp5_Sneg,
			CIN 	=>	pp6(31),
			S 		=>	FA1_l5_c43_S,
			COUT 	=>	FA1_l5_c43_Cout
		);

	FA2_l5_c43	:	full_adder
		PORT MAP (
			A 		=>	pp7(29),
			B 		=>	pp8(27),
			CIN 	=>	pp9(25),
			S 		=>	FA2_l5_c43_S,
			COUT 	=>	FA2_l5_c43_Cout
		);

	FA3_l5_c43	:	full_adder
		PORT MAP (
			A 		=>	pp10(23),
			B 		=>	pp11(21),
			CIN 	=>	pp12(19),
			S 		=>	FA3_l5_c43_S,
			COUT 	=>	FA3_l5_c43_Cout
		);

	FA4_l5_c43	:	full_adder
		PORT MAP (
			A 		=>	pp13(17),
			B 		=>	pp14(15),
			CIN 	=>	pp15(13),
			S 		=>	FA4_l5_c43_S,
			COUT 	=>	FA4_l5_c43_Cout
		);

	FA1_l5_c44	:	full_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp6(32),
			CIN 	=>	pp7(30),
			S 		=>	FA1_l5_c44_S,
			COUT 	=>	FA1_l5_c44_Cout
		);

	FA2_l5_c44	:	full_adder
		PORT MAP (
			A 		=>	pp8(28),
			B 		=>	pp9(26),
			CIN 	=>	pp10(24),
			S 		=>	FA2_l5_c44_S,
			COUT 	=>	FA2_l5_c44_Cout
		);

	FA3_l5_c44	:	full_adder
		PORT MAP (
			A 		=>	pp11(22),
			B 		=>	pp12(20),
			CIN 	=>	pp13(18),
			S 		=>	FA3_l5_c44_S,
			COUT 	=>	FA3_l5_c44_Cout
		);

	HA1_l5_c44	:	half_adder
		PORT MAP (
			A 		=>	pp14(16),
			B 		=>	pp15(14),
			S 		=>	HA1_l5_c44_S,
			COUT 	=>	HA1_l5_c44_Cout
		);

	FA1_l5_c45	:	full_adder
		PORT MAP (
			A 		=>	pp6_Sneg,
			B 		=>	pp7(31),
			CIN 	=>	pp8(29),
			S 		=>	FA1_l5_c45_S,
			COUT 	=>	FA1_l5_c45_Cout
		);

	FA2_l5_c45	:	full_adder
		PORT MAP (
			A 		=>	pp9(27),
			B 		=>	pp10(25),
			CIN 	=>	pp11(23),
			S 		=>	FA2_l5_c45_S,
			COUT 	=>	FA2_l5_c45_Cout
		);

	FA3_l5_c45	:	full_adder
		PORT MAP (
			A 		=>	pp12(21),
			B 		=>	pp13(19),
			CIN 	=>	pp14(17),
			S 		=>	FA3_l5_c45_S,
			COUT 	=>	FA3_l5_c45_Cout
		);

	FA1_l5_c46	:	full_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp7(32),
			CIN 	=>	pp8(30),
			S 		=>	FA1_l5_c46_S,
			COUT 	=>	FA1_l5_c46_Cout
		);

	FA2_l5_c46	:	full_adder
		PORT MAP (
			A 		=>	pp9(28),
			B 		=>	pp10(26),
			CIN 	=>	pp11(24),
			S 		=>	FA2_l5_c46_S,
			COUT 	=>	FA2_l5_c46_Cout
		);

	HA1_l5_c46	:	half_adder
		PORT MAP (
			A 		=>	pp12(22),
			B 		=>	pp13(20),
			S 		=>	HA1_l5_c46_S,
			COUT 	=>	HA1_l5_c46_Cout
		);

	FA1_l5_c47	:	full_adder
		PORT MAP (
			A 		=>	pp7_Sneg,
			B 		=>	pp8(31),
			CIN 	=>	pp9(29),
			S 		=>	FA1_l5_c47_S,
			COUT 	=>	FA1_l5_c47_Cout
		);

	FA2_l5_c47	:	full_adder
		PORT MAP (
			A 		=>	pp10(27),
			B 		=>	pp11(25),
			CIN 	=>	pp12(23),
			S 		=>	FA2_l5_c47_S,
			COUT 	=>	FA2_l5_c47_Cout
		);

	FA1_l5_c48	:	full_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp8(32),
			CIN 	=>	pp9(30),
			S 		=>	FA1_l5_c48_S,
			COUT 	=>	FA1_l5_c48_Cout
		);

	HA1_l5_c48	:	half_adder
		PORT MAP (
			A 		=>	pp10(28),
			B 		=>	pp11(26),
			S 		=>	HA1_l5_c48_S,
			COUT 	=>	HA1_l5_c48_Cout
		);

	FA1_l5_c49	:	full_adder
		PORT MAP (
			A 		=>	pp8_Sneg,
			B 		=>	pp9(31),
			CIN 	=>	pp10(29),
			S 		=>	FA1_l5_c49_S,
			COUT 	=>	FA1_l5_c49_Cout
		);

	HA1_l5_c50	:	half_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp9(32),
			S 		=>	HA1_l5_c50_S,
			COUT 	=>	HA1_l5_c50_Cout
		);

	HA1_l4_c10	:	half_adder
		PORT MAP (
			A 		=>	pp0(10),
			B 		=>	pp1(8),
			S 		=>	HA1_l4_c10_S,
			COUT 	=>	HA1_l4_c10_Cout
		);

	HA1_l4_c11	:	half_adder
		PORT MAP (
			A 		=>	pp0(11),
			B 		=>	pp1(9),
			S 		=>	HA1_l4_c11_S,
			COUT 	=>	HA1_l4_c11_Cout
		);

	FA1_l4_c12	:	full_adder
		PORT MAP (
			A 		=>	pp0(12),
			B 		=>	pp1(10),
			CIN 	=>	pp2(8),
			S 		=>	FA1_l4_c12_S,
			COUT 	=>	FA1_l4_c12_Cout
		);

	HA1_l4_c12	:	half_adder
		PORT MAP (
			A 		=>	pp3(6),
			B 		=>	pp4(4),
			S 		=>	HA1_l4_c12_S,
			COUT 	=>	HA1_l4_c12_Cout
		);

	FA1_l4_c13	:	full_adder
		PORT MAP (
			A 		=>	pp0(13),
			B 		=>	pp1(11),
			CIN 	=>	pp2(9),
			S 		=>	FA1_l4_c13_S,
			COUT 	=>	FA1_l4_c13_Cout
		);

	HA1_l4_c13	:	half_adder
		PORT MAP (
			A 		=>	pp3(7),
			B 		=>	pp4(5),
			S 		=>	HA1_l4_c13_S,
			COUT 	=>	HA1_l4_c13_Cout
		);

	FA1_l4_c14	:	full_adder
		PORT MAP (
			A 		=>	pp0(14),
			B 		=>	pp1(12),
			CIN 	=>	pp2(10),
			S 		=>	FA1_l4_c14_S,
			COUT 	=>	FA1_l4_c14_Cout
		);

	FA2_l4_c14	:	full_adder
		PORT MAP (
			A 		=>	pp3(8),
			B 		=>	pp4(6),
			CIN 	=>	pp5(4),
			S 		=>	FA2_l4_c14_S,
			COUT 	=>	FA2_l4_c14_Cout
		);

	HA1_l4_c14	:	half_adder
		PORT MAP (
			A 		=>	pp6(2),
			B 		=>	pp7(0),
			S 		=>	HA1_l4_c14_S,
			COUT 	=>	HA1_l4_c14_Cout
		);

	FA1_l4_c15	:	full_adder
		PORT MAP (
			A 		=>	pp0(15),
			B 		=>	pp1(13),
			CIN 	=>	pp2(11),
			S 		=>	FA1_l4_c15_S,
			COUT 	=>	FA1_l4_c15_Cout
		);

	FA2_l4_c15	:	full_adder
		PORT MAP (
			A 		=>	pp3(9),
			B 		=>	pp4(7),
			CIN 	=>	pp5(5),
			S 		=>	FA2_l4_c15_S,
			COUT 	=>	FA2_l4_c15_Cout
		);

	HA1_l4_c15	:	half_adder
		PORT MAP (
			A 		=>	pp6(3),
			B 		=>	pp7(1),
			S 		=>	HA1_l4_c15_S,
			COUT 	=>	HA1_l4_c15_Cout
		);

	FA1_l4_c16	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c16_S,
			B 		=>	pp2(12),
			CIN 	=>	pp3(10),
			S 		=>	FA1_l4_c16_S,
			COUT 	=>	FA1_l4_c16_Cout
		);

	FA2_l4_c16	:	full_adder
		PORT MAP (
			A 		=>	pp4(8),
			B 		=>	pp5(6),
			CIN 	=>	pp6(4),
			S 		=>	FA2_l4_c16_S,
			COUT 	=>	FA2_l4_c16_Cout
		);

	FA3_l4_c16	:	full_adder
		PORT MAP (
			A 		=>	pp7(2),
			B 		=>	pp8(0),
			CIN 	=>	pp8(32),
			S 		=>	FA3_l4_c16_S,
			COUT 	=>	FA3_l4_c16_Cout
		);

	FA1_l4_c17	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c16_Cout,
			B 		=>	HA1_l5_c17_S,
			CIN 	=>	pp2(13),
			S 		=>	FA1_l4_c17_S,
			COUT 	=>	FA1_l4_c17_Cout
		);

	FA2_l4_c17	:	full_adder
		PORT MAP (
			A 		=>	pp3(11),
			B 		=>	pp4(9),
			CIN 	=>	pp5(7),
			S 		=>	FA2_l4_c17_S,
			COUT 	=>	FA2_l4_c17_Cout
		);

	FA3_l4_c17	:	full_adder
		PORT MAP (
			A 		=>	pp6(5),
			B 		=>	pp7(3),
			CIN 	=>	pp8(1),
			S 		=>	FA3_l4_c17_S,
			COUT 	=>	FA3_l4_c17_Cout
		);

	FA1_l4_c18	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c17_Cout,
			B 		=>	HA1_l5_c18_S,
			CIN 	=>	FA1_l5_c18_S,
			S 		=>	FA1_l4_c18_S,
			COUT 	=>	FA1_l4_c18_Cout
		);

	FA2_l4_c18	:	full_adder
		PORT MAP (
			A 		=>	pp5(8),
			B 		=>	pp6(6),
			CIN 	=>	pp7(4),
			S 		=>	FA2_l4_c18_S,
			COUT 	=>	FA2_l4_c18_Cout
		);

	FA3_l4_c18	:	full_adder
		PORT MAP (
			A 		=>	pp8(2),
			B 		=>	pp9(0),
			CIN 	=>	pp9(32),
			S 		=>	FA3_l4_c18_S,
			COUT 	=>	FA3_l4_c18_Cout
		);

	FA1_l4_c19	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c18_Cout,
			B 		=>	FA1_l5_c18_Cout,
			CIN 	=>	HA1_l5_c19_S,
			S 		=>	FA1_l4_c19_S,
			COUT 	=>	FA1_l4_c19_Cout
		);

	FA2_l4_c19	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c19_S,
			B 		=>	pp5(9),
			CIN 	=>	pp6(7),
			S 		=>	FA2_l4_c19_S,
			COUT 	=>	FA2_l4_c19_Cout
		);

	FA3_l4_c19	:	full_adder
		PORT MAP (
			A 		=>	pp7(5),
			B 		=>	pp8(3),
			CIN 	=>	pp9(1),
			S 		=>	FA3_l4_c19_S,
			COUT 	=>	FA3_l4_c19_Cout
		);

	FA1_l4_c20	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c19_Cout,
			B 		=>	FA1_l5_c19_Cout,
			CIN 	=>	HA1_l5_c20_S,
			S 		=>	FA1_l4_c20_S,
			COUT 	=>	FA1_l4_c20_Cout
		);

	FA2_l4_c20	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c20_S,
			B 		=>	FA1_l5_c20_S,
			CIN 	=>	pp8(4),
			S 		=>	FA2_l4_c20_S,
			COUT 	=>	FA2_l4_c20_Cout
		);

	FA3_l4_c20	:	full_adder
		PORT MAP (
			A 		=>	pp9(2),
			B 		=>	pp10(0),
			CIN 	=>	pp10(32),
			S 		=>	FA3_l4_c20_S,
			COUT 	=>	FA3_l4_c20_Cout
		);

	FA1_l4_c21	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c20_Cout,
			B 		=>	FA2_l5_c20_Cout,
			CIN 	=>	FA1_l5_c20_Cout,
			S 		=>	FA1_l4_c21_S,
			COUT 	=>	FA1_l4_c21_Cout
		);

	FA2_l4_c21	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c21_S,
			B 		=>	FA2_l5_c21_S,
			CIN 	=>	FA1_l5_c21_S,
			S 		=>	FA2_l4_c21_S,
			COUT 	=>	FA2_l4_c21_Cout
		);

	FA3_l4_c21	:	full_adder
		PORT MAP (
			A 		=>	pp8(5),
			B 		=>	pp9(3),
			CIN 	=>	pp10(1),
			S 		=>	FA3_l4_c21_S,
			COUT 	=>	FA3_l4_c21_Cout
		);

	FA1_l4_c22	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c21_Cout,
			B 		=>	FA2_l5_c21_Cout,
			CIN 	=>	FA1_l5_c21_Cout,
			S 		=>	FA1_l4_c22_S,
			COUT 	=>	FA1_l4_c22_Cout
		);

	FA2_l4_c22	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c22_S,
			B 		=>	FA3_l5_c22_S,
			CIN 	=>	FA2_l5_c22_S,
			S 		=>	FA2_l4_c22_S,
			COUT 	=>	FA2_l4_c22_Cout
		);

	FA3_l4_c22	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c22_S,
			B 		=>	pp11(0),
			CIN 	=>	pp11(32),
			S 		=>	FA3_l4_c22_S,
			COUT 	=>	FA3_l4_c22_Cout
		);

	FA1_l4_c23	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c22_Cout,
			B 		=>	FA3_l5_c22_Cout,
			CIN 	=>	FA2_l5_c22_Cout,
			S 		=>	FA1_l4_c23_S,
			COUT 	=>	FA1_l4_c23_Cout
		);

	FA2_l4_c23	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c22_Cout,
			B 		=>	HA1_l5_c23_S,
			CIN 	=>	FA3_l5_c23_S,
			S 		=>	FA2_l4_c23_S,
			COUT 	=>	FA2_l4_c23_Cout
		);

	FA3_l4_c23	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c23_S,
			B 		=>	FA1_l5_c23_S,
			CIN 	=>	pp11(1),
			S 		=>	FA3_l4_c23_S,
			COUT 	=>	FA3_l4_c23_Cout
		);

	FA1_l4_c24	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c23_Cout,
			B 		=>	FA3_l5_c23_Cout,
			CIN 	=>	FA2_l5_c23_Cout,
			S 		=>	FA1_l4_c24_S,
			COUT 	=>	FA1_l4_c24_Cout
		);

	FA2_l4_c24	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c23_Cout,
			B 		=>	FA4_l5_c24_S,
			CIN 	=>	FA3_l5_c24_S,
			S 		=>	FA2_l4_c24_S,
			COUT 	=>	FA2_l4_c24_Cout
		);

	FA3_l4_c24	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c24_S,
			B 		=>	FA1_l5_c24_S,
			CIN 	=>	pp12(32),
			S 		=>	FA3_l4_c24_S,
			COUT 	=>	FA3_l4_c24_Cout
		);

	FA1_l4_c25	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c24_Cout,
			B 		=>	FA3_l5_c24_Cout,
			CIN 	=>	FA2_l5_c24_Cout,
			S 		=>	FA1_l4_c25_S,
			COUT 	=>	FA1_l4_c25_Cout
		);

	FA2_l4_c25	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c24_Cout,
			B 		=>	FA4_l5_c25_S,
			CIN 	=>	FA3_l5_c25_S,
			S 		=>	FA2_l4_c25_S,
			COUT 	=>	FA2_l4_c25_Cout
		);

	FA3_l4_c25	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c25_S,
			B 		=>	FA1_l5_c25_S,
			CIN 	=>	pp12(1),
			S 		=>	FA3_l4_c25_S,
			COUT 	=>	FA3_l4_c25_Cout
		);

	FA1_l4_c26	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c25_Cout,
			B 		=>	FA3_l5_c25_Cout,
			CIN 	=>	FA2_l5_c25_Cout,
			S 		=>	FA1_l4_c26_S,
			COUT 	=>	FA1_l4_c26_Cout
		);

	FA2_l4_c26	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c25_Cout,
			B 		=>	FA4_l5_c26_S,
			CIN 	=>	FA3_l5_c26_S,
			S 		=>	FA2_l4_c26_S,
			COUT 	=>	FA2_l4_c26_Cout
		);

	FA3_l4_c26	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c26_S,
			B 		=>	FA1_l5_c26_S,
			CIN 	=>	pp13(32),
			S 		=>	FA3_l4_c26_S,
			COUT 	=>	FA3_l4_c26_Cout
		);

	FA1_l4_c27	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c26_Cout,
			B 		=>	FA3_l5_c26_Cout,
			CIN 	=>	FA2_l5_c26_Cout,
			S 		=>	FA1_l4_c27_S,
			COUT 	=>	FA1_l4_c27_Cout
		);

	FA2_l4_c27	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c26_Cout,
			B 		=>	FA4_l5_c27_S,
			CIN 	=>	FA3_l5_c27_S,
			S 		=>	FA2_l4_c27_S,
			COUT 	=>	FA2_l4_c27_Cout
		);

	FA3_l4_c27	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c27_S,
			B 		=>	FA1_l5_c27_S,
			CIN 	=>	pp13(1),
			S 		=>	FA3_l4_c27_S,
			COUT 	=>	FA3_l4_c27_Cout
		);

	FA1_l4_c28	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c27_Cout,
			B 		=>	FA3_l5_c27_Cout,
			CIN 	=>	FA2_l5_c27_Cout,
			S 		=>	FA1_l4_c28_S,
			COUT 	=>	FA1_l4_c28_Cout
		);

	FA2_l4_c28	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c27_Cout,
			B 		=>	FA4_l5_c28_S,
			CIN 	=>	FA3_l5_c28_S,
			S 		=>	FA2_l4_c28_S,
			COUT 	=>	FA2_l4_c28_Cout
		);

	FA3_l4_c28	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c28_S,
			B 		=>	FA1_l5_c28_S,
			CIN 	=>	pp14(32),
			S 		=>	FA3_l4_c28_S,
			COUT 	=>	FA3_l4_c28_Cout
		);

	FA1_l4_c29	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c28_Cout,
			B 		=>	FA3_l5_c28_Cout,
			CIN 	=>	FA2_l5_c28_Cout,
			S 		=>	FA1_l4_c29_S,
			COUT 	=>	FA1_l4_c29_Cout
		);

	FA2_l4_c29	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c28_Cout,
			B 		=>	FA4_l5_c29_S,
			CIN 	=>	FA3_l5_c29_S,
			S 		=>	FA2_l4_c29_S,
			COUT 	=>	FA2_l4_c29_Cout
		);

	FA3_l4_c29	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c29_S,
			B 		=>	FA1_l5_c29_S,
			CIN 	=>	pp14(1),
			S 		=>	FA3_l4_c29_S,
			COUT 	=>	FA3_l4_c29_Cout
		);

	FA1_l4_c30	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c29_Cout,
			B 		=>	FA3_l5_c29_Cout,
			CIN 	=>	FA2_l5_c29_Cout,
			S 		=>	FA1_l4_c30_S,
			COUT 	=>	FA1_l4_c30_Cout
		);

	FA2_l4_c30	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c29_Cout,
			B 		=>	FA4_l5_c30_S,
			CIN 	=>	FA3_l5_c30_S,
			S 		=>	FA2_l4_c30_S,
			COUT 	=>	FA2_l4_c30_Cout
		);

	FA3_l4_c30	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c30_S,
			B 		=>	FA1_l5_c30_S,
			CIN 	=>	pp15(32),
			S 		=>	FA3_l4_c30_S,
			COUT 	=>	FA3_l4_c30_Cout
		);

	FA1_l4_c31	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c30_Cout,
			B 		=>	FA3_l5_c30_Cout,
			CIN 	=>	FA2_l5_c30_Cout,
			S 		=>	FA1_l4_c31_S,
			COUT 	=>	FA1_l4_c31_Cout
		);

	FA2_l4_c31	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c30_Cout,
			B 		=>	FA4_l5_c31_S,
			CIN 	=>	FA3_l5_c31_S,
			S 		=>	FA2_l4_c31_S,
			COUT 	=>	FA2_l4_c31_Cout
		);

	FA3_l4_c31	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c31_S,
			B 		=>	FA1_l5_c31_S,
			CIN 	=>	pp15(1),
			S 		=>	FA3_l4_c31_S,
			COUT 	=>	FA3_l4_c31_Cout
		);

	FA1_l4_c32	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c31_Cout,
			B 		=>	FA3_l5_c31_Cout,
			CIN 	=>	FA2_l5_c31_Cout,
			S 		=>	FA1_l4_c32_S,
			COUT 	=>	FA1_l4_c32_Cout
		);

	FA2_l4_c32	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c31_Cout,
			B 		=>	FA4_l5_c32_S,
			CIN 	=>	FA3_l5_c32_S,
			S 		=>	FA2_l4_c32_S,
			COUT 	=>	FA2_l4_c32_Cout
		);

	FA3_l4_c32	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c32_S,
			B 		=>	FA1_l5_c32_S,
			CIN 	=>	pp16(0),
			S 		=>	FA3_l4_c32_S,
			COUT 	=>	FA3_l4_c32_Cout
		);

	FA1_l4_c33	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c32_Cout,
			B 		=>	FA3_l5_c32_Cout,
			CIN 	=>	FA2_l5_c32_Cout,
			S 		=>	FA1_l4_c33_S,
			COUT 	=>	FA1_l4_c33_Cout
		);

	FA2_l4_c33	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c32_Cout,
			B 		=>	FA4_l5_c33_S,
			CIN 	=>	FA3_l5_c33_S,
			S 		=>	FA2_l4_c33_S,
			COUT 	=>	FA2_l4_c33_Cout
		);

	FA3_l4_c33	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c33_S,
			B 		=>	FA1_l5_c33_S,
			CIN 	=>	pp16(1),
			S 		=>	FA3_l4_c33_S,
			COUT 	=>	FA3_l4_c33_Cout
		);

	FA1_l4_c34	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c33_Cout,
			B 		=>	FA3_l5_c33_Cout,
			CIN 	=>	FA2_l5_c33_Cout,
			S 		=>	FA1_l4_c34_S,
			COUT 	=>	FA1_l4_c34_Cout
		);

	FA2_l4_c34	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c33_Cout,
			B 		=>	FA4_l5_c34_S,
			CIN 	=>	FA3_l5_c34_S,
			S 		=>	FA2_l4_c34_S,
			COUT 	=>	FA2_l4_c34_Cout
		);

	FA3_l4_c34	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c34_S,
			B 		=>	FA1_l5_c34_S,
			CIN 	=>	pp16(2),
			S 		=>	FA3_l4_c34_S,
			COUT 	=>	FA3_l4_c34_Cout
		);

	FA1_l4_c35	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c34_Cout,
			B 		=>	FA3_l5_c34_Cout,
			CIN 	=>	FA2_l5_c34_Cout,
			S 		=>	FA1_l4_c35_S,
			COUT 	=>	FA1_l4_c35_Cout
		);

	FA2_l4_c35	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c34_Cout,
			B 		=>	FA4_l5_c35_S,
			CIN 	=>	FA3_l5_c35_S,
			S 		=>	FA2_l4_c35_S,
			COUT 	=>	FA2_l4_c35_Cout
		);

	FA3_l4_c35	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c35_S,
			B 		=>	FA1_l5_c35_S,
			CIN 	=>	pp16(3),
			S 		=>	FA3_l4_c35_S,
			COUT 	=>	FA3_l4_c35_Cout
		);

	FA1_l4_c36	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c35_Cout,
			B 		=>	FA3_l5_c35_Cout,
			CIN 	=>	FA2_l5_c35_Cout,
			S 		=>	FA1_l4_c36_S,
			COUT 	=>	FA1_l4_c36_Cout
		);

	FA2_l4_c36	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c35_Cout,
			B 		=>	FA4_l5_c36_S,
			CIN 	=>	FA3_l5_c36_S,
			S 		=>	FA2_l4_c36_S,
			COUT 	=>	FA2_l4_c36_Cout
		);

	FA3_l4_c36	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c36_S,
			B 		=>	FA1_l5_c36_S,
			CIN 	=>	pp16(4),
			S 		=>	FA3_l4_c36_S,
			COUT 	=>	FA3_l4_c36_Cout
		);

	FA1_l4_c37	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c36_Cout,
			B 		=>	FA3_l5_c36_Cout,
			CIN 	=>	FA2_l5_c36_Cout,
			S 		=>	FA1_l4_c37_S,
			COUT 	=>	FA1_l4_c37_Cout
		);

	FA2_l4_c37	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c36_Cout,
			B 		=>	FA4_l5_c37_S,
			CIN 	=>	FA3_l5_c37_S,
			S 		=>	FA2_l4_c37_S,
			COUT 	=>	FA2_l4_c37_Cout
		);

	FA3_l4_c37	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c37_S,
			B 		=>	FA1_l5_c37_S,
			CIN 	=>	pp16(5),
			S 		=>	FA3_l4_c37_S,
			COUT 	=>	FA3_l4_c37_Cout
		);

	FA1_l4_c38	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c37_Cout,
			B 		=>	FA3_l5_c37_Cout,
			CIN 	=>	FA2_l5_c37_Cout,
			S 		=>	FA1_l4_c38_S,
			COUT 	=>	FA1_l4_c38_Cout
		);

	FA2_l4_c38	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c37_Cout,
			B 		=>	FA4_l5_c38_S,
			CIN 	=>	FA3_l5_c38_S,
			S 		=>	FA2_l4_c38_S,
			COUT 	=>	FA2_l4_c38_Cout
		);

	FA3_l4_c38	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c38_S,
			B 		=>	FA1_l5_c38_S,
			CIN 	=>	pp16(6),
			S 		=>	FA3_l4_c38_S,
			COUT 	=>	FA3_l4_c38_Cout
		);

	FA1_l4_c39	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c38_Cout,
			B 		=>	FA3_l5_c38_Cout,
			CIN 	=>	FA2_l5_c38_Cout,
			S 		=>	FA1_l4_c39_S,
			COUT 	=>	FA1_l4_c39_Cout
		);

	FA2_l4_c39	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c38_Cout,
			B 		=>	FA4_l5_c39_S,
			CIN 	=>	FA3_l5_c39_S,
			S 		=>	FA2_l4_c39_S,
			COUT 	=>	FA2_l4_c39_Cout
		);

	FA3_l4_c39	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c39_S,
			B 		=>	FA1_l5_c39_S,
			CIN 	=>	pp16(7),
			S 		=>	FA3_l4_c39_S,
			COUT 	=>	FA3_l4_c39_Cout
		);

	FA1_l4_c40	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c39_Cout,
			B 		=>	FA3_l5_c39_Cout,
			CIN 	=>	FA2_l5_c39_Cout,
			S 		=>	FA1_l4_c40_S,
			COUT 	=>	FA1_l4_c40_Cout
		);

	FA2_l4_c40	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c39_Cout,
			B 		=>	FA4_l5_c40_S,
			CIN 	=>	FA3_l5_c40_S,
			S 		=>	FA2_l4_c40_S,
			COUT 	=>	FA2_l4_c40_Cout
		);

	FA3_l4_c40	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c40_S,
			B 		=>	FA1_l5_c40_S,
			CIN 	=>	pp16(8),
			S 		=>	FA3_l4_c40_S,
			COUT 	=>	FA3_l4_c40_Cout
		);

	FA1_l4_c41	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c40_Cout,
			B 		=>	FA3_l5_c40_Cout,
			CIN 	=>	FA2_l5_c40_Cout,
			S 		=>	FA1_l4_c41_S,
			COUT 	=>	FA1_l4_c41_Cout
		);

	FA2_l4_c41	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c40_Cout,
			B 		=>	FA4_l5_c41_S,
			CIN 	=>	FA3_l5_c41_S,
			S 		=>	FA2_l4_c41_S,
			COUT 	=>	FA2_l4_c41_Cout
		);

	FA3_l4_c41	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c41_S,
			B 		=>	FA1_l5_c41_S,
			CIN 	=>	pp16(9),
			S 		=>	FA3_l4_c41_S,
			COUT 	=>	FA3_l4_c41_Cout
		);

	FA1_l4_c42	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c41_Cout,
			B 		=>	FA3_l5_c41_Cout,
			CIN 	=>	FA2_l5_c41_Cout,
			S 		=>	FA1_l4_c42_S,
			COUT 	=>	FA1_l4_c42_Cout
		);

	FA2_l4_c42	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c41_Cout,
			B 		=>	FA4_l5_c42_S,
			CIN 	=>	FA3_l5_c42_S,
			S 		=>	FA2_l4_c42_S,
			COUT 	=>	FA2_l4_c42_Cout
		);

	FA3_l4_c42	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c42_S,
			B 		=>	FA1_l5_c42_S,
			CIN 	=>	pp16(10),
			S 		=>	FA3_l4_c42_S,
			COUT 	=>	FA3_l4_c42_Cout
		);

	FA1_l4_c43	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c42_Cout,
			B 		=>	FA3_l5_c42_Cout,
			CIN 	=>	FA2_l5_c42_Cout,
			S 		=>	FA1_l4_c43_S,
			COUT 	=>	FA1_l4_c43_Cout
		);

	FA2_l4_c43	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c42_Cout,
			B 		=>	FA4_l5_c43_S,
			CIN 	=>	FA3_l5_c43_S,
			S 		=>	FA2_l4_c43_S,
			COUT 	=>	FA2_l4_c43_Cout
		);

	FA3_l4_c43	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c43_S,
			B 		=>	FA1_l5_c43_S,
			CIN 	=>	pp16(11),
			S 		=>	FA3_l4_c43_S,
			COUT 	=>	FA3_l4_c43_Cout
		);

	FA1_l4_c44	:	full_adder
		PORT MAP (
			A 		=>	FA4_l5_c43_Cout,
			B 		=>	FA3_l5_c43_Cout,
			CIN 	=>	FA2_l5_c43_Cout,
			S 		=>	FA1_l4_c44_S,
			COUT 	=>	FA1_l4_c44_Cout
		);

	FA2_l4_c44	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c43_Cout,
			B 		=>	HA1_l5_c44_S,
			CIN 	=>	FA3_l5_c44_S,
			S 		=>	FA2_l4_c44_S,
			COUT 	=>	FA2_l4_c44_Cout
		);

	FA3_l4_c44	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c44_S,
			B 		=>	FA1_l5_c44_S,
			CIN 	=>	pp16(12),
			S 		=>	FA3_l4_c44_S,
			COUT 	=>	FA3_l4_c44_Cout
		);

	FA1_l4_c45	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c44_Cout,
			B 		=>	FA3_l5_c44_Cout,
			CIN 	=>	FA2_l5_c44_Cout,
			S 		=>	FA1_l4_c45_S,
			COUT 	=>	FA1_l4_c45_Cout
		);

	FA2_l4_c45	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c44_Cout,
			B 		=>	FA3_l5_c45_S,
			CIN 	=>	FA2_l5_c45_S,
			S 		=>	FA2_l4_c45_S,
			COUT 	=>	FA2_l4_c45_Cout
		);

	FA3_l4_c45	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c45_S,
			B 		=>	pp15(15),
			CIN 	=>	pp16(13),
			S 		=>	FA3_l4_c45_S,
			COUT 	=>	FA3_l4_c45_Cout
		);

	FA1_l4_c46	:	full_adder
		PORT MAP (
			A 		=>	FA3_l5_c45_Cout,
			B 		=>	FA2_l5_c45_Cout,
			CIN 	=>	FA1_l5_c45_Cout,
			S 		=>	FA1_l4_c46_S,
			COUT 	=>	FA1_l4_c46_Cout
		);

	FA2_l4_c46	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c46_S,
			B 		=>	FA2_l5_c46_S,
			CIN 	=>	FA1_l5_c46_S,
			S 		=>	FA2_l4_c46_S,
			COUT 	=>	FA2_l4_c46_Cout
		);

	FA3_l4_c46	:	full_adder
		PORT MAP (
			A 		=>	pp14(18),
			B 		=>	pp15(16),
			CIN 	=>	pp16(14),
			S 		=>	FA3_l4_c46_S,
			COUT 	=>	FA3_l4_c46_Cout
		);

	FA1_l4_c47	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c46_Cout,
			B 		=>	FA2_l5_c46_Cout,
			CIN 	=>	FA1_l5_c46_Cout,
			S 		=>	FA1_l4_c47_S,
			COUT 	=>	FA1_l4_c47_Cout
		);

	FA2_l4_c47	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c47_S,
			B 		=>	FA1_l5_c47_S,
			CIN 	=>	pp13(21),
			S 		=>	FA2_l4_c47_S,
			COUT 	=>	FA2_l4_c47_Cout
		);

	FA3_l4_c47	:	full_adder
		PORT MAP (
			A 		=>	pp14(19),
			B 		=>	pp15(17),
			CIN 	=>	pp16(15),
			S 		=>	FA3_l4_c47_S,
			COUT 	=>	FA3_l4_c47_Cout
		);

	FA1_l4_c48	:	full_adder
		PORT MAP (
			A 		=>	FA2_l5_c47_Cout,
			B 		=>	FA1_l5_c47_Cout,
			CIN 	=>	HA1_l5_c48_S,
			S 		=>	FA1_l4_c48_S,
			COUT 	=>	FA1_l4_c48_Cout
		);

	FA2_l4_c48	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c48_S,
			B 		=>	pp12(24),
			CIN 	=>	pp13(22),
			S 		=>	FA2_l4_c48_S,
			COUT 	=>	FA2_l4_c48_Cout
		);

	FA3_l4_c48	:	full_adder
		PORT MAP (
			A 		=>	pp14(20),
			B 		=>	pp15(18),
			CIN 	=>	pp16(16),
			S 		=>	FA3_l4_c48_S,
			COUT 	=>	FA3_l4_c48_Cout
		);

	FA1_l4_c49	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c48_Cout,
			B 		=>	FA1_l5_c48_Cout,
			CIN 	=>	FA1_l5_c49_S,
			S 		=>	FA1_l4_c49_S,
			COUT 	=>	FA1_l4_c49_Cout
		);

	FA2_l4_c49	:	full_adder
		PORT MAP (
			A 		=>	pp11(27),
			B 		=>	pp12(25),
			CIN 	=>	pp13(23),
			S 		=>	FA2_l4_c49_S,
			COUT 	=>	FA2_l4_c49_Cout
		);

	FA3_l4_c49	:	full_adder
		PORT MAP (
			A 		=>	pp14(21),
			B 		=>	pp15(19),
			CIN 	=>	pp16(17),
			S 		=>	FA3_l4_c49_S,
			COUT 	=>	FA3_l4_c49_Cout
		);

	FA1_l4_c50	:	full_adder
		PORT MAP (
			A 		=>	FA1_l5_c49_Cout,
			B 		=>	HA1_l5_c50_S,
			CIN 	=>	pp10(30),
			S 		=>	FA1_l4_c50_S,
			COUT 	=>	FA1_l4_c50_Cout
		);

	FA2_l4_c50	:	full_adder
		PORT MAP (
			A 		=>	pp11(28),
			B 		=>	pp12(26),
			CIN 	=>	pp13(24),
			S 		=>	FA2_l4_c50_S,
			COUT 	=>	FA2_l4_c50_Cout
		);

	FA3_l4_c50	:	full_adder
		PORT MAP (
			A 		=>	pp14(22),
			B 		=>	pp15(20),
			CIN 	=>	pp16(18),
			S 		=>	FA3_l4_c50_S,
			COUT 	=>	FA3_l4_c50_Cout
		);

	FA1_l4_c51	:	full_adder
		PORT MAP (
			A 		=>	HA1_l5_c50_Cout,
			B 		=>	pp9_Sneg,
			CIN 	=>	pp10(31),
			S 		=>	FA1_l4_c51_S,
			COUT 	=>	FA1_l4_c51_Cout
		);

	FA2_l4_c51	:	full_adder
		PORT MAP (
			A 		=>	pp11(29),
			B 		=>	pp12(27),
			CIN 	=>	pp13(25),
			S 		=>	FA2_l4_c51_S,
			COUT 	=>	FA2_l4_c51_Cout
		);

	FA3_l4_c51	:	full_adder
		PORT MAP (
			A 		=>	pp14(23),
			B 		=>	pp15(21),
			CIN 	=>	pp16(19),
			S 		=>	FA3_l4_c51_S,
			COUT 	=>	FA3_l4_c51_Cout
		);

	FA1_l4_c52	:	full_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp10(32),
			CIN 	=>	pp11(30),
			S 		=>	FA1_l4_c52_S,
			COUT 	=>	FA1_l4_c52_Cout
		);

	FA2_l4_c52	:	full_adder
		PORT MAP (
			A 		=>	pp12(28),
			B 		=>	pp13(26),
			CIN 	=>	pp14(24),
			S 		=>	FA2_l4_c52_S,
			COUT 	=>	FA2_l4_c52_Cout
		);

	HA1_l4_c52	:	half_adder
		PORT MAP (
			A 		=>	pp15(22),
			B 		=>	pp16(20),
			S 		=>	HA1_l4_c52_S,
			COUT 	=>	HA1_l4_c52_Cout
		);

	FA1_l4_c53	:	full_adder
		PORT MAP (
			A 		=>	pp10_Sneg,
			B 		=>	pp11(31),
			CIN 	=>	pp12(29),
			S 		=>	FA1_l4_c53_S,
			COUT 	=>	FA1_l4_c53_Cout
		);

	FA2_l4_c53	:	full_adder
		PORT MAP (
			A 		=>	pp13(27),
			B 		=>	pp14(25),
			CIN 	=>	pp15(23),
			S 		=>	FA2_l4_c53_S,
			COUT 	=>	FA2_l4_c53_Cout
		);

	FA1_l4_c54	:	full_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp11(32),
			CIN 	=>	pp12(30),
			S 		=>	FA1_l4_c54_S,
			COUT 	=>	FA1_l4_c54_Cout
		);

	HA1_l4_c54	:	half_adder
		PORT MAP (
			A 		=>	pp13(28),
			B 		=>	pp14(26),
			S 		=>	HA1_l4_c54_S,
			COUT 	=>	HA1_l4_c54_Cout
		);

	FA1_l4_c55	:	full_adder
		PORT MAP (
			A 		=>	pp11_Sneg,
			B 		=>	pp12(31),
			CIN 	=>	pp13(29),
			S 		=>	FA1_l4_c55_S,
			COUT 	=>	FA1_l4_c55_Cout
		);

	HA1_l4_c56	:	half_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp12(32),
			S 		=>	HA1_l4_c56_S,
			COUT 	=>	HA1_l4_c56_Cout
		);

	HA1_l3_c6	:	half_adder
		PORT MAP (
			A 		=>	pp0(6),
			B 		=>	pp1(4),
			S 		=>	HA1_l3_c6_S,
			COUT 	=>	HA1_l3_c6_Cout
		);

	HA1_l3_c7	:	half_adder
		PORT MAP (
			A 		=>	pp0(7),
			B 		=>	pp1(5),
			S 		=>	HA1_l3_c7_S,
			COUT 	=>	HA1_l3_c7_Cout
		);

	FA1_l3_c8	:	full_adder
		PORT MAP (
			A 		=>	pp0(8),
			B 		=>	pp1(6),
			CIN 	=>	pp2(4),
			S 		=>	FA1_l3_c8_S,
			COUT 	=>	FA1_l3_c8_Cout
		);

	HA1_l3_c8	:	half_adder
		PORT MAP (
			A 		=>	pp3(2),
			B 		=>	pp4(0),
			S 		=>	HA1_l3_c8_S,
			COUT 	=>	HA1_l3_c8_Cout
		);

	FA1_l3_c9	:	full_adder
		PORT MAP (
			A 		=>	pp0(9),
			B 		=>	pp1(7),
			CIN 	=>	pp2(5),
			S 		=>	FA1_l3_c9_S,
			COUT 	=>	FA1_l3_c9_Cout
		);

	HA1_l3_c9	:	half_adder
		PORT MAP (
			A 		=>	pp3(3),
			B 		=>	pp4(1),
			S 		=>	HA1_l3_c9_S,
			COUT 	=>	HA1_l3_c9_Cout
		);

	FA1_l3_c10	:	full_adder
		PORT MAP (
			A 		=>	HA1_l4_c10_S,
			B 		=>	pp2(6),
			CIN 	=>	pp3(4),
			S 		=>	FA1_l3_c10_S,
			COUT 	=>	FA1_l3_c10_Cout
		);

	FA2_l3_c10	:	full_adder
		PORT MAP (
			A 		=>	pp4(2),
			B 		=>	pp5(0),
			CIN 	=>	pp5(32),
			S 		=>	FA2_l3_c10_S,
			COUT 	=>	FA2_l3_c10_Cout
		);

	FA1_l3_c11	:	full_adder
		PORT MAP (
			A 		=>	HA1_l4_c10_Cout,
			B 		=>	HA1_l4_c11_S,
			CIN 	=>	pp2(7),
			S 		=>	FA1_l3_c11_S,
			COUT 	=>	FA1_l3_c11_Cout
		);

	FA2_l3_c11	:	full_adder
		PORT MAP (
			A 		=>	pp3(5),
			B 		=>	pp4(3),
			CIN 	=>	pp5(1),
			S 		=>	FA2_l3_c11_S,
			COUT 	=>	FA2_l3_c11_Cout
		);

	FA1_l3_c12	:	full_adder
		PORT MAP (
			A 		=>	HA1_l4_c11_Cout,
			B 		=>	HA1_l4_c12_S,
			CIN 	=>	FA1_l4_c12_S,
			S 		=>	FA1_l3_c12_S,
			COUT 	=>	FA1_l3_c12_Cout
		);

	FA2_l3_c12	:	full_adder
		PORT MAP (
			A 		=>	pp5(2),
			B 		=>	pp6(0),
			CIN 	=>	pp6(32),
			S 		=>	FA2_l3_c12_S,
			COUT 	=>	FA2_l3_c12_Cout
		);

	FA1_l3_c13	:	full_adder
		PORT MAP (
			A 		=>	HA1_l4_c12_Cout,
			B 		=>	FA1_l4_c12_Cout,
			CIN 	=>	HA1_l4_c13_S,
			S 		=>	FA1_l3_c13_S,
			COUT 	=>	FA1_l3_c13_Cout
		);

	FA2_l3_c13	:	full_adder
		PORT MAP (
			A 		=>	FA1_l4_c13_S,
			B 		=>	pp5(3),
			CIN 	=>	pp6(1),
			S 		=>	FA2_l3_c13_S,
			COUT 	=>	FA2_l3_c13_Cout
		);

	FA1_l3_c14	:	full_adder
		PORT MAP (
			A 		=>	HA1_l4_c13_Cout,
			B 		=>	FA1_l4_c13_Cout,
			CIN 	=>	HA1_l4_c14_S,
			S 		=>	FA1_l3_c14_S,
			COUT 	=>	FA1_l3_c14_Cout
		);

	FA2_l3_c14	:	full_adder
		PORT MAP (
			A 		=>	FA2_l4_c14_S,
			B 		=>	FA1_l4_c14_S,
			CIN 	=>	pp7(32),
			S 		=>	FA2_l3_c14_S,
			COUT 	=>	FA2_l3_c14_Cout
		);

	FA1_l3_c15	:	full_adder
		PORT MAP (
			A 		=>	HA1_l4_c14_Cout,
			B 		=>	FA2_l4_c14_Cout,
			CIN 	=>	FA1_l4_c14_Cout,
			S 		=>	FA1_l3_c15_S,
			COUT 	=>	FA1_l3_c15_Cout
		);

	FA2_l3_c15	:	full_adder
		PORT MAP (
			A 		=>	HA1_l4_c15_S,
			B 		=>	FA2_l4_c15_S,
			CIN 	=>	FA1_l4_c15_S,
			S 		=>	FA2_l3_c15_S,
			COUT 	=>	FA2_l3_c15_Cout
		);

	FA1_l3_c16	:	full_adder
		PORT MAP (
			A 		=>	HA1_l4_c15_Cout,
			B 		=>	FA2_l4_c15_Cout,
			CIN 	=>	FA1_l4_c15_Cout,
			S 		=>	FA1_l3_c16_S,
			COUT 	=>	FA1_l3_c16_Cout
		);

	FA2_l3_c16	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c16_S,
			B 		=>	FA2_l4_c16_S,
			CIN 	=>	FA1_l4_c16_S,
			S 		=>	FA2_l3_c16_S,
			COUT 	=>	FA2_l3_c16_Cout
		);

	FA1_l3_c17	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c16_Cout,
			B 		=>	FA2_l4_c16_Cout,
			CIN 	=>	FA1_l4_c16_Cout,
			S 		=>	FA1_l3_c17_S,
			COUT 	=>	FA1_l3_c17_Cout
		);

	FA2_l3_c17	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c17_S,
			B 		=>	FA2_l4_c17_S,
			CIN 	=>	FA1_l4_c17_S,
			S 		=>	FA2_l3_c17_S,
			COUT 	=>	FA2_l3_c17_Cout
		);

	FA1_l3_c18	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c17_Cout,
			B 		=>	FA2_l4_c17_Cout,
			CIN 	=>	FA1_l4_c17_Cout,
			S 		=>	FA1_l3_c18_S,
			COUT 	=>	FA1_l3_c18_Cout
		);

	FA2_l3_c18	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c18_S,
			B 		=>	FA2_l4_c18_S,
			CIN 	=>	FA1_l4_c18_S,
			S 		=>	FA2_l3_c18_S,
			COUT 	=>	FA2_l3_c18_Cout
		);

	FA1_l3_c19	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c18_Cout,
			B 		=>	FA2_l4_c18_Cout,
			CIN 	=>	FA1_l4_c18_Cout,
			S 		=>	FA1_l3_c19_S,
			COUT 	=>	FA1_l3_c19_Cout
		);

	FA2_l3_c19	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c19_S,
			B 		=>	FA2_l4_c19_S,
			CIN 	=>	FA1_l4_c19_S,
			S 		=>	FA2_l3_c19_S,
			COUT 	=>	FA2_l3_c19_Cout
		);

	FA1_l3_c20	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c19_Cout,
			B 		=>	FA2_l4_c19_Cout,
			CIN 	=>	FA1_l4_c19_Cout,
			S 		=>	FA1_l3_c20_S,
			COUT 	=>	FA1_l3_c20_Cout
		);

	FA2_l3_c20	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c20_S,
			B 		=>	FA2_l4_c20_S,
			CIN 	=>	FA1_l4_c20_S,
			S 		=>	FA2_l3_c20_S,
			COUT 	=>	FA2_l3_c20_Cout
		);

	FA1_l3_c21	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c20_Cout,
			B 		=>	FA2_l4_c20_Cout,
			CIN 	=>	FA1_l4_c20_Cout,
			S 		=>	FA1_l3_c21_S,
			COUT 	=>	FA1_l3_c21_Cout
		);

	FA2_l3_c21	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c21_S,
			B 		=>	FA2_l4_c21_S,
			CIN 	=>	FA1_l4_c21_S,
			S 		=>	FA2_l3_c21_S,
			COUT 	=>	FA2_l3_c21_Cout
		);

	FA1_l3_c22	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c21_Cout,
			B 		=>	FA2_l4_c21_Cout,
			CIN 	=>	FA1_l4_c21_Cout,
			S 		=>	FA1_l3_c22_S,
			COUT 	=>	FA1_l3_c22_Cout
		);

	FA2_l3_c22	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c22_S,
			B 		=>	FA2_l4_c22_S,
			CIN 	=>	FA1_l4_c22_S,
			S 		=>	FA2_l3_c22_S,
			COUT 	=>	FA2_l3_c22_Cout
		);

	FA1_l3_c23	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c22_Cout,
			B 		=>	FA2_l4_c22_Cout,
			CIN 	=>	FA1_l4_c22_Cout,
			S 		=>	FA1_l3_c23_S,
			COUT 	=>	FA1_l3_c23_Cout
		);

	FA2_l3_c23	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c23_S,
			B 		=>	FA2_l4_c23_S,
			CIN 	=>	FA1_l4_c23_S,
			S 		=>	FA2_l3_c23_S,
			COUT 	=>	FA2_l3_c23_Cout
		);

	FA1_l3_c24	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c23_Cout,
			B 		=>	FA2_l4_c23_Cout,
			CIN 	=>	FA1_l4_c23_Cout,
			S 		=>	FA1_l3_c24_S,
			COUT 	=>	FA1_l3_c24_Cout
		);

	FA2_l3_c24	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c24_S,
			B 		=>	FA2_l4_c24_S,
			CIN 	=>	FA1_l4_c24_S,
			S 		=>	FA2_l3_c24_S,
			COUT 	=>	FA2_l3_c24_Cout
		);

	FA1_l3_c25	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c24_Cout,
			B 		=>	FA2_l4_c24_Cout,
			CIN 	=>	FA1_l4_c24_Cout,
			S 		=>	FA1_l3_c25_S,
			COUT 	=>	FA1_l3_c25_Cout
		);

	FA2_l3_c25	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c25_S,
			B 		=>	FA2_l4_c25_S,
			CIN 	=>	FA1_l4_c25_S,
			S 		=>	FA2_l3_c25_S,
			COUT 	=>	FA2_l3_c25_Cout
		);

	FA1_l3_c26	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c25_Cout,
			B 		=>	FA2_l4_c25_Cout,
			CIN 	=>	FA1_l4_c25_Cout,
			S 		=>	FA1_l3_c26_S,
			COUT 	=>	FA1_l3_c26_Cout
		);

	FA2_l3_c26	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c26_S,
			B 		=>	FA2_l4_c26_S,
			CIN 	=>	FA1_l4_c26_S,
			S 		=>	FA2_l3_c26_S,
			COUT 	=>	FA2_l3_c26_Cout
		);

	FA1_l3_c27	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c26_Cout,
			B 		=>	FA2_l4_c26_Cout,
			CIN 	=>	FA1_l4_c26_Cout,
			S 		=>	FA1_l3_c27_S,
			COUT 	=>	FA1_l3_c27_Cout
		);

	FA2_l3_c27	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c27_S,
			B 		=>	FA2_l4_c27_S,
			CIN 	=>	FA1_l4_c27_S,
			S 		=>	FA2_l3_c27_S,
			COUT 	=>	FA2_l3_c27_Cout
		);

	FA1_l3_c28	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c27_Cout,
			B 		=>	FA2_l4_c27_Cout,
			CIN 	=>	FA1_l4_c27_Cout,
			S 		=>	FA1_l3_c28_S,
			COUT 	=>	FA1_l3_c28_Cout
		);

	FA2_l3_c28	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c28_S,
			B 		=>	FA2_l4_c28_S,
			CIN 	=>	FA1_l4_c28_S,
			S 		=>	FA2_l3_c28_S,
			COUT 	=>	FA2_l3_c28_Cout
		);

	FA1_l3_c29	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c28_Cout,
			B 		=>	FA2_l4_c28_Cout,
			CIN 	=>	FA1_l4_c28_Cout,
			S 		=>	FA1_l3_c29_S,
			COUT 	=>	FA1_l3_c29_Cout
		);

	FA2_l3_c29	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c29_S,
			B 		=>	FA2_l4_c29_S,
			CIN 	=>	FA1_l4_c29_S,
			S 		=>	FA2_l3_c29_S,
			COUT 	=>	FA2_l3_c29_Cout
		);

	FA1_l3_c30	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c29_Cout,
			B 		=>	FA2_l4_c29_Cout,
			CIN 	=>	FA1_l4_c29_Cout,
			S 		=>	FA1_l3_c30_S,
			COUT 	=>	FA1_l3_c30_Cout
		);

	FA2_l3_c30	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c30_S,
			B 		=>	FA2_l4_c30_S,
			CIN 	=>	FA1_l4_c30_S,
			S 		=>	FA2_l3_c30_S,
			COUT 	=>	FA2_l3_c30_Cout
		);

	FA1_l3_c31	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c30_Cout,
			B 		=>	FA2_l4_c30_Cout,
			CIN 	=>	FA1_l4_c30_Cout,
			S 		=>	FA1_l3_c31_S,
			COUT 	=>	FA1_l3_c31_Cout
		);

	FA2_l3_c31	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c31_S,
			B 		=>	FA2_l4_c31_S,
			CIN 	=>	FA1_l4_c31_S,
			S 		=>	FA2_l3_c31_S,
			COUT 	=>	FA2_l3_c31_Cout
		);

	FA1_l3_c32	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c31_Cout,
			B 		=>	FA2_l4_c31_Cout,
			CIN 	=>	FA1_l4_c31_Cout,
			S 		=>	FA1_l3_c32_S,
			COUT 	=>	FA1_l3_c32_Cout
		);

	FA2_l3_c32	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c32_S,
			B 		=>	FA2_l4_c32_S,
			CIN 	=>	FA1_l4_c32_S,
			S 		=>	FA2_l3_c32_S,
			COUT 	=>	FA2_l3_c32_Cout
		);

	FA1_l3_c33	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c32_Cout,
			B 		=>	FA2_l4_c32_Cout,
			CIN 	=>	FA1_l4_c32_Cout,
			S 		=>	FA1_l3_c33_S,
			COUT 	=>	FA1_l3_c33_Cout
		);

	FA2_l3_c33	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c33_S,
			B 		=>	FA2_l4_c33_S,
			CIN 	=>	FA1_l4_c33_S,
			S 		=>	FA2_l3_c33_S,
			COUT 	=>	FA2_l3_c33_Cout
		);

	FA1_l3_c34	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c33_Cout,
			B 		=>	FA2_l4_c33_Cout,
			CIN 	=>	FA1_l4_c33_Cout,
			S 		=>	FA1_l3_c34_S,
			COUT 	=>	FA1_l3_c34_Cout
		);

	FA2_l3_c34	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c34_S,
			B 		=>	FA2_l4_c34_S,
			CIN 	=>	FA1_l4_c34_S,
			S 		=>	FA2_l3_c34_S,
			COUT 	=>	FA2_l3_c34_Cout
		);

	FA1_l3_c35	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c34_Cout,
			B 		=>	FA2_l4_c34_Cout,
			CIN 	=>	FA1_l4_c34_Cout,
			S 		=>	FA1_l3_c35_S,
			COUT 	=>	FA1_l3_c35_Cout
		);

	FA2_l3_c35	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c35_S,
			B 		=>	FA2_l4_c35_S,
			CIN 	=>	FA1_l4_c35_S,
			S 		=>	FA2_l3_c35_S,
			COUT 	=>	FA2_l3_c35_Cout
		);

	FA1_l3_c36	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c35_Cout,
			B 		=>	FA2_l4_c35_Cout,
			CIN 	=>	FA1_l4_c35_Cout,
			S 		=>	FA1_l3_c36_S,
			COUT 	=>	FA1_l3_c36_Cout
		);

	FA2_l3_c36	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c36_S,
			B 		=>	FA2_l4_c36_S,
			CIN 	=>	FA1_l4_c36_S,
			S 		=>	FA2_l3_c36_S,
			COUT 	=>	FA2_l3_c36_Cout
		);

	FA1_l3_c37	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c36_Cout,
			B 		=>	FA2_l4_c36_Cout,
			CIN 	=>	FA1_l4_c36_Cout,
			S 		=>	FA1_l3_c37_S,
			COUT 	=>	FA1_l3_c37_Cout
		);

	FA2_l3_c37	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c37_S,
			B 		=>	FA2_l4_c37_S,
			CIN 	=>	FA1_l4_c37_S,
			S 		=>	FA2_l3_c37_S,
			COUT 	=>	FA2_l3_c37_Cout
		);

	FA1_l3_c38	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c37_Cout,
			B 		=>	FA2_l4_c37_Cout,
			CIN 	=>	FA1_l4_c37_Cout,
			S 		=>	FA1_l3_c38_S,
			COUT 	=>	FA1_l3_c38_Cout
		);

	FA2_l3_c38	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c38_S,
			B 		=>	FA2_l4_c38_S,
			CIN 	=>	FA1_l4_c38_S,
			S 		=>	FA2_l3_c38_S,
			COUT 	=>	FA2_l3_c38_Cout
		);

	FA1_l3_c39	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c38_Cout,
			B 		=>	FA2_l4_c38_Cout,
			CIN 	=>	FA1_l4_c38_Cout,
			S 		=>	FA1_l3_c39_S,
			COUT 	=>	FA1_l3_c39_Cout
		);

	FA2_l3_c39	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c39_S,
			B 		=>	FA2_l4_c39_S,
			CIN 	=>	FA1_l4_c39_S,
			S 		=>	FA2_l3_c39_S,
			COUT 	=>	FA2_l3_c39_Cout
		);

	FA1_l3_c40	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c39_Cout,
			B 		=>	FA2_l4_c39_Cout,
			CIN 	=>	FA1_l4_c39_Cout,
			S 		=>	FA1_l3_c40_S,
			COUT 	=>	FA1_l3_c40_Cout
		);

	FA2_l3_c40	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c40_S,
			B 		=>	FA2_l4_c40_S,
			CIN 	=>	FA1_l4_c40_S,
			S 		=>	FA2_l3_c40_S,
			COUT 	=>	FA2_l3_c40_Cout
		);

	FA1_l3_c41	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c40_Cout,
			B 		=>	FA2_l4_c40_Cout,
			CIN 	=>	FA1_l4_c40_Cout,
			S 		=>	FA1_l3_c41_S,
			COUT 	=>	FA1_l3_c41_Cout
		);

	FA2_l3_c41	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c41_S,
			B 		=>	FA2_l4_c41_S,
			CIN 	=>	FA1_l4_c41_S,
			S 		=>	FA2_l3_c41_S,
			COUT 	=>	FA2_l3_c41_Cout
		);

	FA1_l3_c42	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c41_Cout,
			B 		=>	FA2_l4_c41_Cout,
			CIN 	=>	FA1_l4_c41_Cout,
			S 		=>	FA1_l3_c42_S,
			COUT 	=>	FA1_l3_c42_Cout
		);

	FA2_l3_c42	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c42_S,
			B 		=>	FA2_l4_c42_S,
			CIN 	=>	FA1_l4_c42_S,
			S 		=>	FA2_l3_c42_S,
			COUT 	=>	FA2_l3_c42_Cout
		);

	FA1_l3_c43	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c42_Cout,
			B 		=>	FA2_l4_c42_Cout,
			CIN 	=>	FA1_l4_c42_Cout,
			S 		=>	FA1_l3_c43_S,
			COUT 	=>	FA1_l3_c43_Cout
		);

	FA2_l3_c43	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c43_S,
			B 		=>	FA2_l4_c43_S,
			CIN 	=>	FA1_l4_c43_S,
			S 		=>	FA2_l3_c43_S,
			COUT 	=>	FA2_l3_c43_Cout
		);

	FA1_l3_c44	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c43_Cout,
			B 		=>	FA2_l4_c43_Cout,
			CIN 	=>	FA1_l4_c43_Cout,
			S 		=>	FA1_l3_c44_S,
			COUT 	=>	FA1_l3_c44_Cout
		);

	FA2_l3_c44	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c44_S,
			B 		=>	FA2_l4_c44_S,
			CIN 	=>	FA1_l4_c44_S,
			S 		=>	FA2_l3_c44_S,
			COUT 	=>	FA2_l3_c44_Cout
		);

	FA1_l3_c45	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c44_Cout,
			B 		=>	FA2_l4_c44_Cout,
			CIN 	=>	FA1_l4_c44_Cout,
			S 		=>	FA1_l3_c45_S,
			COUT 	=>	FA1_l3_c45_Cout
		);

	FA2_l3_c45	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c45_S,
			B 		=>	FA2_l4_c45_S,
			CIN 	=>	FA1_l4_c45_S,
			S 		=>	FA2_l3_c45_S,
			COUT 	=>	FA2_l3_c45_Cout
		);

	FA1_l3_c46	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c45_Cout,
			B 		=>	FA2_l4_c45_Cout,
			CIN 	=>	FA1_l4_c45_Cout,
			S 		=>	FA1_l3_c46_S,
			COUT 	=>	FA1_l3_c46_Cout
		);

	FA2_l3_c46	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c46_S,
			B 		=>	FA2_l4_c46_S,
			CIN 	=>	FA1_l4_c46_S,
			S 		=>	FA2_l3_c46_S,
			COUT 	=>	FA2_l3_c46_Cout
		);

	FA1_l3_c47	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c46_Cout,
			B 		=>	FA2_l4_c46_Cout,
			CIN 	=>	FA1_l4_c46_Cout,
			S 		=>	FA1_l3_c47_S,
			COUT 	=>	FA1_l3_c47_Cout
		);

	FA2_l3_c47	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c47_S,
			B 		=>	FA2_l4_c47_S,
			CIN 	=>	FA1_l4_c47_S,
			S 		=>	FA2_l3_c47_S,
			COUT 	=>	FA2_l3_c47_Cout
		);

	FA1_l3_c48	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c47_Cout,
			B 		=>	FA2_l4_c47_Cout,
			CIN 	=>	FA1_l4_c47_Cout,
			S 		=>	FA1_l3_c48_S,
			COUT 	=>	FA1_l3_c48_Cout
		);

	FA2_l3_c48	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c48_S,
			B 		=>	FA2_l4_c48_S,
			CIN 	=>	FA1_l4_c48_S,
			S 		=>	FA2_l3_c48_S,
			COUT 	=>	FA2_l3_c48_Cout
		);

	FA1_l3_c49	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c48_Cout,
			B 		=>	FA2_l4_c48_Cout,
			CIN 	=>	FA1_l4_c48_Cout,
			S 		=>	FA1_l3_c49_S,
			COUT 	=>	FA1_l3_c49_Cout
		);

	FA2_l3_c49	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c49_S,
			B 		=>	FA2_l4_c49_S,
			CIN 	=>	FA1_l4_c49_S,
			S 		=>	FA2_l3_c49_S,
			COUT 	=>	FA2_l3_c49_Cout
		);

	FA1_l3_c50	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c49_Cout,
			B 		=>	FA2_l4_c49_Cout,
			CIN 	=>	FA1_l4_c49_Cout,
			S 		=>	FA1_l3_c50_S,
			COUT 	=>	FA1_l3_c50_Cout
		);

	FA2_l3_c50	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c50_S,
			B 		=>	FA2_l4_c50_S,
			CIN 	=>	FA1_l4_c50_S,
			S 		=>	FA2_l3_c50_S,
			COUT 	=>	FA2_l3_c50_Cout
		);

	FA1_l3_c51	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c50_Cout,
			B 		=>	FA2_l4_c50_Cout,
			CIN 	=>	FA1_l4_c50_Cout,
			S 		=>	FA1_l3_c51_S,
			COUT 	=>	FA1_l3_c51_Cout
		);

	FA2_l3_c51	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c51_S,
			B 		=>	FA2_l4_c51_S,
			CIN 	=>	FA1_l4_c51_S,
			S 		=>	FA2_l3_c51_S,
			COUT 	=>	FA2_l3_c51_Cout
		);

	FA1_l3_c52	:	full_adder
		PORT MAP (
			A 		=>	FA3_l4_c51_Cout,
			B 		=>	FA2_l4_c51_Cout,
			CIN 	=>	FA1_l4_c51_Cout,
			S 		=>	FA1_l3_c52_S,
			COUT 	=>	FA1_l3_c52_Cout
		);

	FA2_l3_c52	:	full_adder
		PORT MAP (
			A 		=>	HA1_l4_c52_S,
			B 		=>	FA2_l4_c52_S,
			CIN 	=>	FA1_l4_c52_S,
			S 		=>	FA2_l3_c52_S,
			COUT 	=>	FA2_l3_c52_Cout
		);

	FA1_l3_c53	:	full_adder
		PORT MAP (
			A 		=>	HA1_l4_c52_Cout,
			B 		=>	FA2_l4_c52_Cout,
			CIN 	=>	FA1_l4_c52_Cout,
			S 		=>	FA1_l3_c53_S,
			COUT 	=>	FA1_l3_c53_Cout
		);

	FA2_l3_c53	:	full_adder
		PORT MAP (
			A 		=>	FA2_l4_c53_S,
			B 		=>	FA1_l4_c53_S,
			CIN 	=>	pp16(21),
			S 		=>	FA2_l3_c53_S,
			COUT 	=>	FA2_l3_c53_Cout
		);

	FA1_l3_c54	:	full_adder
		PORT MAP (
			A 		=>	FA2_l4_c53_Cout,
			B 		=>	FA1_l4_c53_Cout,
			CIN 	=>	HA1_l4_c54_S,
			S 		=>	FA1_l3_c54_S,
			COUT 	=>	FA1_l3_c54_Cout
		);

	FA2_l3_c54	:	full_adder
		PORT MAP (
			A 		=>	FA1_l4_c54_S,
			B 		=>	pp15(24),
			CIN 	=>	pp16(22),
			S 		=>	FA2_l3_c54_S,
			COUT 	=>	FA2_l3_c54_Cout
		);

	FA1_l3_c55	:	full_adder
		PORT MAP (
			A 		=>	HA1_l4_c54_Cout,
			B 		=>	FA1_l4_c54_Cout,
			CIN 	=>	FA1_l4_c55_S,
			S 		=>	FA1_l3_c55_S,
			COUT 	=>	FA1_l3_c55_Cout
		);

	FA2_l3_c55	:	full_adder
		PORT MAP (
			A 		=>	pp14(27),
			B 		=>	pp15(25),
			CIN 	=>	pp16(23),
			S 		=>	FA2_l3_c55_S,
			COUT 	=>	FA2_l3_c55_Cout
		);

	FA1_l3_c56	:	full_adder
		PORT MAP (
			A 		=>	FA1_l4_c55_Cout,
			B 		=>	HA1_l4_c56_S,
			CIN 	=>	pp13(30),
			S 		=>	FA1_l3_c56_S,
			COUT 	=>	FA1_l3_c56_Cout
		);

	FA2_l3_c56	:	full_adder
		PORT MAP (
			A 		=>	pp14(28),
			B 		=>	pp15(26),
			CIN 	=>	pp16(24),
			S 		=>	FA2_l3_c56_S,
			COUT 	=>	FA2_l3_c56_Cout
		);

	FA1_l3_c57	:	full_adder
		PORT MAP (
			A 		=>	HA1_l4_c56_Cout,
			B 		=>	pp12_Sneg,
			CIN 	=>	pp13(31),
			S 		=>	FA1_l3_c57_S,
			COUT 	=>	FA1_l3_c57_Cout
		);

	FA2_l3_c57	:	full_adder
		PORT MAP (
			A 		=>	pp14(29),
			B 		=>	pp15(27),
			CIN 	=>	pp16(25),
			S 		=>	FA2_l3_c57_S,
			COUT 	=>	FA2_l3_c57_Cout
		);

	FA1_l3_c58	:	full_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp13(32),
			CIN 	=>	pp14(30),
			S 		=>	FA1_l3_c58_S,
			COUT 	=>	FA1_l3_c58_Cout
		);

	HA1_l3_c58	:	half_adder
		PORT MAP (
			A 		=>	pp15(28),
			B 		=>	pp16(26),
			S 		=>	HA1_l3_c58_S,
			COUT 	=>	HA1_l3_c58_Cout
		);

	FA1_l3_c59	:	full_adder
		PORT MAP (
			A 		=>	pp13_Sneg,
			B 		=>	pp14(31),
			CIN 	=>	pp15(29),
			S 		=>	FA1_l3_c59_S,
			COUT 	=>	FA1_l3_c59_Cout
		);

	HA1_l3_c60	:	half_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp14(32),
			S 		=>	HA1_l3_c60_S,
			COUT 	=>	HA1_l3_c60_Cout
		);

	HA1_l2_c4	:	half_adder
		PORT MAP (
			A 		=>	pp0(4),
			B 		=>	pp1(2),
			S 		=>	HA1_l2_c4_S,
			COUT 	=>	HA1_l2_c4_Cout
		);

	HA1_l2_c5	:	half_adder
		PORT MAP (
			A 		=>	pp0(5),
			B 		=>	pp1(3),
			S 		=>	HA1_l2_c5_S,
			COUT 	=>	HA1_l2_c5_Cout
		);

	FA1_l2_c6	:	full_adder
		PORT MAP (
			A 		=>	HA1_l3_c6_S,
			B 		=>	pp2(2),
			CIN 	=>	pp3(0),
			S 		=>	FA1_l2_c6_S,
			COUT 	=>	FA1_l2_c6_Cout
		);

	FA1_l2_c7	:	full_adder
		PORT MAP (
			A 		=>	HA1_l3_c6_Cout,
			B 		=>	HA1_l3_c7_S,
			CIN 	=>	pp2(3),
			S 		=>	FA1_l2_c7_S,
			COUT 	=>	FA1_l2_c7_Cout
		);

	FA1_l2_c8	:	full_adder
		PORT MAP (
			A 		=>	HA1_l3_c7_Cout,
			B 		=>	HA1_l3_c8_S,
			CIN 	=>	FA1_l3_c8_S,
			S 		=>	FA1_l2_c8_S,
			COUT 	=>	FA1_l2_c8_Cout
		);

	FA1_l2_c9	:	full_adder
		PORT MAP (
			A 		=>	HA1_l3_c8_Cout,
			B 		=>	FA1_l3_c8_Cout,
			CIN 	=>	HA1_l3_c9_S,
			S 		=>	FA1_l2_c9_S,
			COUT 	=>	FA1_l2_c9_Cout
		);

	FA1_l2_c10	:	full_adder
		PORT MAP (
			A 		=>	HA1_l3_c9_Cout,
			B 		=>	FA1_l3_c9_Cout,
			CIN 	=>	FA2_l3_c10_S,
			S 		=>	FA1_l2_c10_S,
			COUT 	=>	FA1_l2_c10_Cout
		);

	FA1_l2_c11	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c10_Cout,
			B 		=>	FA1_l3_c10_Cout,
			CIN 	=>	FA2_l3_c11_S,
			S 		=>	FA1_l2_c11_S,
			COUT 	=>	FA1_l2_c11_Cout
		);

	FA1_l2_c12	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c11_Cout,
			B 		=>	FA1_l3_c11_Cout,
			CIN 	=>	FA2_l3_c12_S,
			S 		=>	FA1_l2_c12_S,
			COUT 	=>	FA1_l2_c12_Cout
		);

	FA1_l2_c13	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c12_Cout,
			B 		=>	FA1_l3_c12_Cout,
			CIN 	=>	FA2_l3_c13_S,
			S 		=>	FA1_l2_c13_S,
			COUT 	=>	FA1_l2_c13_Cout
		);

	FA1_l2_c14	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c13_Cout,
			B 		=>	FA1_l3_c13_Cout,
			CIN 	=>	FA2_l3_c14_S,
			S 		=>	FA1_l2_c14_S,
			COUT 	=>	FA1_l2_c14_Cout
		);

	FA1_l2_c15	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c14_Cout,
			B 		=>	FA1_l3_c14_Cout,
			CIN 	=>	FA2_l3_c15_S,
			S 		=>	FA1_l2_c15_S,
			COUT 	=>	FA1_l2_c15_Cout
		);

	FA1_l2_c16	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c15_Cout,
			B 		=>	FA1_l3_c15_Cout,
			CIN 	=>	FA2_l3_c16_S,
			S 		=>	FA1_l2_c16_S,
			COUT 	=>	FA1_l2_c16_Cout
		);

	FA1_l2_c17	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c16_Cout,
			B 		=>	FA1_l3_c16_Cout,
			CIN 	=>	FA2_l3_c17_S,
			S 		=>	FA1_l2_c17_S,
			COUT 	=>	FA1_l2_c17_Cout
		);

	FA1_l2_c18	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c17_Cout,
			B 		=>	FA1_l3_c17_Cout,
			CIN 	=>	FA2_l3_c18_S,
			S 		=>	FA1_l2_c18_S,
			COUT 	=>	FA1_l2_c18_Cout
		);

	FA1_l2_c19	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c18_Cout,
			B 		=>	FA1_l3_c18_Cout,
			CIN 	=>	FA2_l3_c19_S,
			S 		=>	FA1_l2_c19_S,
			COUT 	=>	FA1_l2_c19_Cout
		);

	FA1_l2_c20	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c19_Cout,
			B 		=>	FA1_l3_c19_Cout,
			CIN 	=>	FA2_l3_c20_S,
			S 		=>	FA1_l2_c20_S,
			COUT 	=>	FA1_l2_c20_Cout
		);

	FA1_l2_c21	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c20_Cout,
			B 		=>	FA1_l3_c20_Cout,
			CIN 	=>	FA2_l3_c21_S,
			S 		=>	FA1_l2_c21_S,
			COUT 	=>	FA1_l2_c21_Cout
		);

	FA1_l2_c22	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c21_Cout,
			B 		=>	FA1_l3_c21_Cout,
			CIN 	=>	FA2_l3_c22_S,
			S 		=>	FA1_l2_c22_S,
			COUT 	=>	FA1_l2_c22_Cout
		);

	FA1_l2_c23	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c22_Cout,
			B 		=>	FA1_l3_c22_Cout,
			CIN 	=>	FA2_l3_c23_S,
			S 		=>	FA1_l2_c23_S,
			COUT 	=>	FA1_l2_c23_Cout
		);

	FA1_l2_c24	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c23_Cout,
			B 		=>	FA1_l3_c23_Cout,
			CIN 	=>	FA2_l3_c24_S,
			S 		=>	FA1_l2_c24_S,
			COUT 	=>	FA1_l2_c24_Cout
		);

	FA1_l2_c25	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c24_Cout,
			B 		=>	FA1_l3_c24_Cout,
			CIN 	=>	FA2_l3_c25_S,
			S 		=>	FA1_l2_c25_S,
			COUT 	=>	FA1_l2_c25_Cout
		);

	FA1_l2_c26	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c25_Cout,
			B 		=>	FA1_l3_c25_Cout,
			CIN 	=>	FA2_l3_c26_S,
			S 		=>	FA1_l2_c26_S,
			COUT 	=>	FA1_l2_c26_Cout
		);

	FA1_l2_c27	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c26_Cout,
			B 		=>	FA1_l3_c26_Cout,
			CIN 	=>	FA2_l3_c27_S,
			S 		=>	FA1_l2_c27_S,
			COUT 	=>	FA1_l2_c27_Cout
		);

	FA1_l2_c28	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c27_Cout,
			B 		=>	FA1_l3_c27_Cout,
			CIN 	=>	FA2_l3_c28_S,
			S 		=>	FA1_l2_c28_S,
			COUT 	=>	FA1_l2_c28_Cout
		);

	FA1_l2_c29	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c28_Cout,
			B 		=>	FA1_l3_c28_Cout,
			CIN 	=>	FA2_l3_c29_S,
			S 		=>	FA1_l2_c29_S,
			COUT 	=>	FA1_l2_c29_Cout
		);

	FA1_l2_c30	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c29_Cout,
			B 		=>	FA1_l3_c29_Cout,
			CIN 	=>	FA2_l3_c30_S,
			S 		=>	FA1_l2_c30_S,
			COUT 	=>	FA1_l2_c30_Cout
		);

	FA1_l2_c31	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c30_Cout,
			B 		=>	FA1_l3_c30_Cout,
			CIN 	=>	FA2_l3_c31_S,
			S 		=>	FA1_l2_c31_S,
			COUT 	=>	FA1_l2_c31_Cout
		);

	FA1_l2_c32	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c31_Cout,
			B 		=>	FA1_l3_c31_Cout,
			CIN 	=>	FA2_l3_c32_S,
			S 		=>	FA1_l2_c32_S,
			COUT 	=>	FA1_l2_c32_Cout
		);

	FA1_l2_c33	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c32_Cout,
			B 		=>	FA1_l3_c32_Cout,
			CIN 	=>	FA2_l3_c33_S,
			S 		=>	FA1_l2_c33_S,
			COUT 	=>	FA1_l2_c33_Cout
		);

	FA1_l2_c34	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c33_Cout,
			B 		=>	FA1_l3_c33_Cout,
			CIN 	=>	FA2_l3_c34_S,
			S 		=>	FA1_l2_c34_S,
			COUT 	=>	FA1_l2_c34_Cout
		);

	FA1_l2_c35	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c34_Cout,
			B 		=>	FA1_l3_c34_Cout,
			CIN 	=>	FA2_l3_c35_S,
			S 		=>	FA1_l2_c35_S,
			COUT 	=>	FA1_l2_c35_Cout
		);

	FA1_l2_c36	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c35_Cout,
			B 		=>	FA1_l3_c35_Cout,
			CIN 	=>	FA2_l3_c36_S,
			S 		=>	FA1_l2_c36_S,
			COUT 	=>	FA1_l2_c36_Cout
		);

	FA1_l2_c37	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c36_Cout,
			B 		=>	FA1_l3_c36_Cout,
			CIN 	=>	FA2_l3_c37_S,
			S 		=>	FA1_l2_c37_S,
			COUT 	=>	FA1_l2_c37_Cout
		);

	FA1_l2_c38	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c37_Cout,
			B 		=>	FA1_l3_c37_Cout,
			CIN 	=>	FA2_l3_c38_S,
			S 		=>	FA1_l2_c38_S,
			COUT 	=>	FA1_l2_c38_Cout
		);

	FA1_l2_c39	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c38_Cout,
			B 		=>	FA1_l3_c38_Cout,
			CIN 	=>	FA2_l3_c39_S,
			S 		=>	FA1_l2_c39_S,
			COUT 	=>	FA1_l2_c39_Cout
		);

	FA1_l2_c40	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c39_Cout,
			B 		=>	FA1_l3_c39_Cout,
			CIN 	=>	FA2_l3_c40_S,
			S 		=>	FA1_l2_c40_S,
			COUT 	=>	FA1_l2_c40_Cout
		);

	FA1_l2_c41	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c40_Cout,
			B 		=>	FA1_l3_c40_Cout,
			CIN 	=>	FA2_l3_c41_S,
			S 		=>	FA1_l2_c41_S,
			COUT 	=>	FA1_l2_c41_Cout
		);

	FA1_l2_c42	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c41_Cout,
			B 		=>	FA1_l3_c41_Cout,
			CIN 	=>	FA2_l3_c42_S,
			S 		=>	FA1_l2_c42_S,
			COUT 	=>	FA1_l2_c42_Cout
		);

	FA1_l2_c43	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c42_Cout,
			B 		=>	FA1_l3_c42_Cout,
			CIN 	=>	FA2_l3_c43_S,
			S 		=>	FA1_l2_c43_S,
			COUT 	=>	FA1_l2_c43_Cout
		);

	FA1_l2_c44	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c43_Cout,
			B 		=>	FA1_l3_c43_Cout,
			CIN 	=>	FA2_l3_c44_S,
			S 		=>	FA1_l2_c44_S,
			COUT 	=>	FA1_l2_c44_Cout
		);

	FA1_l2_c45	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c44_Cout,
			B 		=>	FA1_l3_c44_Cout,
			CIN 	=>	FA2_l3_c45_S,
			S 		=>	FA1_l2_c45_S,
			COUT 	=>	FA1_l2_c45_Cout
		);

	FA1_l2_c46	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c45_Cout,
			B 		=>	FA1_l3_c45_Cout,
			CIN 	=>	FA2_l3_c46_S,
			S 		=>	FA1_l2_c46_S,
			COUT 	=>	FA1_l2_c46_Cout
		);

	FA1_l2_c47	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c46_Cout,
			B 		=>	FA1_l3_c46_Cout,
			CIN 	=>	FA2_l3_c47_S,
			S 		=>	FA1_l2_c47_S,
			COUT 	=>	FA1_l2_c47_Cout
		);

	FA1_l2_c48	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c47_Cout,
			B 		=>	FA1_l3_c47_Cout,
			CIN 	=>	FA2_l3_c48_S,
			S 		=>	FA1_l2_c48_S,
			COUT 	=>	FA1_l2_c48_Cout
		);

	FA1_l2_c49	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c48_Cout,
			B 		=>	FA1_l3_c48_Cout,
			CIN 	=>	FA2_l3_c49_S,
			S 		=>	FA1_l2_c49_S,
			COUT 	=>	FA1_l2_c49_Cout
		);

	FA1_l2_c50	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c49_Cout,
			B 		=>	FA1_l3_c49_Cout,
			CIN 	=>	FA2_l3_c50_S,
			S 		=>	FA1_l2_c50_S,
			COUT 	=>	FA1_l2_c50_Cout
		);

	FA1_l2_c51	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c50_Cout,
			B 		=>	FA1_l3_c50_Cout,
			CIN 	=>	FA2_l3_c51_S,
			S 		=>	FA1_l2_c51_S,
			COUT 	=>	FA1_l2_c51_Cout
		);

	FA1_l2_c52	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c51_Cout,
			B 		=>	FA1_l3_c51_Cout,
			CIN 	=>	FA2_l3_c52_S,
			S 		=>	FA1_l2_c52_S,
			COUT 	=>	FA1_l2_c52_Cout
		);

	FA1_l2_c53	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c52_Cout,
			B 		=>	FA1_l3_c52_Cout,
			CIN 	=>	FA2_l3_c53_S,
			S 		=>	FA1_l2_c53_S,
			COUT 	=>	FA1_l2_c53_Cout
		);

	FA1_l2_c54	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c53_Cout,
			B 		=>	FA1_l3_c53_Cout,
			CIN 	=>	FA2_l3_c54_S,
			S 		=>	FA1_l2_c54_S,
			COUT 	=>	FA1_l2_c54_Cout
		);

	FA1_l2_c55	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c54_Cout,
			B 		=>	FA1_l3_c54_Cout,
			CIN 	=>	FA2_l3_c55_S,
			S 		=>	FA1_l2_c55_S,
			COUT 	=>	FA1_l2_c55_Cout
		);

	FA1_l2_c56	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c55_Cout,
			B 		=>	FA1_l3_c55_Cout,
			CIN 	=>	FA2_l3_c56_S,
			S 		=>	FA1_l2_c56_S,
			COUT 	=>	FA1_l2_c56_Cout
		);

	FA1_l2_c57	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c56_Cout,
			B 		=>	FA1_l3_c56_Cout,
			CIN 	=>	FA2_l3_c57_S,
			S 		=>	FA1_l2_c57_S,
			COUT 	=>	FA1_l2_c57_Cout
		);

	FA1_l2_c58	:	full_adder
		PORT MAP (
			A 		=>	FA2_l3_c57_Cout,
			B 		=>	FA1_l3_c57_Cout,
			CIN 	=>	HA1_l3_c58_S,
			S 		=>	FA1_l2_c58_S,
			COUT 	=>	FA1_l2_c58_Cout
		);

	FA1_l2_c59	:	full_adder
		PORT MAP (
			A 		=>	HA1_l3_c58_Cout,
			B 		=>	FA1_l3_c58_Cout,
			CIN 	=>	FA1_l3_c59_S,
			S 		=>	FA1_l2_c59_S,
			COUT 	=>	FA1_l2_c59_Cout
		);

	FA1_l2_c60	:	full_adder
		PORT MAP (
			A 		=>	FA1_l3_c59_Cout,
			B 		=>	HA1_l3_c60_S,
			CIN 	=>	pp15(30),
			S 		=>	FA1_l2_c60_S,
			COUT 	=>	FA1_l2_c60_Cout
		);

	FA1_l2_c61	:	full_adder
		PORT MAP (
			A 		=>	HA1_l3_c60_Cout,
			B 		=>	pp14_Sneg,
			CIN 	=>	pp15(31),
			S 		=>	FA1_l2_c61_S,
			COUT 	=>	FA1_l2_c61_Cout
		);

	HA1_l2_c62	:	half_adder
		PORT MAP (
			A 		=>	'1',
			B 		=>	pp15(32),
			S 		=>	HA1_l2_c62_S,
			COUT 	=>	HA1_l2_c62_Cout
		);

	HA1_l1_c2	:	half_adder
		PORT MAP (
			A 		=>	pp0(2),
			B 		=>	pp1(0),
			S 		=>	HA1_l1_c2_S,
			COUT 	=>	HA1_l1_c2_Cout
		);

	HA1_l1_c3	:	half_adder
		PORT MAP (
			A 		=>	pp0(3),
			B 		=>	pp1(1),
			S 		=>	HA1_l1_c3_S,
			COUT 	=>	HA1_l1_c3_Cout
		);

	FA1_l1_c4	:	full_adder
		PORT MAP (
			A 		=>	HA1_l2_c4_S,
			B 		=>	pp2(0),
			CIN 	=>	pp2(32),
			S 		=>	FA1_l1_c4_S,
			COUT 	=>	FA1_l1_c4_Cout
		);

	FA1_l1_c5	:	full_adder
		PORT MAP (
			A 		=>	HA1_l2_c4_Cout,
			B 		=>	HA1_l2_c5_S,
			CIN 	=>	pp2(1),
			S 		=>	FA1_l1_c5_S,
			COUT 	=>	FA1_l1_c5_Cout
		);

	FA1_l1_c6	:	full_adder
		PORT MAP (
			A 		=>	HA1_l2_c5_Cout,
			B 		=>	FA1_l2_c6_S,
			CIN 	=>	pp3(32),
			S 		=>	FA1_l1_c6_S,
			COUT 	=>	FA1_l1_c6_Cout
		);

	FA1_l1_c7	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c6_Cout,
			B 		=>	FA1_l2_c7_S,
			CIN 	=>	pp3(1),
			S 		=>	FA1_l1_c7_S,
			COUT 	=>	FA1_l1_c7_Cout
		);

	FA1_l1_c8	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c7_Cout,
			B 		=>	FA1_l2_c8_S,
			CIN 	=>	pp4(32),
			S 		=>	FA1_l1_c8_S,
			COUT 	=>	FA1_l1_c8_Cout
		);

	FA1_l1_c9	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c8_Cout,
			B 		=>	FA1_l2_c9_S,
			CIN 	=>	FA1_l3_c9_S,
			S 		=>	FA1_l1_c9_S,
			COUT 	=>	FA1_l1_c9_Cout
		);

	FA1_l1_c10	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c9_Cout,
			B 		=>	FA1_l2_c10_S,
			CIN 	=>	FA1_l3_c10_S,
			S 		=>	FA1_l1_c10_S,
			COUT 	=>	FA1_l1_c10_Cout
		);

	FA1_l1_c11	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c10_Cout,
			B 		=>	FA1_l2_c11_S,
			CIN 	=>	FA1_l3_c11_S,
			S 		=>	FA1_l1_c11_S,
			COUT 	=>	FA1_l1_c11_Cout
		);

	FA1_l1_c12	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c11_Cout,
			B 		=>	FA1_l2_c12_S,
			CIN 	=>	FA1_l3_c12_S,
			S 		=>	FA1_l1_c12_S,
			COUT 	=>	FA1_l1_c12_Cout
		);

	FA1_l1_c13	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c12_Cout,
			B 		=>	FA1_l2_c13_S,
			CIN 	=>	FA1_l3_c13_S,
			S 		=>	FA1_l1_c13_S,
			COUT 	=>	FA1_l1_c13_Cout
		);

	FA1_l1_c14	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c13_Cout,
			B 		=>	FA1_l2_c14_S,
			CIN 	=>	FA1_l3_c14_S,
			S 		=>	FA1_l1_c14_S,
			COUT 	=>	FA1_l1_c14_Cout
		);

	FA1_l1_c15	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c14_Cout,
			B 		=>	FA1_l2_c15_S,
			CIN 	=>	FA1_l3_c15_S,
			S 		=>	FA1_l1_c15_S,
			COUT 	=>	FA1_l1_c15_Cout
		);

	FA1_l1_c16	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c15_Cout,
			B 		=>	FA1_l2_c16_S,
			CIN 	=>	FA1_l3_c16_S,
			S 		=>	FA1_l1_c16_S,
			COUT 	=>	FA1_l1_c16_Cout
		);

	FA1_l1_c17	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c16_Cout,
			B 		=>	FA1_l2_c17_S,
			CIN 	=>	FA1_l3_c17_S,
			S 		=>	FA1_l1_c17_S,
			COUT 	=>	FA1_l1_c17_Cout
		);

	FA1_l1_c18	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c17_Cout,
			B 		=>	FA1_l2_c18_S,
			CIN 	=>	FA1_l3_c18_S,
			S 		=>	FA1_l1_c18_S,
			COUT 	=>	FA1_l1_c18_Cout
		);

	FA1_l1_c19	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c18_Cout,
			B 		=>	FA1_l2_c19_S,
			CIN 	=>	FA1_l3_c19_S,
			S 		=>	FA1_l1_c19_S,
			COUT 	=>	FA1_l1_c19_Cout
		);

	FA1_l1_c20	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c19_Cout,
			B 		=>	FA1_l2_c20_S,
			CIN 	=>	FA1_l3_c20_S,
			S 		=>	FA1_l1_c20_S,
			COUT 	=>	FA1_l1_c20_Cout
		);

	FA1_l1_c21	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c20_Cout,
			B 		=>	FA1_l2_c21_S,
			CIN 	=>	FA1_l3_c21_S,
			S 		=>	FA1_l1_c21_S,
			COUT 	=>	FA1_l1_c21_Cout
		);

	FA1_l1_c22	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c21_Cout,
			B 		=>	FA1_l2_c22_S,
			CIN 	=>	FA1_l3_c22_S,
			S 		=>	FA1_l1_c22_S,
			COUT 	=>	FA1_l1_c22_Cout
		);

	FA1_l1_c23	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c22_Cout,
			B 		=>	FA1_l2_c23_S,
			CIN 	=>	FA1_l3_c23_S,
			S 		=>	FA1_l1_c23_S,
			COUT 	=>	FA1_l1_c23_Cout
		);

	FA1_l1_c24	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c23_Cout,
			B 		=>	FA1_l2_c24_S,
			CIN 	=>	FA1_l3_c24_S,
			S 		=>	FA1_l1_c24_S,
			COUT 	=>	FA1_l1_c24_Cout
		);

	FA1_l1_c25	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c24_Cout,
			B 		=>	FA1_l2_c25_S,
			CIN 	=>	FA1_l3_c25_S,
			S 		=>	FA1_l1_c25_S,
			COUT 	=>	FA1_l1_c25_Cout
		);

	FA1_l1_c26	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c25_Cout,
			B 		=>	FA1_l2_c26_S,
			CIN 	=>	FA1_l3_c26_S,
			S 		=>	FA1_l1_c26_S,
			COUT 	=>	FA1_l1_c26_Cout
		);

	FA1_l1_c27	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c26_Cout,
			B 		=>	FA1_l2_c27_S,
			CIN 	=>	FA1_l3_c27_S,
			S 		=>	FA1_l1_c27_S,
			COUT 	=>	FA1_l1_c27_Cout
		);

	FA1_l1_c28	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c27_Cout,
			B 		=>	FA1_l2_c28_S,
			CIN 	=>	FA1_l3_c28_S,
			S 		=>	FA1_l1_c28_S,
			COUT 	=>	FA1_l1_c28_Cout
		);

	FA1_l1_c29	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c28_Cout,
			B 		=>	FA1_l2_c29_S,
			CIN 	=>	FA1_l3_c29_S,
			S 		=>	FA1_l1_c29_S,
			COUT 	=>	FA1_l1_c29_Cout
		);

	FA1_l1_c30	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c29_Cout,
			B 		=>	FA1_l2_c30_S,
			CIN 	=>	FA1_l3_c30_S,
			S 		=>	FA1_l1_c30_S,
			COUT 	=>	FA1_l1_c30_Cout
		);

	FA1_l1_c31	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c30_Cout,
			B 		=>	FA1_l2_c31_S,
			CIN 	=>	FA1_l3_c31_S,
			S 		=>	FA1_l1_c31_S,
			COUT 	=>	FA1_l1_c31_Cout
		);

	FA1_l1_c32	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c31_Cout,
			B 		=>	FA1_l2_c32_S,
			CIN 	=>	FA1_l3_c32_S,
			S 		=>	FA1_l1_c32_S,
			COUT 	=>	FA1_l1_c32_Cout
		);

	FA1_l1_c33	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c32_Cout,
			B 		=>	FA1_l2_c33_S,
			CIN 	=>	FA1_l3_c33_S,
			S 		=>	FA1_l1_c33_S,
			COUT 	=>	FA1_l1_c33_Cout
		);

	FA1_l1_c34	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c33_Cout,
			B 		=>	FA1_l2_c34_S,
			CIN 	=>	FA1_l3_c34_S,
			S 		=>	FA1_l1_c34_S,
			COUT 	=>	FA1_l1_c34_Cout
		);

	FA1_l1_c35	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c34_Cout,
			B 		=>	FA1_l2_c35_S,
			CIN 	=>	FA1_l3_c35_S,
			S 		=>	FA1_l1_c35_S,
			COUT 	=>	FA1_l1_c35_Cout
		);

	FA1_l1_c36	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c35_Cout,
			B 		=>	FA1_l2_c36_S,
			CIN 	=>	FA1_l3_c36_S,
			S 		=>	FA1_l1_c36_S,
			COUT 	=>	FA1_l1_c36_Cout
		);

	FA1_l1_c37	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c36_Cout,
			B 		=>	FA1_l2_c37_S,
			CIN 	=>	FA1_l3_c37_S,
			S 		=>	FA1_l1_c37_S,
			COUT 	=>	FA1_l1_c37_Cout
		);

	FA1_l1_c38	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c37_Cout,
			B 		=>	FA1_l2_c38_S,
			CIN 	=>	FA1_l3_c38_S,
			S 		=>	FA1_l1_c38_S,
			COUT 	=>	FA1_l1_c38_Cout
		);

	FA1_l1_c39	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c38_Cout,
			B 		=>	FA1_l2_c39_S,
			CIN 	=>	FA1_l3_c39_S,
			S 		=>	FA1_l1_c39_S,
			COUT 	=>	FA1_l1_c39_Cout
		);

	FA1_l1_c40	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c39_Cout,
			B 		=>	FA1_l2_c40_S,
			CIN 	=>	FA1_l3_c40_S,
			S 		=>	FA1_l1_c40_S,
			COUT 	=>	FA1_l1_c40_Cout
		);

	FA1_l1_c41	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c40_Cout,
			B 		=>	FA1_l2_c41_S,
			CIN 	=>	FA1_l3_c41_S,
			S 		=>	FA1_l1_c41_S,
			COUT 	=>	FA1_l1_c41_Cout
		);

	FA1_l1_c42	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c41_Cout,
			B 		=>	FA1_l2_c42_S,
			CIN 	=>	FA1_l3_c42_S,
			S 		=>	FA1_l1_c42_S,
			COUT 	=>	FA1_l1_c42_Cout
		);

	FA1_l1_c43	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c42_Cout,
			B 		=>	FA1_l2_c43_S,
			CIN 	=>	FA1_l3_c43_S,
			S 		=>	FA1_l1_c43_S,
			COUT 	=>	FA1_l1_c43_Cout
		);

	FA1_l1_c44	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c43_Cout,
			B 		=>	FA1_l2_c44_S,
			CIN 	=>	FA1_l3_c44_S,
			S 		=>	FA1_l1_c44_S,
			COUT 	=>	FA1_l1_c44_Cout
		);

	FA1_l1_c45	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c44_Cout,
			B 		=>	FA1_l2_c45_S,
			CIN 	=>	FA1_l3_c45_S,
			S 		=>	FA1_l1_c45_S,
			COUT 	=>	FA1_l1_c45_Cout
		);

	FA1_l1_c46	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c45_Cout,
			B 		=>	FA1_l2_c46_S,
			CIN 	=>	FA1_l3_c46_S,
			S 		=>	FA1_l1_c46_S,
			COUT 	=>	FA1_l1_c46_Cout
		);

	FA1_l1_c47	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c46_Cout,
			B 		=>	FA1_l2_c47_S,
			CIN 	=>	FA1_l3_c47_S,
			S 		=>	FA1_l1_c47_S,
			COUT 	=>	FA1_l1_c47_Cout
		);

	FA1_l1_c48	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c47_Cout,
			B 		=>	FA1_l2_c48_S,
			CIN 	=>	FA1_l3_c48_S,
			S 		=>	FA1_l1_c48_S,
			COUT 	=>	FA1_l1_c48_Cout
		);

	FA1_l1_c49	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c48_Cout,
			B 		=>	FA1_l2_c49_S,
			CIN 	=>	FA1_l3_c49_S,
			S 		=>	FA1_l1_c49_S,
			COUT 	=>	FA1_l1_c49_Cout
		);

	FA1_l1_c50	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c49_Cout,
			B 		=>	FA1_l2_c50_S,
			CIN 	=>	FA1_l3_c50_S,
			S 		=>	FA1_l1_c50_S,
			COUT 	=>	FA1_l1_c50_Cout
		);

	FA1_l1_c51	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c50_Cout,
			B 		=>	FA1_l2_c51_S,
			CIN 	=>	FA1_l3_c51_S,
			S 		=>	FA1_l1_c51_S,
			COUT 	=>	FA1_l1_c51_Cout
		);

	FA1_l1_c52	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c51_Cout,
			B 		=>	FA1_l2_c52_S,
			CIN 	=>	FA1_l3_c52_S,
			S 		=>	FA1_l1_c52_S,
			COUT 	=>	FA1_l1_c52_Cout
		);

	FA1_l1_c53	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c52_Cout,
			B 		=>	FA1_l2_c53_S,
			CIN 	=>	FA1_l3_c53_S,
			S 		=>	FA1_l1_c53_S,
			COUT 	=>	FA1_l1_c53_Cout
		);

	FA1_l1_c54	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c53_Cout,
			B 		=>	FA1_l2_c54_S,
			CIN 	=>	FA1_l3_c54_S,
			S 		=>	FA1_l1_c54_S,
			COUT 	=>	FA1_l1_c54_Cout
		);

	FA1_l1_c55	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c54_Cout,
			B 		=>	FA1_l2_c55_S,
			CIN 	=>	FA1_l3_c55_S,
			S 		=>	FA1_l1_c55_S,
			COUT 	=>	FA1_l1_c55_Cout
		);

	FA1_l1_c56	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c55_Cout,
			B 		=>	FA1_l2_c56_S,
			CIN 	=>	FA1_l3_c56_S,
			S 		=>	FA1_l1_c56_S,
			COUT 	=>	FA1_l1_c56_Cout
		);

	FA1_l1_c57	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c56_Cout,
			B 		=>	FA1_l2_c57_S,
			CIN 	=>	FA1_l3_c57_S,
			S 		=>	FA1_l1_c57_S,
			COUT 	=>	FA1_l1_c57_Cout
		);

	FA1_l1_c58	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c57_Cout,
			B 		=>	FA1_l2_c58_S,
			CIN 	=>	FA1_l3_c58_S,
			S 		=>	FA1_l1_c58_S,
			COUT 	=>	FA1_l1_c58_Cout
		);

	FA1_l1_c59	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c58_Cout,
			B 		=>	FA1_l2_c59_S,
			CIN 	=>	pp16(27),
			S 		=>	FA1_l1_c59_S,
			COUT 	=>	FA1_l1_c59_Cout
		);

	FA1_l1_c60	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c59_Cout,
			B 		=>	FA1_l2_c60_S,
			CIN 	=>	pp16(28),
			S 		=>	FA1_l1_c60_S,
			COUT 	=>	FA1_l1_c60_Cout
		);

	FA1_l1_c61	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c60_Cout,
			B 		=>	FA1_l2_c61_S,
			CIN 	=>	pp16(29),
			S 		=>	FA1_l1_c61_S,
			COUT 	=>	FA1_l1_c61_Cout
		);

	FA1_l1_c62	:	full_adder
		PORT MAP (
			A 		=>	FA1_l2_c61_Cout,
			B 		=>	HA1_l2_c62_S,
			CIN 	=>	pp16(30),
			S 		=>	FA1_l1_c62_S,
			COUT 	=>	FA1_l1_c62_Cout
		);

	FA1_l1_c63	:	full_adder
		PORT MAP (
			A 		=>	HA1_l2_c62_Cout,
			B 		=>	pp15_Sneg,
			CIN 	=>	pp16(31),
			S 		=>	FA1_l1_c63_S,
			COUT 	=>	FA1_l1_c63_Cout
		);

	final_sum : PROCESS (IN1_sum, IN2_sum)
	BEGIN
		P <= IN1_sum + IN2_sum;
	END PROCESS final_sum;

END struct;