// Seed: 2346680964
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input tri0 id_2,
    output wire id_3,
    input supply1 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input wor id_9,
    input wor id_10,
    output supply1 id_11,
    input tri1 id_12,
    input uwire id_13,
    output wor id_14
);
  always @(posedge 1'b0) begin
    id_5 = id_0 - id_12;
  end
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3,
    output wand id_4,
    input tri id_5,
    output tri1 id_6
);
  assign id_4 = id_5;
  module_0(
      id_0, id_2, id_5, id_2, id_5, id_3, id_1, id_1, id_0, id_5, id_0, id_2, id_0, id_0, id_2
  );
endmodule
