--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-fastpaths -xml example_top example_top.ncd -o example_top.twr example_top.pcf

Design file:              example_top.ncd
Physical constraint file: example_top.pcf
Device,package,speed:     xc7k410t,ffg900,C,-2 (PRODUCTION 1.08 2012-12-17)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28382 paths analyzed, 4405 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.626ns.
--------------------------------------------------------------------------------
Slack (setup path):     15.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE (FF)
  Destination:          CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.591ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<0> rising at 0.000ns
  Destination Clock:    ddr3_ila_basic_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE to CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y171.CQ     Tcko                  0.259   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE
    SLICE_X93Y236.B5     net (fanout=39)       3.239   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<2>
    SLICE_X93Y236.BMUX   Tilo                  0.148   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/iDATA<499>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O1121
    SLICE_X9Y177.B4      net (fanout=62)       5.219   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O112
    SLICE_X9Y177.B       Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74156
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74157
    SLICE_X41Y179.C1     net (fanout=1)        1.084   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74156
    SLICE_X41Y179.C      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74164
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74158
    SLICE_X41Y179.D4     net (fanout=1)        0.236   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74157
    SLICE_X41Y179.D      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74164
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74165
    SLICE_X76Y173.B6     net (fanout=1)        1.029   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74164
    SLICE_X76Y173.B      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/iDATA<335>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74180
    SLICE_X76Y173.A4     net (fanout=1)        0.239   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74179
    SLICE_X76Y173.A      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/iDATA<335>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74239
    SLICE_X68Y161.A2     net (fanout=1)        0.791   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74238
    SLICE_X68Y161.A      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74240
    SLICE_X68Y161.B5     net (fanout=1)        0.159   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X68Y161.B      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X64Y92.C2      net (fanout=1)        1.803   ddr3_ila_rdpath_control<3>
    SLICE_X64Y92.CLK     Tas                   0.084   CHIPSCOPE_INST.u_icon/U0/U_ICON/iTDO
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23_G
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     14.591ns (0.792ns logic, 13.799ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE (FF)
  Destination:          CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.478ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<0> rising at 0.000ns
  Destination Clock:    ddr3_ila_basic_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE to CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y171.CQ     Tcko                  0.259   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE
    SLICE_X92Y235.B3     net (fanout=39)       3.356   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<2>
    SLICE_X92Y235.B      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/iDATA<503>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O1161
    SLICE_X27Y221.B6     net (fanout=62)       4.558   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O116
    SLICE_X27Y221.B      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74150
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74151
    SLICE_X27Y221.A4     net (fanout=1)        0.232   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74150
    SLICE_X27Y221.A      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74150
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74154
    SLICE_X41Y179.D3     net (fanout=1)        1.624   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74153
    SLICE_X41Y179.D      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74164
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74165
    SLICE_X76Y173.B6     net (fanout=1)        1.029   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74164
    SLICE_X76Y173.B      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/iDATA<335>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74180
    SLICE_X76Y173.A4     net (fanout=1)        0.239   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74179
    SLICE_X76Y173.A      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/iDATA<335>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74239
    SLICE_X68Y161.A2     net (fanout=1)        0.791   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74238
    SLICE_X68Y161.A      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74240
    SLICE_X68Y161.B5     net (fanout=1)        0.159   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X68Y161.B      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X64Y92.C2      net (fanout=1)        1.803   ddr3_ila_rdpath_control<3>
    SLICE_X64Y92.CLK     Tas                   0.084   CHIPSCOPE_INST.u_icon/U0/U_ICON/iTDO
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23_G
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     14.478ns (0.687ns logic, 13.791ns route)
                                                       (4.7% logic, 95.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE (FF)
  Destination:          CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.359ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<0> rising at 0.000ns
  Destination Clock:    ddr3_ila_basic_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE to CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y171.CQ     Tcko                  0.259   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[2].U_FDRE
    SLICE_X92Y235.B3     net (fanout=39)       3.356   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<2>
    SLICE_X92Y235.BMUX   Tilo                  0.148   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/iDATA<503>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O1151
    SLICE_X70Y141.D3     net (fanout=62)       4.924   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O115
    SLICE_X70Y141.D      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74183
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74184
    SLICE_X79Y150.B2     net (fanout=1)        0.866   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74183
    SLICE_X79Y150.B      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/iDATA<39>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74186
    SLICE_X79Y150.A1     net (fanout=1)        0.450   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74185
    SLICE_X79Y150.A      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/iDATA<39>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74187
    SLICE_X79Y161.A5     net (fanout=1)        0.504   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74186
    SLICE_X79Y161.A      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74207
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74209
    SLICE_X76Y173.A2     net (fanout=1)        0.714   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74208
    SLICE_X76Y173.A      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/iDATA<335>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74239
    SLICE_X68Y161.A2     net (fanout=1)        0.791   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74238
    SLICE_X68Y161.A      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I10.U_MUX1024/Mmux_O74240
    SLICE_X68Y161.B5     net (fanout=1)        0.159   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X68Y161.B      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X64Y92.C2      net (fanout=1)        1.803   ddr3_ila_rdpath_control<3>
    SLICE_X64Y92.CLK     Tas                   0.084   CHIPSCOPE_INST.u_icon/U0/U_ICON/iTDO
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23_G
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     14.359ns (0.792ns logic, 13.567ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.098ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<0> rising at 30.000ns
  Destination Clock:    ddr3_ila_basic_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y147.DQ     Tcko                  0.100   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X56Y147.BX     net (fanout=1)        0.096   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X56Y147.CLK    Tdh         (-Th)     0.098   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.098ns (0.002ns logic, 0.096ns route)
                                                       (2.0% logic, 98.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<0> rising at 30.000ns
  Destination Clock:    ddr3_ila_basic_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE to CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X82Y92.CQ             Tcko                  0.118   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                              CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE
    RAMB36_X4Y18.ADDRARDADDRU10 net (fanout=16)       0.165   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>
    RAMB36_X4Y18.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                              CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    --------------------------------------------------------  ---------------------------
    Total                                             0.100ns (-0.065ns logic, 0.165ns route)
                                                              (-65.0% logic, 165.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<0> rising at 30.000ns
  Destination Clock:    ddr3_ila_basic_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE to CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X82Y92.CQ             Tcko                  0.118   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                              CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[6].U_FDRE
    RAMB36_X4Y18.ADDRARDADDRL10 net (fanout=16)       0.165   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<6>
    RAMB36_X4Y18.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                              CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    --------------------------------------------------------  ---------------------------
    Total                                             0.100ns (-0.065ns logic, 0.165ns route)
                                                              (-65.0% logic, 165.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.161ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X1Y44.CLKARDCLKL
  Clock network: ddr3_ila_basic_control<0>
--------------------------------------------------------------------------------
Slack: 28.161ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X1Y44.CLKARDCLKU
  Clock network: ddr3_ila_basic_control<0>
--------------------------------------------------------------------------------
Slack: 28.161ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X1Y43.CLKARDCLKL
  Clock network: ddr3_ila_basic_control<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.808ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    ddr3_ila_basic_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD to CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y111.AQ     Tcko                  0.259   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y111.A5     net (fanout=3)        0.167   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X47Y111.A      Tilo                  0.043   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X67Y93.CE      net (fanout=2)        1.103   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X67Y93.CLK     Tceck                 0.201   CHIPSCOPE_INST.u_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (0.503ns logic, 1.270ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    ddr3_ila_basic_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD to CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y111.AQ     Tcko                  0.259   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y111.A5     net (fanout=3)        0.167   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X47Y111.A      Tilo                  0.043   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X67Y93.CE      net (fanout=2)        1.103   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X67Y93.CLK     Tceck                 0.201   CHIPSCOPE_INST.u_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (0.503ns logic, 1.270ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    ddr3_ila_basic_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD to CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y111.AQ     Tcko                  0.259   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y111.A5     net (fanout=3)        0.167   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X47Y111.A      Tilo                  0.043   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X66Y92.CE      net (fanout=2)        1.115   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X66Y92.CLK     Tceck                 0.178   CHIPSCOPE_INST.u_icon/U0/U_ICON/iCORE_ID<3>
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.762ns (0.480ns logic, 1.282ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      0.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.743ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    ddr3_ila_basic_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD to CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y111.AQ     Tcko                  0.118   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y110.A2     net (fanout=3)        0.241   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X47Y110.A      Tilo                  0.028   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X52Y103.SR     net (fanout=2)        0.362   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X52Y103.CLK    Tcksr       (-Th)     0.006   CHIPSCOPE_INST.u_icon/U0/U_ICON/iSYNC
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      0.743ns (0.140ns logic, 0.603ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    ddr3_ila_basic_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD to CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y111.AQ     Tcko                  0.118   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y110.A2     net (fanout=3)        0.241   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X47Y110.A      Tilo                  0.028   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X53Y103.SR     net (fanout=2)        0.362   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X53Y103.CLK    Tcksr       (-Th)    -0.014   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.160ns logic, 0.603ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    ddr3_ila_basic_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD to CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y111.AQ     Tcko                  0.118   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y110.A2     net (fanout=3)        0.241   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X47Y110.A      Tilo                  0.028   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X53Y103.SR     net (fanout=2)        0.362   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X53Y103.CLK    Tcksr       (-Th)    -0.014   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.160ns logic, 0.603ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.568ns.
--------------------------------------------------------------------------------
Slack (setup paths):    14.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD to CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y111.AQ     Tcko                  0.259   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y111.A3     net (fanout=3)        0.295   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X46Y111.CLK    Tas                  -0.021   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.238ns logic, 0.295ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      0.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT rising
  Destination Clock:    CHIPSCOPE_INST.u_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD to CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y111.AQ     Tcko                  0.118   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y111.A3     net (fanout=3)        0.156   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
    SLICE_X46Y111.CLK    Tah         (-Th)     0.059   CHIPSCOPE_INST.u_icon/U0/U_ICON/iDATA_CMD
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD_n
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (0.059ns logic, 0.156ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 2303 paths analyzed, 397 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     6.672ns (data path - clock path skew + uncertainty)
  Source:               CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[146].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      6.637ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_SYNC to CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[146].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y103.AMUX   Tshcko                0.316   CHIPSCOPE_INST.u_icon/U0/U_ICON/iSYNC
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X53Y103.D2     net (fanout=1)        0.350   CHIPSCOPE_INST.u_icon/U0/U_ICON/iSYNC
    SLICE_X53Y103.D      Tilo                  0.043   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X85Y73.C5      net (fanout=32)       2.343   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X85Y73.C       Tilo                  0.043   CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[1].U_LCE
    SLICE_X124Y52.SR     net (fanout=291)      3.261   ddr3_vio_sync_in_async_out_control<5>
    SLICE_X124Y52.CLK    Tsrck                 0.281   CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/UPDATE<18>
                                                       CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[146].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      6.637ns (0.683ns logic, 5.954ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.672ns (data path - clock path skew + uncertainty)
  Source:               CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[145].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      6.637ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_SYNC to CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[145].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y103.AMUX   Tshcko                0.316   CHIPSCOPE_INST.u_icon/U0/U_ICON/iSYNC
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X53Y103.D2     net (fanout=1)        0.350   CHIPSCOPE_INST.u_icon/U0/U_ICON/iSYNC
    SLICE_X53Y103.D      Tilo                  0.043   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X85Y73.C5      net (fanout=32)       2.343   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X85Y73.C       Tilo                  0.043   CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[1].U_LCE
    SLICE_X124Y52.SR     net (fanout=291)      3.261   ddr3_vio_sync_in_async_out_control<5>
    SLICE_X124Y52.CLK    Tsrck                 0.281   CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/UPDATE<18>
                                                       CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[145].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      6.637ns (0.683ns logic, 5.954ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.600ns (data path - clock path skew + uncertainty)
  Source:               CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[146].UPDATE_CELL/GEN_CLK.USER_REG (FF)
  Data Path Delay:      6.565ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[146].UPDATE_CELL/GEN_CLK.USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y93.BQ      Tcko                  0.223   CHIPSCOPE_INST.u_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X67Y93.C3      net (fanout=3)        0.360   CHIPSCOPE_INST.u_icon/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X67Y93.CMUX    Tilo                  0.141   CHIPSCOPE_INST.u_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X85Y73.C3      net (fanout=32)       2.256   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X85Y73.C       Tilo                  0.043   CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/OUTPUT_SHIFT<1>
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[4].F_CMD[1].U_LCE
    SLICE_X124Y52.SR     net (fanout=291)      3.261   ddr3_vio_sync_in_async_out_control<5>
    SLICE_X124Y52.CLK    Tsrck                 0.281   CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/UPDATE<18>
                                                       CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_UPDATE_OUT[146].UPDATE_CELL/GEN_CLK.USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      6.565ns (0.688ns logic, 5.877ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      0.094ns (datapath - clock path skew - uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y89.AQ      Tcko                  0.100   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X58Y89.A5      net (fanout=2)        0.088   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<5>
    SLICE_X58Y89.CLK     Tah         (-Th)     0.059   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.041ns logic, 0.088ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.095ns (datapath - clock path skew - uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y89.DQ      Tcko                  0.100   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X58Y89.D5      net (fanout=2)        0.089   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X58Y89.CLK     Tah         (-Th)     0.059   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.041ns logic, 0.089ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.095ns (datapath - clock path skew - uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y151.DQ     Tcko                  0.100   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X56Y151.D5     net (fanout=2)        0.089   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X56Y151.CLK    Tah         (-Th)     0.059   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.041ns logic, 0.089ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 1910 paths analyzed, 1406 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     3.826ns (data path - clock path skew + uncertainty)
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_4 (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      3.791ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    ddr3_ila_basic_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_4 to CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X188Y118.AQ    Tcko                  0.259   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val<5>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val_4
    SLICE_X145Y102.A1    net (fanout=1)        1.501   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/pi_counter_read_val<4>
    SLICE_X145Y102.AMUX  Tilo                  0.142   CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/po_curr_tap_cnt_r<8>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/Mmux_pi_counter_read_val51
    SLICE_X98Y67.A4      net (fanout=10)       1.924   ddr3_ila_rdpath_w<752>
    SLICE_X98Y67.CLK     Tas                  -0.035   CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[112].ASYNC_IN_CELL/fd1_out
                                                       CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/USER_MUX
                                                       CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.366ns logic, 3.425ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.703ns (data path - clock path skew + uncertainty)
  Source:               CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/pi_curr_tap_cnt_r_5 (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      3.668ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    ddr3_ila_basic_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/pi_curr_tap_cnt_r_5 to CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y111.BQ    Tcko                  0.259   CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/pi_curr_tap_cnt_r<5>
                                                       CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/pi_curr_tap_cnt_r_5
    SLICE_X110Y111.A2    net (fanout=1)        0.356   CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/pi_curr_tap_cnt_r<5>
    SLICE_X110Y111.A     Tilo                  0.043   CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/pi_curr_tap_cnt_r<5>
                                                       CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/Mmux_eod11
    SLICE_X125Y91.B1     net (fanout=1)        1.112   CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/Mmux_eod1
    SLICE_X125Y91.B      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset<0>_10
                                                       CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/Mmux_eod13
    SLICE_X123Y45.B2     net (fanout=6)        1.845   ddr3_vio_async_in_twm<46>
    SLICE_X123Y45.CLK    Tas                   0.010   CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/fd1_out
                                                       CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/USER_MUX
                                                       CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (0.355ns logic, 3.313ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.679ns (data path - clock path skew + uncertainty)
  Source:               CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/pi_curr_tap_cnt_r_3 (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/S_USER_REG (FF)
  Data Path Delay:      3.644ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    ddr3_ila_basic_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/pi_curr_tap_cnt_r_3 to CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/S_USER_REG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y111.DQ    Tcko                  0.223   CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/pi_curr_tap_cnt_r<3>
                                                       CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/pi_curr_tap_cnt_r_3
    SLICE_X110Y111.A1    net (fanout=1)        0.368   CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/pi_curr_tap_cnt_r<3>
    SLICE_X110Y111.A     Tilo                  0.043   CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/pi_curr_tap_cnt_r<5>
                                                       CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/Mmux_eod11
    SLICE_X125Y91.B1     net (fanout=1)        1.112   CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/Mmux_eod1
    SLICE_X125Y91.B      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset<0>_10
                                                       CHIPSCOPE_INST.u_mig_7series_v1_8_chk_win/Mmux_eod13
    SLICE_X123Y45.B2     net (fanout=6)        1.845   ddr3_vio_async_in_twm<46>
    SLICE_X123Y45.CLK    Tas                   0.010   CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/fd1_out
                                                       CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/USER_MUX
                                                       CHIPSCOPE_INST.u_ddr_vio_async_in_sync_out/U0/I_VIO/GEN_ASYNC_IN[46].ASYNC_IN_CELL/S_USER_REG
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (0.319ns logic, 3.325ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     2.362ns (data path - clock path skew + uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.327ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_rdpath_control<13> falling
  Destination Clock:    ddr3_ila_basic_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y119.AQ     Tcklo                 0.298   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X56Y120.A1     net (fanout=1)        0.534   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X56Y120.A      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X56Y129.A1     net (fanout=2)        0.788   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X56Y129.A      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y128.B5     net (fanout=1)        0.337   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X53Y128.B      Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X53Y128.A4     net (fanout=1)        0.232   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X53Y128.CLK    Tas                   0.009   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.436ns logic, 1.891ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.107ns (data path - clock path skew + uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.072ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<13> falling
  Destination Clock:    ddr3_ila_basic_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y75.AQ      Tcklo                 0.298   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X68Y75.D1      net (fanout=1)        0.362   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X68Y75.D       Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X75Y68.A2      net (fanout=2)        0.783   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X75Y68.A       Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X74Y68.B3      net (fanout=1)        0.277   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X74Y68.B       Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X74Y68.A4      net (fanout=1)        0.244   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X74Y68.CLK     Tas                  -0.021   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.072ns (0.406ns logic, 1.666ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.867ns (data path - clock path skew + uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.832ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_wrpath_control<13> falling
  Destination Clock:    ddr3_ila_basic_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.BQ      Tcklo                 0.298   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X60Y88.A2      net (fanout=1)        0.436   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X60Y88.A       Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X60Y86.A3      net (fanout=2)        0.377   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X60Y86.A       Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X60Y84.B3      net (fanout=1)        0.369   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X60Y84.B       Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X60Y84.A4      net (fanout=1)        0.244   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X60Y84.CLK     Tas                  -0.021   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.832ns (0.406ns logic, 1.426ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      0.253ns (datapath - clock path skew - uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_basic_control<13> falling
  Destination Clock:    ddr3_ila_basic_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y75.AQ      Tcklo                 0.135   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X68Y75.D1      net (fanout=1)        0.186   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X68Y75.CLK     Tah         (-Th)     0.033   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.102ns logic, 0.186ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.268ns (datapath - clock path skew - uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.303ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_wrpath_control<13> falling
  Destination Clock:    ddr3_ila_basic_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y89.BQ      Tcklo                 0.135   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X60Y88.A2      net (fanout=1)        0.227   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X60Y88.CLK     Tah         (-Th)     0.059   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.076ns logic, 0.227ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.319ns (datapath - clock path skew - uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3_ila_rdpath_control<13> falling
  Destination Clock:    ddr3_ila_basic_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y119.AQ     Tcklo                 0.135   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X56Y120.A1     net (fanout=1)        0.278   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X56Y120.CLK    Tah         (-Th)     0.059   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.076ns logic, 0.278ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 36 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     3.287ns (data path - clock path skew + uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.919ns (Levels of Logic = 0)
  Clock Path Skew:      -2.189ns (1.557 - 3.746)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    ddr3_ila_basic_control<13> falling
  Clock Uncertainty:    0.179ns

  Clock Uncertainty:          0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.107ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y80.AQ      Tcko                  0.223   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iARM
                                                       CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X69Y75.SR      net (fanout=9)        0.488   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iARM
    SLICE_X69Y75.CLK     Trck                  0.208   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.431ns logic, 0.488ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.129ns (data path - clock path skew + uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      -2.177ns (1.584 - 3.761)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    ddr3_ila_wrpath_control<13> falling
  Clock Uncertainty:    0.179ns

  Clock Uncertainty:          0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.107ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y90.AQ      Tcko                  0.259   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/iARM
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X61Y89.SR      net (fanout=9)        0.306   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/iARM
    SLICE_X61Y89.CLK     Trck                  0.208   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.467ns logic, 0.306ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.081ns (data path)
  Source:               CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.081ns (Levels of Logic = 2)
  Source Clock:         ddr3_ila_basic_control<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_SYNC to CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y103.AMUX   Tshcko                0.316   CHIPSCOPE_INST.u_icon/U0/U_ICON/iSYNC
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X53Y103.D2     net (fanout=1)        0.350   CHIPSCOPE_INST.u_icon/U0/U_ICON/iSYNC
    SLICE_X53Y103.D      Tilo                  0.043   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X67Y76.A1      net (fanout=32)       2.023   CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X67Y76.A       Tilo                  0.043   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       CHIPSCOPE_INST.u_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X69Y75.CLK     net (fanout=4)        0.306   ddr3_ila_basic_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (0.402ns logic, 2.679ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      -0.397ns (datapath - clock path skew - uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.404ns (Levels of Logic = 0)
  Clock Path Skew:      0.622ns (1.959 - 1.337)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    ddr3_ila_basic_control<13> falling
  Clock Uncertainty:    0.179ns

  Clock Uncertainty:          0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.107ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y80.AQ      Tcko                  0.100   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iARM
                                                       CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X69Y75.SR      net (fanout=9)        0.243   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/iARM
    SLICE_X69Y75.CLK     Tremck      (-Th)    -0.061   CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       CHIPSCOPE_INST.u_ddr_ila_basic/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.161ns logic, 0.243ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.357ns (datapath - clock path skew - uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.561ns (1.852 - 1.291)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    ddr3_ila_rdpath_control<13> falling
  Clock Uncertainty:    0.179ns

  Clock Uncertainty:          0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.107ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y117.CQ     Tcko                  0.118   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iARM
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X57Y119.SR     net (fanout=9)        0.204   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iARM
    SLICE_X57Y119.CLK    Tremck      (-Th)    -0.061   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.179ns logic, 0.204ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.004ns (datapath - clock path skew - uncertainty)
  Source:               CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (1.489 - 1.348)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    ddr3_ila_wrpath_control<13> falling
  Clock Uncertainty:    0.179ns

  Clock Uncertainty:          0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.107ns

  Minimum Data Path at Fast Process Corner: CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y90.AQ      Tcko                  0.118   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/iARM
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X61Y89.SR      net (fanout=9)        0.145   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/iARM
    SLICE_X61Y89.CLK     Tremck      (-Th)    -0.061   CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       CHIPSCOPE_INST.u_ddr_ila_wrpath/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.179ns logic, 0.145ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "TNM_sys_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "TNM_sys_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.929ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_ddr3_interface/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Logical resource: u_ddr3_interface/u_ddr3_infrastructure/plle2_i/CLKOUT0
  Location pin: PLLE2_ADV_X1Y1.CLKOUT0
  Clock network: u_ddr3_interface/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.929ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_ddr3_interface/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Logical resource: u_ddr3_interface/u_ddr3_infrastructure/plle2_i/CLKOUT1
  Location pin: PLLE2_ADV_X1Y1.CLKOUT1
  Clock network: u_ddr3_interface/mem_refclk
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_ddr3_interface/u_ddr3_infrastructure/plle2_i/CLKOUT5
  Logical resource: u_ddr3_interface/u_ddr3_infrastructure/plle2_i/CLKOUT5
  Location pin: PLLE2_ADV_X1Y1.CLKOUT5
  Clock network: u_ddr3_interface/clk_ref_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 2 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ISERDES_CLOCK = PERIOD TIMEGRP "TNM_ISERDES_CLK" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y129.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y129.CLKB
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y116.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP "TNM_SOURCE_IDLE" 
TO TIMEGRP         "TNM_DEST_ISERDES" TS_ISERDES_CLOCK * 6;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.453ns.
--------------------------------------------------------------------------------
Slack (setup paths):    6.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.635ns (Levels of Logic = 2)
  Clock Path Skew:      1.399ns (3.274 - 1.875)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at 0.875ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.145ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y108.CQ    Tcko                  0.223   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
    AD3.IBUFDISABLE      net (fanout=76)       4.178   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
    AD3.I                Tio_IBUFDISABLE       1.453   ddr3_dq<0>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y147.IDATAINnet (fanout=2)        0.000   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<0>
    IDELAY_X1Y147.DATAOUTTiddo_IDATAIN         0.666   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
    ILOGIC_X1Y147.DDLY   net (fanout=1)        0.000   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<8>
    ILOGIC_X1Y147.CLKB   Tisdck_DDLY_DDR       0.115   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      6.635ns (2.457ns logic, 4.178ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.550ns (Levels of Logic = 2)
  Clock Path Skew:      1.399ns (3.274 - 1.875)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk falling at 0.875ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.145ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y108.CQ    Tcko                  0.223   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
    AC2.IBUFDISABLE      net (fanout=76)       4.093   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
    AC2.I                Tio_IBUFDISABLE       1.453   ddr3_dq<1>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y146.IDATAINnet (fanout=2)        0.000   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<1>
    IDELAY_X1Y146.DATAOUTTiddo_IDATAIN         0.666   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2
    ILOGIC_X1Y146.DDLY   net (fanout=1)        0.000   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<7>
    ILOGIC_X1Y146.CLKB   Tisdck_DDLY_DDR       0.115   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      6.550ns (2.457ns logic, 4.093ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (FF)
  Requirement:          12.000ns
  Data Path Delay:      6.497ns (Levels of Logic = 2)
  Clock Path Skew:      1.399ns (3.274 - 1.875)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rising at 1.875ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.145ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y108.CQ    Tcko                  0.223   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
    AD3.IBUFDISABLE      net (fanout=76)       4.178   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
    AD3.I                Tio_IBUFDISABLE       1.453   ddr3_dq<0>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y147.IDATAINnet (fanout=2)        0.000   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<0>
    IDELAY_X1Y147.DATAOUTTiddo_IDATAIN         0.666   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2
    ILOGIC_X1Y147.DDLY   net (fanout=1)        0.000   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly<8>
    ILOGIC_X1Y147.CLK    Tisdck_DDLY_DDR      -0.023   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      6.497ns (2.319ns logic, 4.178ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP "TNM_SOURCE_IDLE" TO TIMEGRP         "TNM_DEST_ISERDES" TS_ISERDES_CLOCK * 6;
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 2)
  Positive Clock Path Skew: 1.808ns (2.510 - 0.702)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk falling at -1.125ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.145ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y108.CQ    Tcko                  0.100   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
    AH5.IBUFDISABLE      net (fanout=76)       1.078   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
    AH5.I                Tio_IBUFDISABLE       0.729   ddr3_dq<18>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y121.IDATAINnet (fanout=2)        0.000   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<18>
    IDELAY_X1Y121.DATAOUTTiddo_IDATAIN         0.264   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
    ILOGIC_X1Y121.DDLY   net (fanout=1)        0.000   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly<6>
    ILOGIC_X1Y121.CLKB   Tisckd_DDLY_DDR(-Th)     0.061   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (1.032ns logic, 1.078ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.110ns (Levels of Logic = 2)
  Positive Clock Path Skew: 1.808ns (2.510 - 0.702)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk rising at -0.125ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.145ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y108.CQ    Tcko                  0.100   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
    AH5.IBUFDISABLE      net (fanout=76)       1.078   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
    AH5.I                Tio_IBUFDISABLE       0.729   ddr3_dq<18>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y121.IDATAINnet (fanout=2)        0.000   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<18>
    IDELAY_X1Y121.DATAOUTTiddo_IDATAIN         0.264   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2
    ILOGIC_X1Y121.DDLY   net (fanout=1)        0.000   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly<6>
    ILOGIC_X1Y121.CLK    Tisckd_DDLY_DDR(-Th)     0.061   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      2.110ns (1.032ns logic, 1.078ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 2)
  Positive Clock Path Skew: 1.810ns (2.512 - 0.702)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk falling at -1.125ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.145ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y108.CQ    Tcko                  0.100   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
    AH6.IBUFDISABLE      net (fanout=76)       1.081   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r
    AH6.I                Tio_IBUFDISABLE       0.729   ddr3_dq<17>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[17].u_iobuf_dq/IBUF_IBUFDISABLE
    IDELAY_X1Y122.IDATAINnet (fanout=2)        0.000   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq<17>
    IDELAY_X1Y122.DATAOUTTiddo_IDATAIN         0.264   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2
    ILOGIC_X1Y122.DDLY   net (fanout=1)        0.000   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/data_in_dly<7>
    ILOGIC_X1Y122.CLKB   Tisckd_DDLY_DDR(-Th)     0.061   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (1.032ns logic, 1.081ns route)
                                                       (48.8% logic, 51.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP     
    "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.417ns.
--------------------------------------------------------------------------------
Slack (slowest paths):  16.583ns (requirement - data path)
  Source:               sys_clk_i (PAD)
  Destination:          u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: sys_clk_i to u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_9
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.722   sys_clk_i
                                                           sys_clk_i
                                                           u_ddr3_interface/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        0.923   u_ddr3_interface/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   u_ddr3_interface/u_ddr3_infrastructure/plle2_i
                                                           u_ddr3_interface/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        2.155   u_ddr3_interface/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -4.025   u_ddr3_interface/u_ddr3_infrastructure/mmcm_i
                                                           u_ddr3_interface/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y1.I0         net (fanout=1)        2.184   u_ddr3_interface/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1.O          Tbccko_O              0.093   u_ddr3_interface/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           u_ddr3_interface/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X55Y160.CLK        net (fanout=5320)     1.288   clk
    -----------------------------------------------------  ---------------------------
    Total                                          3.417ns (-3.133ns logic, 6.550ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.583ns (requirement - data path)
  Source:               sys_clk_i (PAD)
  Destination:          u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: sys_clk_i to u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_8
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.722   sys_clk_i
                                                           sys_clk_i
                                                           u_ddr3_interface/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        0.923   u_ddr3_interface/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   u_ddr3_interface/u_ddr3_infrastructure/plle2_i
                                                           u_ddr3_interface/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        2.155   u_ddr3_interface/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -4.025   u_ddr3_interface/u_ddr3_infrastructure/mmcm_i
                                                           u_ddr3_interface/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y1.I0         net (fanout=1)        2.184   u_ddr3_interface/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1.O          Tbccko_O              0.093   u_ddr3_interface/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           u_ddr3_interface/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X55Y160.CLK        net (fanout=5320)     1.288   clk
    -----------------------------------------------------  ---------------------------
    Total                                          3.417ns (-3.133ns logic, 6.550ns route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.583ns (requirement - data path)
  Source:               sys_clk_i (PAD)
  Destination:          u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: sys_clk_i to u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_10
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    AE10.I                   Tiopi                 0.722   sys_clk_i
                                                           sys_clk_i
                                                           u_ddr3_interface/u_ddr3_clk_ibuf/se_input_clk.u_ibufg_sys_clk
    PLLE2_ADV_X1Y1.CLKIN1    net (fanout=1)        0.923   u_ddr3_interface/u_ddr3_clk_ibuf/sys_clk_ibufg
    PLLE2_ADV_X1Y1.CLKOUT3   Tpllcko_CLK           0.077   u_ddr3_interface/u_ddr3_infrastructure/plle2_i
                                                           u_ddr3_interface/u_ddr3_infrastructure/plle2_i
    MMCME2_ADV_X1Y1.CLKIN1   net (fanout=1)        2.155   u_ddr3_interface/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1.CLKFBOUT Tmmcmcko_CLKFBOUT    -4.025   u_ddr3_interface/u_ddr3_infrastructure/mmcm_i
                                                           u_ddr3_interface/u_ddr3_infrastructure/mmcm_i
    BUFGCTRL_X0Y1.I0         net (fanout=1)        2.184   u_ddr3_interface/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y1.O          Tbccko_O              0.093   u_ddr3_interface/u_ddr3_infrastructure/u_bufg_clkdiv0
                                                           u_ddr3_interface/u_ddr3_infrastructure/u_bufg_clkdiv0
    SLICE_X55Y160.CLK        net (fanout=5320)     1.288   clk
    -----------------------------------------------------  ---------------------------
    Total                                          3.417ns (-3.133ns logic, 6.550ns route)

--------------------------------------------------------------------------------
Hold Paths: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP         "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
--------------------------------------------------------------------------------
Slack (hold path):      0.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_7 (FF)
  Destination:          u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.233ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         u_ddr3_interface/clk_ref rising at 20.000ns
  Destination Clock:    clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_7 to u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y163.DQ     Tcko                  0.100   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_lcl<7>
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_7
    SLICE_X56Y160.DX     net (fanout=1)        0.173   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_lcl<7>
    SLICE_X56Y160.CLK    Tckdi       (-Th)     0.040   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1<7>
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.233ns (0.060ns logic, 0.173ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.240ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_5 (FF)
  Destination:          u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         u_ddr3_interface/clk_ref rising at 20.000ns
  Destination Clock:    clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_5 to u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y163.BQ     Tcko                  0.100   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_lcl<7>
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_5
    SLICE_X56Y160.BX     net (fanout=1)        0.172   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_lcl<5>
    SLICE_X56Y160.CLK    Tckdi       (-Th)     0.032   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1<7>
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.240ns (0.068ns logic, 0.172ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_6 (FF)
  Destination:          u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         u_ddr3_interface/clk_ref rising at 20.000ns
  Destination Clock:    clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_6 to u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y163.CQ     Tcko                  0.100   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_lcl<7>
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.temperature_6
    SLICE_X56Y160.CX     net (fanout=1)        0.199   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_lcl<6>
    SLICE_X56Y160.CLK    Tckdi       (-Th)     0.040   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1<7>
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/device_temp_sync_r1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (0.060ns logic, 0.199ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr3_interface_u_ddr3_infrastructure_pll_clk3 = PERIOD 
TIMEGRP         "u_ddr3_interface_u_ddr3_infrastructure_pll_clk3" TS_sys_clk / 
1.25         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP
        "u_ddr3_interface_u_ddr3_infrastructure_pll_clk3" TS_sys_clk / 1.25
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: u_ddr3_interface/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: u_ddr3_interface/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: u_ddr3_interface/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: u_ddr3_interface/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: u_ddr3_interface/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: u_ddr3_interface/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------
Slack: 6.929ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: u_ddr3_interface/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Logical resource: u_ddr3_interface/u_ddr3_infrastructure/mmcm_i/CLKIN1
  Location pin: MMCME2_ADV_X1Y1.CLKIN1
  Clock network: u_ddr3_interface/u_ddr3_infrastructure/pll_clk3
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr3_interface_freq_refclk = PERIOD TIMEGRP         
"u_ddr3_interface_freq_refclk" TS_sys_clk / 5 PHASE 1.875 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.072ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_freq_refclk = PERIOD TIMEGRP
        "u_ddr3_interface_freq_refclk" TS_sys_clk / 5 PHASE 1.875 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.500ns (max period limit - period)
  Period: 2.000ns
  Max period limit: 2.500ns (400.000MHz) (Tpopper_FRQ)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y9.FREQREFCLK
  Clock network: u_ddr3_interface/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.500ns (max period limit - period)
  Period: 2.000ns
  Max period limit: 2.500ns (400.000MHz) (Tpopper_FRQ)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y8.FREQREFCLK
  Clock network: u_ddr3_interface/freq_refclk
--------------------------------------------------------------------------------
Slack: 0.500ns (max period limit - period)
  Period: 2.000ns
  Max period limit: 2.500ns (400.000MHz) (Tpopper_FRQ)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
  Location pin: PHASER_OUT_PHY_X1Y6.FREQREFCLK
  Clock network: u_ddr3_interface/freq_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr3_interface_mem_refclk = PERIOD TIMEGRP 
"u_ddr3_interface_mem_refclk"         TS_sys_clk / 5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_mem_refclk = PERIOD TIMEGRP "u_ddr3_interface_mem_refclk"
        TS_sys_clk / 5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.930ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.535ns (Tpctpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: u_ddr3_interface/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.000ns
  High pulse: 1.000ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: u_ddr3_interface/mem_refclk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: u_ddr3_interface/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr3_interface_clk_ref_i = PERIOD TIMEGRP 
"u_ddr3_interface_clk_ref_i"         TS_sys_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 224 paths analyzed, 159 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_ddr3_infrastructure/rstdiv0_sync_r_12_78 (FF)
  Destination:          u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r1 (FF)
  Requirement:          1.000ns
  Data Path Delay:      1.163ns (Levels of Logic = 0)
  Clock Path Skew:      0.606ns (1.603 - 0.997)
  Source Clock:         clk rising at 24.000ns
  Destination Clock:    u_ddr3_interface/clk_ref rising at 25.000ns
  Clock Uncertainty:    0.217ns

  Clock Uncertainty:          0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.145ns

  Maximum Data Path at Fast Process Corner: u_ddr3_interface/u_ddr3_infrastructure/rstdiv0_sync_r_12_78 to u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X156Y83.AQ     Tcko                  0.147   u_ddr3_interface/u_ddr3_infrastructure/rstdiv0_sync_r<12>_81
                                                       u_ddr3_interface/u_ddr3_infrastructure/rstdiv0_sync_r_12_78
    SLICE_X103Y114.AX    net (fanout=7)        1.022   u_ddr3_interface/u_ddr3_infrastructure/rstdiv0_sync_r<12>_78
    SLICE_X103Y114.CLK   Tdick                -0.006   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r1
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (0.141ns logic, 1.022ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2 (FF)
  Destination:          u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.225ns (1.045 - 1.270)
  Source Clock:         u_ddr3_interface/clk_ref rising at 0.000ns
  Destination Clock:    u_ddr3_interface/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2 to u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y114.BQ    Tcko                  0.223   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X48Y165.A2     net (fanout=10)       2.410   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X48Y165.A      Tilo                  0.043   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_17_o
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_17_o1
    SLICE_X50Y166.SR     net (fanout=3)        0.442   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_17_o
    SLICE_X50Y166.CLK    Tsrck                 0.281   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer<10>
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_8
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (0.547ns logic, 2.852ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2 (FF)
  Destination:          u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.225ns (1.045 - 1.270)
  Source Clock:         u_ddr3_interface/clk_ref rising at 0.000ns
  Destination Clock:    u_ddr3_interface/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.113ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2 to u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y114.BQ    Tcko                  0.223   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X48Y165.A2     net (fanout=10)       2.410   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X48Y165.A      Tilo                  0.043   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_17_o
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_17_o1
    SLICE_X50Y166.SR     net (fanout=3)        0.442   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_17_o
    SLICE_X50Y166.CLK    Tsrck                 0.281   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer<10>
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_9
    -------------------------------------------------  ---------------------------
    Total                                      3.399ns (0.547ns logic, 2.852ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_clk_ref_i = PERIOD TIMEGRP "u_ddr3_interface_clk_ref_i"
        TS_sys_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.178ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_2 (FF)
  Destination:          u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.073 - 0.061)
  Source Clock:         u_ddr3_interface/clk_ref rising at 5.000ns
  Destination Clock:    u_ddr3_interface/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_2 to u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y164.CQ     Tcko                  0.118   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer<3>
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_2
    SLICE_X51Y165.A6     net (fanout=2)        0.104   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer<2>
    SLICE_X51Y165.CLK    Tah         (-Th)     0.032   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_en
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/GND_9_o_GND_9_o_equal_29_o<10>
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_en
    -------------------------------------------------  ---------------------------
    Total                                      0.190ns (0.086ns logic, 0.104ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_0 (FF)
  Destination:          u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_en (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.073 - 0.061)
  Source Clock:         u_ddr3_interface/clk_ref rising at 5.000ns
  Destination Clock:    u_ddr3_interface/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_0 to u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y164.AQ     Tcko                  0.118   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer<3>
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer_0
    SLICE_X51Y165.A5     net (fanout=2)        0.127   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_timer<0>
    SLICE_X51Y165.CLK    Tah         (-Th)     0.032   u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_en
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/GND_9_o_GND_9_o_equal_29_o<10>
                                                       u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.sample_en
    -------------------------------------------------  ---------------------------
    Total                                      0.213ns (0.086ns logic, 0.127ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_3 (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         u_ddr3_interface/clk_ref rising at 5.000ns
  Destination Clock:    u_ddr3_interface/clk_ref rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_3 to u_ddr3_interface/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X168Y91.DQ     Tcko                  0.118   u_ddr3_interface/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r<3>
                                                       u_ddr3_interface/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_3
    SLICE_X169Y91.AX     net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r<3>
    SLICE_X169Y91.CLK    Tckdi       (-Th)     0.040   u_ddr3_interface/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r<7>
                                                       u_ddr3_interface/u_mig_7series_v1_8_iodelay_ctrl/rst_ref_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.078ns logic, 0.136ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_clk_ref_i = PERIOD TIMEGRP "u_ddr3_interface_clk_ref_i"
        TS_sys_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.264ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 5.264ns (189.970MHz) (Tdlycper_REFCLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_iodelay_ctrl/u_idelayctrl/REFCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_iodelay_ctrl/u_idelayctrl/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: u_ddr3_interface/clk_ref
--------------------------------------------------------------------------------
Slack: 1.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.000ns (250.000MHz) (Tadc_DCLK)
  Physical resource: u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
  Logical resource: u_ddr3_interface/temp_mon_enabled.u_mig_7series_v1_8_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
  Location pin: XADC_X0Y0.DCLK
  Clock network: u_ddr3_interface/clk_ref
--------------------------------------------------------------------------------
Slack: 1.775ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.225ns (310.078MHz) (Tdlycper_REFCLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_iodelay_ctrl/u_idelayctrl/REFCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_iodelay_ctrl/u_idelayctrl/REFCLK
  Location pin: IDELAYCTRL_X1Y2.REFCLK
  Clock network: u_ddr3_interface/clk_ref
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr3_interface_sync_pulse = PERIOD TIMEGRP 
"u_ddr3_interface_sync_pulse"         TS_sys_clk / 0.3125 PHASE 0.875 ns HIGH 
6.25%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.560ns.
--------------------------------------------------------------------------------
Slack (setup path):     30.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          32.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.156ns (0.644 - 0.488)
  Source Clock:         u_ddr3_interface/mem_refclk rising at 0.875ns
  Destination Clock:    u_ddr3_interface/mem_refclk rising at 32.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=2)        0.607   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctckd_EMP           0.008   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  1.191ns (0.584ns logic, 0.607ns route)
                                                                   (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          32.000ns
  Data Path Delay:      0.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u_ddr3_interface/mem_refclk rising at 0.875ns
  Destination Clock:    u_ddr3_interface/mem_refclk rising at 32.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.576   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=2)        0.374   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctckd_EMP           0.008   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.958ns (0.584ns logic, 0.374ns route)
                                                                   (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_sync_pulse = PERIOD TIMEGRP "u_ddr3_interface_sync_pulse"
        TS_sys_clk / 0.3125 PHASE 0.875 ns HIGH 6.25%;
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (0.372 - 0.205)
  Source Clock:         u_ddr3_interface/mem_refclk rising at 32.875ns
  Destination Clock:    u_ddr3_interface/mem_refclk rising at 32.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY net (fanout=2)        0.280   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y2.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                                                                   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.487ns (0.207ns logic, 0.280ns route)
                                                                   (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u_ddr3_interface/mem_refclk rising at 32.875ns
  Destination Clock:    u_ddr3_interface/mem_refclk rising at 32.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    Location                         Delay type         Delay(ns)  Physical Resource
                                                                   Logical Resource(s)
    -------------------------------------------------------------  -------------------
    PHY_CONTROL_X1Y1.PHYCTLEMPTY     Tpctcko_EMP           0.340   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY net (fanout=2)        0.178   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty<1>
    PHY_CONTROL_X1Y1.MEMREFCLK       Tpctdck_EMP (-Th)     0.133   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
                                                                   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
    -------------------------------------------------------------  ---------------------------
    Total                                                  0.385ns (0.207ns logic, 0.178ns route)
                                                                   (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_sync_pulse = PERIOD TIMEGRP "u_ddr3_interface_sync_pulse"
        TS_sys_clk / 0.3125 PHASE 0.875 ns HIGH 6.25%;
--------------------------------------------------------------------------------
Slack: 23.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 2.000ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: u_ddr3_interface/mem_refclk
--------------------------------------------------------------------------------
Slack: 23.440ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 2.000ns
  High pulse limit: 0.535ns (Tpctpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y1.MEMREFCLK
  Clock network: u_ddr3_interface/mem_refclk
--------------------------------------------------------------------------------
Slack: 30.930ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.070ns (934.579MHz) (Tpct_MCLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  Location pin: PHY_CONTROL_X1Y2.MEMREFCLK
  Clock network: u_ddr3_interface/mem_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr3_interface_u_ddr3_infrastructure_clk_pll_i = PERIOD 
TIMEGRP         "u_ddr3_interface_u_ddr3_infrastructure_clk_pll_i"         
TS_u_ddr3_interface_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 397052 paths analyzed, 61087 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.814ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/gen_bc1.w_cnt_r_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.444ns (Levels of Logic = 7)
  Clock Path Skew:      -0.299ns (1.104 - 1.403)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/gen_bc1.w_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y49.BQ     Tcko                  0.223   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axburst_eq1
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first
    SLICE_X162Y36.D2     net (fanout=55)       0.880   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first
    SLICE_X162Y36.D      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/ax_burst_r<1>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/Mmux_ax_burst21
    SLICE_X157Y78.D2     net (fanout=3)        1.487   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/ax_burst<1>
    SLICE_X157Y78.D      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/cmd_en_iw
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/cmd_en1
    SLICE_X156Y61.B1     net (fanout=8)        0.903   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/cmd_en_iw
    SLICE_X156Y61.B      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_r1<1>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/Mmux_wr_cmd_full11
    SLICE_X156Y61.C5     net (fanout=7)        0.270   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/cmd_full_iw
    SLICE_X156Y61.CMUX   Tilo                  0.134   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_r1<1>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/w_cmd_rdy1_SW0
    SLICE_X156Y78.A2     net (fanout=1)        0.861   u_ddr3_interface/N1063
    SLICE_X156Y78.A      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/w_cmd_rdy_gen_bc1.w_cnt_r[4]_AND_2901_o
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/w_cmd_rdy1
    SLICE_X156Y78.B5     net (fanout=5)        0.168   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/w_cmd_rdy
    SLICE_X156Y78.B      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/w_cmd_rdy_gen_bc1.w_cnt_r[4]_AND_2901_o
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/w_cmd_rdy_gen_bc1.w_cnt_r[4]_AND_2901_o1
    SLICE_X158Y89.A2     net (fanout=2)        0.768   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/w_cmd_rdy_gen_bc1.w_cnt_r[4]_AND_2901_o
    SLICE_X158Y89.A      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/_n0069_inv
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/_n0069_inv1
    SLICE_X159Y86.CE     net (fanout=2)        0.291   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/_n0069_inv
    SLICE_X159Y86.CLK    Tceck                 0.201   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/gen_bc1.w_cnt_r<3>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/gen_bc1.w_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (0.816ns logic, 5.628ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/gen_bc1.w_cnt_r_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.444ns (Levels of Logic = 7)
  Clock Path Skew:      -0.299ns (1.104 - 1.403)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/gen_bc1.w_cnt_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y49.BQ     Tcko                  0.223   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axburst_eq1
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first
    SLICE_X162Y36.D2     net (fanout=55)       0.880   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first
    SLICE_X162Y36.D      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/ax_burst_r<1>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/Mmux_ax_burst21
    SLICE_X157Y78.D2     net (fanout=3)        1.487   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/ax_burst<1>
    SLICE_X157Y78.D      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/cmd_en_iw
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/cmd_en1
    SLICE_X156Y61.B1     net (fanout=8)        0.903   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/cmd_en_iw
    SLICE_X156Y61.B      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_r1<1>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/Mmux_wr_cmd_full11
    SLICE_X156Y61.C5     net (fanout=7)        0.270   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/cmd_full_iw
    SLICE_X156Y61.CMUX   Tilo                  0.134   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_r1<1>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/w_cmd_rdy1_SW0
    SLICE_X156Y78.A2     net (fanout=1)        0.861   u_ddr3_interface/N1063
    SLICE_X156Y78.A      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/w_cmd_rdy_gen_bc1.w_cnt_r[4]_AND_2901_o
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/w_cmd_rdy1
    SLICE_X156Y78.B5     net (fanout=5)        0.168   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/w_cmd_rdy
    SLICE_X156Y78.B      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/w_cmd_rdy_gen_bc1.w_cnt_r[4]_AND_2901_o
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/w_cmd_rdy_gen_bc1.w_cnt_r[4]_AND_2901_o1
    SLICE_X158Y89.A2     net (fanout=2)        0.768   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/w_cmd_rdy_gen_bc1.w_cnt_r[4]_AND_2901_o
    SLICE_X158Y89.A      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/_n0069_inv
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/_n0069_inv1
    SLICE_X159Y86.CE     net (fanout=2)        0.291   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/_n0069_inv
    SLICE_X159Y86.CLK    Tceck                 0.201   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/gen_bc1.w_cnt_r<3>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/gen_bc1.w_cnt_r_4
    -------------------------------------------------  ---------------------------
    Total                                      6.444ns (0.816ns logic, 5.628ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/gen_bc1.w_cnt_r_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.427ns (Levels of Logic = 7)
  Clock Path Skew:      -0.299ns (1.104 - 1.403)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/gen_bc1.w_cnt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y49.BQ     Tcko                  0.223   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axburst_eq1
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first
    SLICE_X162Y36.D2     net (fanout=55)       0.880   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/sel_first
    SLICE_X162Y36.D      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/ax_burst_r<1>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/Mmux_ax_burst21
    SLICE_X157Y78.D2     net (fanout=3)        1.487   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/ax_burst<1>
    SLICE_X157Y78.D      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/cmd_en_iw
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/cmd_en1
    SLICE_X156Y61.B1     net (fanout=8)        0.903   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/cmd_en_iw
    SLICE_X156Y61.B      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_r1<1>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/Mmux_wr_cmd_full11
    SLICE_X156Y61.C5     net (fanout=7)        0.270   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/cmd_full_iw
    SLICE_X156Y61.CMUX   Tilo                  0.134   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/state_r1<1>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/w_cmd_rdy1_SW0
    SLICE_X156Y78.A2     net (fanout=1)        0.861   u_ddr3_interface/N1063
    SLICE_X156Y78.A      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/w_cmd_rdy_gen_bc1.w_cnt_r[4]_AND_2901_o
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/w_cmd_rdy1
    SLICE_X158Y86.A5     net (fanout=5)        0.551   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/w_cmd_rdy
    SLICE_X158Y86.A      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/gen_bc1.w_cnt_r<2>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/w_cmd_rdy_GND_166_o_AND_2898_o1
    SLICE_X158Y89.A5     net (fanout=5)        0.368   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/w_cmd_rdy_GND_166_o_AND_2898_o
    SLICE_X158Y89.A      Tilo                  0.043   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/_n0069_inv
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/_n0069_inv1
    SLICE_X159Y86.CE     net (fanout=2)        0.291   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/_n0069_inv
    SLICE_X159Y86.CLK    Tceck                 0.201   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/gen_bc1.w_cnt_r<3>
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/gen_bc1.w_cnt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      6.427ns (0.816ns logic, 5.611ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "u_ddr3_interface_u_ddr3_infrastructure_clk_pll_i"
        TS_u_ddr3_interface_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[740].I_SRLT_NE_0.FF (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.049ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (0.147 - 0.098)
  Source Clock:         clk rising at 8.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[740].I_SRLT_NE_0.FF to CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X106Y168.BQ       Tcko                  0.206   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA<738>
                                                          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[740].I_SRLT_NE_0.FF
    RAMB36_X6Y34.DIBDI27    net (fanout=1)        0.370   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA<740>
    RAMB36_X6Y34.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
                                                          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.049ns (-0.321ns logic, 0.370ns route)
                                                          (-655.1% logic, 755.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[366].I_SRLT_NE_0.FF (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.052ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.153 - 0.101)
  Source Clock:         clk rising at 8.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[366].I_SRLT_NE_0.FF to CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y215.AQ        Tcko                  0.206   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA<363>
                                                          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[366].I_SRLT_NE_0.FF
    RAMB36_X1Y43.DIBDI7     net (fanout=1)        0.373   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA<366>
    RAMB36_X1Y43.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
                                                          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.052ns (-0.321ns logic, 0.373ns route)
                                                          (-617.3% logic, 717.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[748].I_SRLT_NE_0.FF (FF)
  Destination:          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.624 - 0.542)
  Source Clock:         clk rising at 8.000ns
  Destination Clock:    clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[748].I_SRLT_NE_0.FF to CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X100Y187.DQ       Tcko                  0.206   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA<748>
                                                          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[748].I_SRLT_NE_0.FF
    RAMB36_X6Y38.DIBDI18    net (fanout=1)        0.403   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/iDATA<748>
    RAMB36_X6Y38.CLKBWRCLKL Trckd_DIB   (-Th)     0.527   CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
                                                          CHIPSCOPE_INST.u_ddr_ila_rdpath/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.082ns (-0.321ns logic, 0.403ns route)
                                                          (-391.5% logic, 491.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        "u_ddr3_interface_u_ddr3_infrastructure_clk_pll_i"
        TS_u_ddr3_interface_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.250ns (Tpctpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.250ns (Tpctpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 5.500ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.500ns (400.000MHz) (Tpct_PCLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
  Location pin: PHY_CONTROL_X1Y2.PHYCLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_A_ddr_byte_lane_A_iserdes_clk         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A
_ddr_byte_lane_A_iserdes_clk"         TS_u_ddr3_interface_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clk"
        TS_u_ddr3_interface_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y104.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y104.CLKB
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y103.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_A_ddr_byte_lane_A_iserdes_clkdiv         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A
_ddr_byte_lane_A_iserdes_clkdiv"         TS_u_ddr3_interface_freq_refclk * 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          4.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q1     Tiscko_Q              0.326   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D13     net (fanout=1)        0.317   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<7>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          4.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q2     Tiscko_Q              0.326   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D12     net (fanout=1)        0.315   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<6>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          4.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.358ns (0.000 - 0.358)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 1.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y102.Q4     Tiscko_Q              0.326   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D10     net (fanout=1)        0.311   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<4>
    IN_FIFO_X1Y8.WRCLK   Tiffckd_WRC           0.469   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_u_ddr3_interface_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 5.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q3     Tiscko_Q              0.142   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D61     net (fanout=1)        0.165   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<25>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 5.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q4     Tiscko_Q              0.142   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D60     net (fanout=1)        0.165   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<24>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.182ns (0.000 - 0.182)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 5.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y109.Q2     Tiscko_Q              0.142   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y8.D62     net (fanout=1)        0.167   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_dout<26>
    IN_FIFO_X1Y8.WRCLK   Tiffdck_WRC (-Th)    -0.034   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_iserdes_clkdiv"
        TS_u_ddr3_interface_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.874ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y8.WRCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_B_ddr_byte_lane_B_iserdes_clk         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B
_ddr_byte_lane_B_iserdes_clk"         TS_u_ddr3_interface_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clk"
        TS_u_ddr3_interface_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y116.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y116.CLKB
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y115.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_B_ddr_byte_lane_B_iserdes_clkdiv         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B
_ddr_byte_lane_B_iserdes_clkdiv"         TS_u_ddr3_interface_freq_refclk * 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          4.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q1     Tiscko_Q              0.326   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D13     net (fanout=1)        0.317   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<7>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          4.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q2     Tiscko_Q              0.326   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D12     net (fanout=1)        0.315   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<6>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          4.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.344ns (0.000 - 0.344)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 1.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y114.Q4     Tiscko_Q              0.326   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D10     net (fanout=1)        0.311   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<4>
    IN_FIFO_X1Y9.WRCLK   Tiffckd_WRC           0.469   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_u_ddr3_interface_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 5.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q3     Tiscko_Q              0.142   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D61     net (fanout=1)        0.165   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<25>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 5.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q4     Tiscko_Q              0.142   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D60     net (fanout=1)        0.165   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<24>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.177ns (0.000 - 0.177)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 5.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q2     Tiscko_Q              0.142   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y9.D62     net (fanout=1)        0.167   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_dout<26>
    IN_FIFO_X1Y9.WRCLK   Tiffdck_WRC (-Th)    -0.034   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_iserdes_clkdiv"
        TS_u_ddr3_interface_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.874ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y9.WRCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_C_ddr_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C
_ddr_byte_lane_C_iserdes_clk"         TS_u_ddr3_interface_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk"
        TS_u_ddr3_interface_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y129.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y129.CLKB
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y134.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_C_ddr_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C
_ddr_byte_lane_C_iserdes_clkdiv"         TS_u_ddr3_interface_freq_refclk * 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          4.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q1     Tiscko_Q              0.326   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D13    net (fanout=1)        0.317   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<7>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          4.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q2     Tiscko_Q              0.326   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D12    net (fanout=1)        0.315   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<6>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          4.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.339ns (0.000 - 0.339)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 1.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q4     Tiscko_Q              0.326   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D10    net (fanout=1)        0.311   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<4>
    IN_FIFO_X1Y10.WRCLK  Tiffckd_WRC           0.469   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_u_ddr3_interface_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 5.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q3     Tiscko_Q              0.142   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D61    net (fanout=1)        0.165   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<25>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 5.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q4     Tiscko_Q              0.142   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D60    net (fanout=1)        0.165   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<24>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.174ns (0.000 - 0.174)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 5.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q2     Tiscko_Q              0.142   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y10.D62    net (fanout=1)        0.167   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout<26>
    IN_FIFO_X1Y10.WRCLK  Tiffdck_WRC (-Th)    -0.034   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv"
        TS_u_ddr3_interface_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.874ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y10.WRCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_D_ddr_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D
_ddr_byte_lane_D_iserdes_clk"         TS_u_ddr3_interface_freq_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk"
        TS_u_ddr3_interface_freq_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y139.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLKB)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
  Location pin: ILOGIC_X1Y139.CLKB
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tisper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
  Location pin: ILOGIC_X1Y141.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_D_ddr_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D
_ddr_byte_lane_D_iserdes_clkdiv"         TS_u_ddr3_interface_freq_refclk * 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          4.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q1     Tiscko_Q              0.326   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D13    net (fanout=1)        0.317   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<7>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.795ns logic, 0.317ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          4.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q2     Tiscko_Q              0.326   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D12    net (fanout=1)        0.315   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<6>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.795ns logic, 0.315ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          4.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.352ns (0.000 - 0.352)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 1.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q4     Tiscko_Q              0.326   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D10    net (fanout=1)        0.311   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<4>
    IN_FIFO_X1Y11.WRCLK  Tiffckd_WRC           0.469   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.795ns logic, 0.311ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_u_ddr3_interface_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 5.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q3     Tiscko_Q              0.142   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D61    net (fanout=1)        0.165   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<25>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 5.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q4     Tiscko_Q              0.142   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D60    net (fanout=1)        0.165   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<24>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.341ns (0.176ns logic, 0.165ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (FF)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.180ns (0.000 - 0.180)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 5.875ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv rising at 5.875ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y145.Q2     Tiscko_Q              0.142   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
    IN_FIFO_X1Y11.D62    net (fanout=1)        0.167   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout<26>
    IN_FIFO_X1Y11.WRCLK  Tiffdck_WRC (-Th)    -0.034   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.176ns logic, 0.167ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv"
        TS_u_ddr3_interface_freq_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.874ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.126ns (470.367MHz) (Tiffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.914ns (Tiffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.914ns (Tiffpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
  Location pin: IN_FIFO_X1Y11.WRCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_A_ddr_byte_lane_A_oserdes_clk         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A
_ddr_byte_lane_A_oserdes_clk"         TS_u_ddr3_interface_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clk"
        TS_u_ddr3_interface_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y102.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK
  Location pin: OLOGIC_X1Y107.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y101.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_A_ddr_byte_lane_A_oserdes_clkdiv         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A
_ddr_byte_lane_A_oserdes_clkdiv"         TS_u_ddr3_interface_mem_refclk * 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.299ns (0.299 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q60    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y109.D1     net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q6<0>
    OLOGIC_X1Y109.CLKDIV Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q40    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y105.D1     net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q4<0>
    OLOGIC_X1Y105.CLKDIV Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.300ns (0.300 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q50    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y106.D1     net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q5<0>
    OLOGIC_X1Y106.CLKDIV Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 4.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q22    Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D3     net (fanout=1)        0.135   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<2>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 4.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q21    Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D2     net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<1>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.200ns (0.200 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 4.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y8.Q20    Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    OLOGIC_X1Y103.D1     net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_q2<0>
    OLOGIC_X1Y103.CLKDIV Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_A_ddr_byte_lane_A_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.874ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y8.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B
_ddr_byte_lane_B_oserdes_clk"         TS_u_ddr3_interface_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_u_ddr3_interface_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y124.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y123.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y116.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B
_ddr_byte_lane_B_oserdes_clkdiv"         TS_u_ddr3_interface_mem_refclk * 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q60    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y121.D1     net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6<0>
    OLOGIC_X1Y121.CLKDIV Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q50    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y118.D1     net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<0>
    OLOGIC_X1Y118.CLKDIV Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (0.290 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q40    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y117.D1     net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q4<0>
    OLOGIC_X1Y117.CLKDIV Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 4.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q22    Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D3     net (fanout=1)        0.135   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<2>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 4.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q21    Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D2     net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<1>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.196 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 4.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y9.Q20    Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y115.D1     net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q2<0>
    OLOGIC_X1Y115.CLKDIV Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.874ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y9.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C
_ddr_byte_lane_C_oserdes_clk"         TS_u_ddr3_interface_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_u_ddr3_interface_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y128.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y127.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y126.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C
_ddr_byte_lane_C_oserdes_clkdiv"         TS_u_ddr3_interface_mem_refclk * 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q60   Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y133.D1     net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y133.CLKDIV Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q50   Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y130.D1     net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5<0>
    OLOGIC_X1Y130.CLKDIV Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (0.295 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q40   Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y129.D1     net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q4<0>
    OLOGIC_X1Y129.CLKDIV Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 4.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q22   Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D3     net (fanout=1)        0.135   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 4.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q21   Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D2     net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 4.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y10.Q20   Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y127.D1     net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y127.CLKDIV Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.874ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y10.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D
_ddr_byte_lane_D_oserdes_clk"         TS_u_ddr3_interface_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_u_ddr3_interface_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y148.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y147.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y140.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane
_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D
_ddr_byte_lane_D_oserdes_clkdiv"         TS_u_ddr3_interface_mem_refclk * 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q60   Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y145.D1     net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y145.CLKDIV Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q50   Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y142.D1     net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y142.CLKDIV Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q40   Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y141.D1     net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y141.CLKDIV Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 4.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q22   Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D3     net (fanout=1)        0.135   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 4.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q21   Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D2     net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 4.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y11.Q20   Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y139.D1     net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y139.CLKDIV Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.874ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 2.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y11.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane
_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D
_ddr_byte_lane_D_oserdes_clk"         TS_u_ddr3_interface_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk"
        TS_u_ddr3_interface_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tockper)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_out_q<0>/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/CK
  Location pin: OLOGIC_X1Y94.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y90.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y88.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane
_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D
_ddr_byte_lane_D_oserdes_clkdiv"         TS_u_ddr3_interface_mem_refclk * 4 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------
Slack (setup path):     7.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.307 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q60    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y95.D1      net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6<0>
    OLOGIC_X1Y95.CLKDIV  Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q40    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y91.D1      net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q4<0>
    OLOGIC_X1Y91.CLKDIV  Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.308ns (0.308 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q50    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y92.D1      net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q5<0>
    OLOGIC_X1Y92.CLKDIV  Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 8.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q22    Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D3      net (fanout=1)        0.135   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<2>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 8.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q21    Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D2      net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<1>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.206 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 8.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y7.Q20    Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
    OLOGIC_X1Y89.D1      net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2<0>
    OLOGIC_X1Y89.CLKDIV  Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.874ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 6.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 6.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y7.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane
_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C
_ddr_byte_lane_C_oserdes_clk"         TS_u_ddr3_interface_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk"
        TS_u_ddr3_interface_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y85.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y86.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y77.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane
_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C
_ddr_byte_lane_C_oserdes_clkdiv"         TS_u_ddr3_interface_mem_refclk * 4 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------
Slack (setup path):     6.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.296ns (0.296 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q01    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y75.D2      net (fanout=1)        0.292   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q0<1>
    OLOGIC_X1Y75.CLKDIV  Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.946ns logic, 0.292ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q64    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y82.D1      net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<4>
    OLOGIC_X1Y82.CLKDIV  Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.294ns (0.294 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q60    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y83.D1      net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6<0>
    OLOGIC_X1Y83.CLKDIV  Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 8.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q22    Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D3      net (fanout=1)        0.135   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<2>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.129ns logic, 0.135ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 8.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q21    Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D2      net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<1>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.198 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 8.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y6.Q20    Toffcko_DO            0.150   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
    OLOGIC_X1Y77.D1      net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2<0>
    OLOGIC_X1Y77.CLKDIV  Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.129ns logic, 0.136ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.874ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 6.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 6.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y6.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane
_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B
_ddr_byte_lane_B_oserdes_clk"         TS_u_ddr3_interface_mem_refclk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk"
        TS_u_ddr3_interface_mem_refclk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y69.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------
Slack: 0.930ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.070ns (934.579MHz) (Tosper_CLK)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
  Location pin: OLOGIC_X1Y70.CLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u
_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane
_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         
"u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_d
dr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B
_ddr_byte_lane_B_oserdes_clkdiv"         TS_u_ddr3_interface_mem_refclk * 4 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.126ns.
--------------------------------------------------------------------------------
Slack (setup path):     6.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q64    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y70.D1      net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6<4>
    OLOGIC_X1Y70.CLKDIV  Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q54    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D1      net (fanout=1)        0.286   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<4>
    OLOGIC_X1Y69.CLKDIV  Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.946ns logic, 0.286ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.229ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (0.289 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 0.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q55    Toffcko_DO            0.552   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D2      net (fanout=1)        0.283   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<5>
    OLOGIC_X1Y69.CLKDIV  Tosdck_D              0.394   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.946ns logic, 0.283ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.195 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 8.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q56    Toffcko_DO            0.156   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D3      net (fanout=1)        0.135   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<6>
    OLOGIC_X1Y69.CLKDIV  Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.135ns logic, 0.135ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.195 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 8.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q55    Toffcko_DO            0.156   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D2      net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<5>
    OLOGIC_X1Y69.CLKDIV  Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.135ns logic, 0.136ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo (RAM)
  Destination:          u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.195 - 0.000)
  Source Clock:         u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 8.000ns
  Destination Clock:    u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo to u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OUT_FIFO_X1Y5.Q54    Toffcko_DO            0.156   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
    OLOGIC_X1Y69.D1      net (fanout=1)        0.136   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5<4>
    OLOGIC_X1Y69.CLKDIV  Tosckd_D    (-Th)     0.021   u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
                                                       u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.135ns logic, 0.136ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        "u_ddr3_interface_u_mig_7series_v1_8_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv"
        TS_u_ddr3_interface_mem_refclk * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.874ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.126ns (470.367MHz) (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 6.172ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 0.914ns (Toffpwl)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------
Slack: 6.172ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.914ns (Toffpwh)
  Physical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Logical resource: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  Location pin: OUT_FIFO_X1Y5.RDCLK
  Clock network: u_ddr3_interface/u_mig_7series_v1_8_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     10.000ns|      4.000ns|      8.518ns|            0|            0|            0|       397646|
| TS_u_ddr3_interface_u_ddr3_inf|      8.000ns|      4.000ns|      6.814ns|            0|            0|            0|       397052|
| rastructure_pll_clk3          |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_ddr3_in|      8.000ns|      6.814ns|          N/A|            0|            0|       397052|            0|
|  frastructure_clk_pll_i       |             |             |             |             |             |             |             |
| TS_u_ddr3_interface_freq_refcl|      2.000ns|      1.072ns|      1.070ns|            0|            0|            0|          128|
| k                             |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      2.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_A_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_A_iserdes_clk             |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      4.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_A_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_A_iserdes_clkdiv          |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      2.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_B_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_B_iserdes_clk             |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      4.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_B_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_B_iserdes_clkdiv          |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      2.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_C_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_C_iserdes_clk             |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      4.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_C_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_C_iserdes_clkdiv          |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      2.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_D_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_D_iserdes_clk             |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      4.000ns|      2.126ns|          N/A|            0|            0|           32|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_D_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_D_iserdes_clkdiv          |             |             |             |             |             |             |             |
| TS_u_ddr3_interface_mem_refclk|      2.000ns|      1.070ns|      1.070ns|            0|            0|            0|          240|
|  TS_u_ddr3_interface_u_mig_7se|      2.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_A_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_A_oserdes_clk             |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      4.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_A_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_A_oserdes_clkdiv          |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      2.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_B_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_B_oserdes_clk             |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      4.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_B_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_B_oserdes_clkdiv          |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      2.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_C_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_C_oserdes_clk             |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      4.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_C_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_C_oserdes_clkdiv          |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      2.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_D_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_D_oserdes_clk             |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      4.000ns|      2.126ns|          N/A|            0|            0|           36|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_0_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_D_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_D_oserdes_clkdiv          |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      2.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_1_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_D_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_D_oserdes_clk             |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      8.000ns|      2.126ns|          N/A|            0|            0|           40|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_1_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_D_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_D_oserdes_clkdiv          |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      2.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_1_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_C_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_C_oserdes_clk             |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      8.000ns|      2.126ns|          N/A|            0|            0|           48|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_1_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_C_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_C_oserdes_clkdiv          |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      2.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_1_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_B_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_B_oserdes_clk             |             |             |             |             |             |             |             |
|  TS_u_ddr3_interface_u_mig_7se|      8.000ns|      2.126ns|          N/A|            0|            0|            8|            0|
|  ries_v1_8_memc_ui_top_axi_mem|             |             |             |             |             |             |             |
|  _intfc0_ddr_phy_top0_u_ddr_mc|             |             |             |             |             |             |             |
|  _phy_wrapper_u_ddr_mc_phy_ddr|             |             |             |             |             |             |             |
|  _phy_4lanes_1_u_ddr_phy_4lane|             |             |             |             |             |             |             |
|  s_ddr_byte_lane_B_ddr_byte_la|             |             |             |             |             |             |             |
|  ne_B_oserdes_clkdiv          |             |             |             |             |             |             |             |
| TS_u_ddr3_interface_clk_ref_i |      5.000ns|      4.000ns|          N/A|            0|            0|          224|            0|
| TS_u_ddr3_interface_sync_pulse|     32.000ns|      8.560ns|          N/A|            0|            0|            2|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ISERDES_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ISERDES_CLOCK               |      2.000ns|      1.070ns|      0.909ns|            0|            0|            0|           64|
| TS_MULTICYCLEPATH             |     12.000ns|      5.453ns|          N/A|            0|            0|           64|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_i      |    6.814|         |    5.453|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 430393 paths, 0 nets, and 83184 connections

Design statistics:
   Minimum period:  14.626ns{1}   (Maximum frequency:  68.371MHz)
   Maximum path delay from/to any node:   5.453ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 16 17:47:39 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1588 MB



