5:19:45 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 17:19:48 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":46:2:46:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:19:49 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:19:49 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:19:49 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:19:50 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 17:19:51 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 17:19:51 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 17:19:51 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 17:19:52 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 17:19:52 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 4 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.5 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 17:48:58 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":52:2:52:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":52:2:52:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":52:2:52:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":52:2:52:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":52:2:52:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":52:2:52:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:48:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:48:59 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:48:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:49:00 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 17:49:01 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     320.0 MHz     3.125         derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      640.0 MHz     1.563         derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     640.0 MHz     1.563         derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 17:49:01 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 17:49:01 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.91ns		  35 /        21



@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 1.56ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 17:49:02 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -6.060

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     640.0 MHz     131.2 MHz     1.563         7.622         -6.060      derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  1.563       -6.060  |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival           
Instance                       Reference                        Type           Pin     Net                Time        Slack 
                               Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       -6.060
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       -6.053
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       -6.025
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       -4.408
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       -4.359
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       -4.338
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       -4.338
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       -4.303
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       -4.275
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       -4.254
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required           
Instance                           Reference                        Type           Pin     Net                           Time         Slack 
                                   Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_i_0                      1.563        -6.060
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              1.457        -4.457
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       1.457        -4.394
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              1.457        -4.394
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     1.563        -4.303
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  1.457        -4.275
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      1.457        -2.638
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   1.457        -2.638
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                1.457        -2.638
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              1.457        -2.638
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.060

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                        Net            -        -       1.599     -           6         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.386     2.525       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.896       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.345       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.715       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.115       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.622       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.053

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                        Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I1       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.379     2.518       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.889       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.338       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.108       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.615       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.615 is 1.767(23.2%) logic and 5.848(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.025

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.STATE_COUNT[4] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR      Q        Out     0.540     0.540       -         
STATE_COUNT[4]                      Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I2       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.351     2.490       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.861       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.309       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.680       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.080       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.587       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.457

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.408

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.DBR_SYNC[0] / Q
    Ending point:                            U712_REG_SM.STATE_COUNT[4] / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_REG_SM.DBR_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
DBR_SYNC[0]                         Net           -        -       1.599     -           2         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       O        Out     0.449     2.588       -         
N_118_0                             Net           -        -       1.371     -           2         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       I1       In      -         3.959       -         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       O        Out     0.400     4.359       -         
STATE_COUNTc_2_i                    Net           -        -       1.507     -           1         
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.457

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.394

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net           -        -       1.599     -           6         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       O        Out     0.386     2.525       -         
N_32                                 Net           -        -       1.371     -           3         
U712_REG_SM.DS_EN_RNO                SB_LUT4       I0       In      -         3.896       -         
U712_REG_SM.DS_EN_RNO                SB_LUT4       O        Out     0.449     4.345       -         
DS_EN_0                              Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                    SB_DFFNSR     D        In      -         5.851       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         35 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 17:49:02 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	35
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	42
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	42/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_40", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.2 (sec)

Final Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	42/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 291.57 MHz | Target: 640.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 320.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 640.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 320.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 408
used logic cells: 42
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 408
used logic cells: 42
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 58 
I1212: Iteration  1 :    10 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 17:53:33 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":54:2:54:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":54:2:54:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":54:2:54:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":54:2:54:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":54:2:54:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":54:2:54:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:53:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:53:34 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:53:34 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:53:35 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 17:53:35 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     320.0 MHz     3.125         derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      640.0 MHz     1.563         derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     640.0 MHz     1.563         derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 17:53:35 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 17:53:35 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.91ns		  35 /        21



@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 1.56ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 17:53:36 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -6.060

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     640.0 MHz     131.2 MHz     1.563         7.622         -6.060      derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  1.563       -6.060  |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival           
Instance                       Reference                        Type           Pin     Net                Time        Slack 
                               Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       -6.060
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       -6.053
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       -6.025
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       -4.408
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       -4.359
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       -4.338
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       -4.338
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       -4.303
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       -4.275
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       -4.254
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required           
Instance                           Reference                        Type           Pin     Net                           Time         Slack 
                                   Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_i_0                      1.563        -6.060
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              1.457        -4.457
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       1.457        -4.394
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              1.457        -4.394
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     1.563        -4.303
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  1.457        -4.275
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      1.457        -2.638
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   1.457        -2.638
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                1.457        -2.638
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              1.457        -2.638
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.060

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                        Net            -        -       1.599     -           6         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.386     2.525       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.896       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.345       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.715       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.115       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.622       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.053

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                        Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I1       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.379     2.518       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.889       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.338       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.108       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.615       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.615 is 1.767(23.2%) logic and 5.848(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.025

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.STATE_COUNT[4] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR      Q        Out     0.540     0.540       -         
STATE_COUNT[4]                      Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I2       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.351     2.490       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.861       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.309       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.680       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.080       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.587       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.457

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.408

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.DBR_SYNC[0] / Q
    Ending point:                            U712_REG_SM.STATE_COUNT[4] / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_REG_SM.DBR_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
DBR_SYNC[0]                         Net           -        -       1.599     -           2         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       O        Out     0.449     2.588       -         
N_118_0                             Net           -        -       1.371     -           2         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       I1       In      -         3.959       -         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       O        Out     0.400     4.359       -         
STATE_COUNTc_2_i                    Net           -        -       1.507     -           1         
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.457

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.394

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net           -        -       1.599     -           6         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       O        Out     0.386     2.525       -         
N_32                                 Net           -        -       1.371     -           3         
U712_REG_SM.DS_EN_RNO                SB_LUT4       I0       In      -         3.896       -         
U712_REG_SM.DS_EN_RNO                SB_LUT4       O        Out     0.449     4.345       -         
DS_EN_0                              Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                    SB_DFFNSR     D        In      -         5.851       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         35 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 17:53:36 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 17:54:59 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@E: CS187 :"D:\AmigaPCI\U712\U712_TOP.v":54:0:54:0|Expecting .
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 17:54:59 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 17:54:59 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 17:55:14 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":54:2:54:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":54:2:54:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":54:2:54:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":54:2:54:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":54:2:54:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":54:2:54:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:55:14 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:55:14 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:55:14 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 17:55:15 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 17:55:16 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 17:55:16 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 17:55:16 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 17:55:17 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 17:55:17 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:01:44 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:01:44 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:01:44 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:01:44 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:01:45 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:01:45 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX789 :"d:\amigapci\u712\u712_top.v":50:2:50:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":50:2:50:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":50:2:50:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREB. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":50:2:50:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALB. 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     320.0 MHz     3.125         derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      640.0 MHz     1.563         derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     640.0 MHz     1.563         derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:01:45 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:01:46 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.91ns		  35 /        21



@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 1.56ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:01:46 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -6.060

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     640.0 MHz     131.2 MHz     1.563         7.622         -6.060      derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  1.563       -6.060  |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival           
Instance                       Reference                        Type           Pin     Net                Time        Slack 
                               Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       -6.060
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       -6.053
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       -6.025
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       -4.408
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       -4.359
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       -4.338
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       -4.338
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       -4.303
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       -4.275
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       -4.254
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required           
Instance                           Reference                        Type           Pin     Net                           Time         Slack 
                                   Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_i_0                      1.563        -6.060
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              1.457        -4.457
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       1.457        -4.394
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              1.457        -4.394
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     1.563        -4.303
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  1.457        -4.275
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      1.457        -2.638
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   1.457        -2.638
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                1.457        -2.638
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              1.457        -2.638
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.060

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                        Net            -        -       1.599     -           6         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.386     2.525       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.896       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.345       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.715       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.115       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.622       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.053

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                        Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I1       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.379     2.518       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.889       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.338       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.108       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.615       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.615 is 1.767(23.2%) logic and 5.848(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.025

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.STATE_COUNT[4] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR      Q        Out     0.540     0.540       -         
STATE_COUNT[4]                      Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I2       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.351     2.490       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.861       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.309       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.680       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.080       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.587       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.457

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.408

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.DBR_SYNC[0] / Q
    Ending point:                            U712_REG_SM.STATE_COUNT[4] / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_REG_SM.DBR_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
DBR_SYNC[0]                         Net           -        -       1.599     -           2         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       O        Out     0.449     2.588       -         
N_118_0                             Net           -        -       1.371     -           2         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       I1       In      -         3.959       -         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       O        Out     0.400     4.359       -         
STATE_COUNTc_2_i                    Net           -        -       1.507     -           1         
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.457

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.394

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net           -        -       1.599     -           6         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       O        Out     0.386     2.525       -         
N_32                                 Net           -        -       1.371     -           3         
U712_REG_SM.DS_EN_RNO                SB_LUT4       I0       In      -         3.896       -         
U712_REG_SM.DS_EN_RNO                SB_LUT4       O        Out     0.449     4.345       -         
DS_EN_0                              Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                    SB_DFFNSR     D        In      -         5.851       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         35 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:01:46 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	35
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	42
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	21
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	42/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_40", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.6 (sec)

Final Design Statistics
    Number of LUTs      	:	42
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	42/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 291.57 MHz | Target: 640.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 320.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 640.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 320.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 408
used logic cells: 42
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 408
used logic cells: 42
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 58 
I1212: Iteration  1 :    10 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:05:40 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:05:40 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:05:41 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:05:41 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:05:42 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:05:42 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:05:42 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:05:42 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:05:43 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:05:43 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:05:59 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:05:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:05:59 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:05:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:06:00 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:06:00 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:06:01 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:06:01 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:06:01 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:06:02 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.5 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:08:17 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:08:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:08:17 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:08:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:08:19 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:08:19 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX789 :"d:\amigapci\u712\u712_top.v":58:2:58:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":58:2:58:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":58:2:58:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREB. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":58:2:58:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALB. 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:08:19 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:08:19 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:08:20 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:08:20 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:08:31 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:08:31 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:08:31 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:08:31 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:08:33 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:08:33 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX789 :"d:\amigapci\u712\u712_top.v":58:2:58:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":58:2:58:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":58:2:58:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREB. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":58:2:58:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALB. 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:08:33 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:08:33 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:08:34 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:08:34 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.6 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    11 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:12:26 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:12:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:12:27 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:12:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:12:28 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:12:28 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX789 :"d:\amigapci\u712\u712_top.v":59:2:59:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":59:2:59:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":59:2:59:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREB. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":59:2:59:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALB. 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     160.0 MHz     6.250         derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      320.0 MHz     3.125         derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     320.0 MHz     3.125         derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:12:28 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:12:28 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.35ns		  35 /        21



@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 3.13ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:12:29 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.497

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     320.0 MHz     131.2 MHz     3.125         7.622         -4.497      derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  3.125       -4.497  |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival           
Instance                       Reference                        Type           Pin     Net                Time        Slack 
                               Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       -4.497
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       -4.490
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       -4.462
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       -2.846
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       -2.797
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       -2.776
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       -2.776
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       -2.740
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       -2.712
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       -2.692
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required           
Instance                           Reference                        Type           Pin     Net                           Time         Slack 
                                   Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_i_0                      3.125        -4.497
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              3.020        -2.895
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       3.020        -2.832
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              3.020        -2.832
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     3.125        -2.740
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  3.020        -2.712
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      3.020        -1.075
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   3.020        -1.075
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                3.020        -1.075
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              3.020        -1.075
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.125
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.125

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.497

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                        Net            -        -       1.599     -           6         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.386     2.525       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.896       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.345       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.715       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.115       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.622       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.125
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.125

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.490

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                        Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I1       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.379     2.518       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.889       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.338       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.108       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.615       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.615 is 1.767(23.2%) logic and 5.848(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.125
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.125

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.462

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.STATE_COUNT[4] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR      Q        Out     0.540     0.540       -         
STATE_COUNT[4]                      Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I2       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.351     2.490       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.861       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.309       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.680       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.080       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.587       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.125
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.020

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.846

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.DBR_SYNC[0] / Q
    Ending point:                            U712_REG_SM.STATE_COUNT[4] / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_REG_SM.DBR_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
DBR_SYNC[0]                         Net           -        -       1.599     -           2         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       O        Out     0.449     2.588       -         
N_118_0                             Net           -        -       1.371     -           2         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       I1       In      -         3.959       -         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       O        Out     0.400     4.359       -         
STATE_COUNTc_2_i                    Net           -        -       1.507     -           1         
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.125
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.020

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.832

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net           -        -       1.599     -           6         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       O        Out     0.386     2.525       -         
N_32                                 Net           -        -       1.371     -           3         
U712_REG_SM.DS_EN_RNO                SB_LUT4       I0       In      -         3.896       -         
U712_REG_SM.DS_EN_RNO                SB_LUT4       O        Out     0.449     4.345       -         
DS_EN_0                              Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                    SB_DFFNSR     D        In      -         5.851       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         35 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:12:29 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:13:21 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:13:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:13:21 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:13:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:13:23 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:13:23 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX789 :"d:\amigapci\u712\u712_top.v":59:2:59:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":59:2:59:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":59:2:59:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREB. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":59:2:59:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALB. 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested      Requested     Clock                       Clock                Clock
Clock                             Frequency      Period        Type                        Group                Load 
---------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz        139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz       25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     1280.1 MHz     0.781         derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      2560.2 MHz     0.391         derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     2560.2 MHz     0.391         derived (from CLK40_IN)     default_clkgroup     0    
=====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:13:23 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:13:23 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -4.08ns		  35 /        21



@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 0.39ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:13:24 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -7.232

                                 Requested      Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency      Frequency     Period        Period        Slack       Type                        Group           
--------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz        NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz       NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     2560.2 MHz     131.2 MHz     0.391         7.622         -7.232      derived (from CLK40_IN)     default_clkgroup
==================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  0.391       -7.232  |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival           
Instance                       Reference                        Type           Pin     Net                Time        Slack 
                               Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       -7.232
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       -7.225
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       -7.197
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       -5.580
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       -5.531
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       -5.510
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       -5.510
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       -5.475
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       -5.447
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       -5.426
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required           
Instance                           Reference                        Type           Pin     Net                           Time         Slack 
                                   Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_i_0                      0.391        -7.232
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              0.285        -5.629
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       0.285        -5.566
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              0.285        -5.566
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     0.391        -5.475
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  0.285        -5.447
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      0.285        -3.809
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   0.285        -3.809
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                0.285        -3.809
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              0.285        -3.809
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.391
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.391

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.232

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                        Net            -        -       1.599     -           6         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.386     2.525       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.896       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.345       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.715       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.115       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.622       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.391
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.391

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.225

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                        Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I1       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.379     2.518       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.889       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.338       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.108       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.615       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.615 is 1.767(23.2%) logic and 5.848(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.391
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.391

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.STATE_COUNT[4] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR      Q        Out     0.540     0.540       -         
STATE_COUNT[4]                      Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I2       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.351     2.490       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.861       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.309       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.680       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.080       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.587       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.391
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.285

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.580

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.DBR_SYNC[0] / Q
    Ending point:                            U712_REG_SM.STATE_COUNT[4] / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_REG_SM.DBR_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
DBR_SYNC[0]                         Net           -        -       1.599     -           2         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       O        Out     0.449     2.588       -         
N_118_0                             Net           -        -       1.371     -           2         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       I1       In      -         3.959       -         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       O        Out     0.400     4.359       -         
STATE_COUNTc_2_i                    Net           -        -       1.507     -           1         
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.391
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.285

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.566

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net           -        -       1.599     -           6         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       O        Out     0.386     2.525       -         
N_32                                 Net           -        -       1.371     -           3         
U712_REG_SM.DS_EN_RNO                SB_LUT4       I0       In      -         3.896       -         
U712_REG_SM.DS_EN_RNO                SB_LUT4       O        Out     0.449     4.345       -         
DS_EN_0                              Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                    SB_DFFNSR     D        In      -         5.851       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         35 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:13:24 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:16:20 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:2:60:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:2:60:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:2:60:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:2:60:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:2:60:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:2:60:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:16:20 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:16:20 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:16:20 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:16:21 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:16:22 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX789 :"d:\amigapci\u712\u712_top.v":60:2:60:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":60:2:60:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":60:2:60:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREB. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":60:2:60:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALB. 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     160.0 MHz     6.250         derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      320.0 MHz     3.125         derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     320.0 MHz     3.125         derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:16:22 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:16:22 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.35ns		  35 /        21



@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 3.13ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:16:23 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.497

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     320.0 MHz     131.2 MHz     3.125         7.622         -4.497      derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  3.125       -4.497  |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival           
Instance                       Reference                        Type           Pin     Net                Time        Slack 
                               Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       -4.497
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       -4.490
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       -4.462
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       -2.846
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       -2.797
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       -2.776
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       -2.776
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       -2.740
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       -2.712
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       -2.692
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required           
Instance                           Reference                        Type           Pin     Net                           Time         Slack 
                                   Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_i_0                      3.125        -4.497
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              3.020        -2.895
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       3.020        -2.832
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              3.020        -2.832
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     3.125        -2.740
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  3.020        -2.712
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      3.020        -1.075
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   3.020        -1.075
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                3.020        -1.075
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              3.020        -1.075
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.125
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.125

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.497

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                        Net            -        -       1.599     -           6         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.386     2.525       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.896       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.345       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.715       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.115       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.622       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.125
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.125

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.490

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                        Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I1       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.379     2.518       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.889       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.338       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.108       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.615       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.615 is 1.767(23.2%) logic and 5.848(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.125
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.125

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.462

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.STATE_COUNT[4] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR      Q        Out     0.540     0.540       -         
STATE_COUNT[4]                      Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I2       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.351     2.490       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.861       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.309       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.680       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.080       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.587       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.125
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.020

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.846

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.DBR_SYNC[0] / Q
    Ending point:                            U712_REG_SM.STATE_COUNT[4] / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_REG_SM.DBR_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
DBR_SYNC[0]                         Net           -        -       1.599     -           2         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       O        Out     0.449     2.588       -         
N_118_0                             Net           -        -       1.371     -           2         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       I1       In      -         3.959       -         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       O        Out     0.400     4.359       -         
STATE_COUNTc_2_i                    Net           -        -       1.507     -           1         
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.125
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.020

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.832

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net           -        -       1.599     -           6         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       O        Out     0.386     2.525       -         
N_32                                 Net           -        -       1.371     -           3         
U712_REG_SM.DS_EN_RNO                SB_LUT4       I0       In      -         3.896       -         
U712_REG_SM.DS_EN_RNO                SB_LUT4       O        Out     0.449     4.345       -         
DS_EN_0                              Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                    SB_DFFNSR     D        In      -         5.851       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         35 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:16:23 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:33:07 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@E: CG596 :"D:\AmigaPCI\U712\U712_TOP.v":49:5:49:34|Parameter FINE_DELAY_ADJUSTMENT_RELATIVE cannot be found in module SB_PLL40_2F_CORE.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:33:07 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:33:07 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:35:08 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:35:08 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:35:08 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:35:08 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:35:10 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:35:10 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:35:10 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:35:10 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:35:11 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:35:11 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:35:30 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:35:30 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:35:30 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:35:30 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:35:31 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:35:31 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:35:31 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:35:32 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:35:32 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:35:32 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.6 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    11 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:37:48 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:37:48 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:37:48 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:37:48 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:37:50 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:37:50 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:37:50 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:37:50 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:37:51 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:37:51 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:38:00 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:38:00 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:38:00 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:38:00 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:38:02 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:38:02 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:38:02 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:38:02 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:38:03 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:38:03 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.5 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:39:43 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":50:2:50:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:39:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:39:43 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:39:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:39:44 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:39:45 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:39:45 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:39:45 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:39:46 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:39:46 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.9 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    11 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:52:52 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:16:59:16|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":63:20:63:20|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:8:65:8|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":67:9:67:9|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\AmigaPCI\U712\U712_TOP.v":60:18:60:29|Port-width mismatch for port DYNAMICDELAY. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":54:16:54:23|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":60:18:60:29|*Input un1_DYNAMICDELAY[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:52:52 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:52:52 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:52:52 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:52:53 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:52:53 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREB. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALB. 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:52:53 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:52:54 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:52:54 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:52:54 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:53:18 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:16:59:16|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":63:20:63:20|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:8:65:8|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":67:9:67:9|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\AmigaPCI\U712\U712_TOP.v":60:18:60:29|Port-width mismatch for port DYNAMICDELAY. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":54:16:54:23|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":60:18:60:29|*Input un1_DYNAMICDELAY[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:53:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:53:18 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:53:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:53:19 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:53:19 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREB. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALB. 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:53:19 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:53:19 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:53:20 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:53:20 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
PLL pll Illegally placed at (0,11)
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2724: IO constraint specified on pin '20' is infeasible. Ignoring the constraint
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.5 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 352
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 352
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 56 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:54:42 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:16:59:16|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":63:20:63:20|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:8:65:8|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":67:9:67:9|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\AmigaPCI\U712\U712_TOP.v":60:18:60:29|Port-width mismatch for port DYNAMICDELAY. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":54:16:54:23|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":60:18:60:29|*Input un1_DYNAMICDELAY[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:54:42 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:54:42 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:54:42 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:54:43 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:54:43 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREB. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALB. 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:54:44 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:54:44 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:54:45 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:54:45 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:54:55 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:16:59:16|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":63:20:63:20|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:8:65:8|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":67:9:67:9|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\AmigaPCI\U712\U712_TOP.v":60:18:60:29|Port-width mismatch for port DYNAMICDELAY. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":54:16:54:23|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":60:18:60:29|*Input un1_DYNAMICDELAY[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:54:56 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:54:56 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:54:56 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:54:57 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:54:57 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREB. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALB. 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:54:57 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:54:57 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:54:58 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:54:58 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
PLL pll Illegally placed at (0,11)
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

W2724: IO constraint specified on pin '20' is infeasible. Ignoring the constraint
Phase 6
I2088: Phase 6, elapsed time : 6.5 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 352
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 352
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 56 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:57:59 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:16:60:16|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":64:20:64:20|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":66:8:66:8|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":68:9:68:9|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\AmigaPCI\U712\U712_TOP.v":61:18:61:24|Port-width mismatch for port DYNAMICDELAY. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":55:16:55:23|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:57:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:57:59 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:57:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:58:00 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:58:00 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX789 :"d:\amigapci\u712\u712_top.v":54:2:54:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":54:2:54:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":54:2:54:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREB. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":54:2:54:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALB. 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:58:01 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:58:01 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:58:02 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:58:02 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 18:58:11 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:16:60:16|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":64:20:64:20|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":66:8:66:8|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":68:9:68:9|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"D:\AmigaPCI\U712\U712_TOP.v":61:18:61:24|Port-width mismatch for port DYNAMICDELAY. The port definition is 8 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":55:16:55:23|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:58:11 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:58:11 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:58:11 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 18:58:12 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 18:58:12 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX789 :"d:\amigapci\u712\u712_top.v":54:2:54:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":54:2:54:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":54:2:54:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREB. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":54:2:54:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALB. 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:58:13 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 18:58:13 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 18:58:14 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 18:58:14 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2724: IO constraint specified on pin '20' is infeasible. Ignoring the constraint
PLL pll Illegally placed at (0,11)
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.0 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 352
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 352
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 56 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:00:57 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@E: CG254 :"D:\AmigaPCI\U712\U712_TOP.v":38:0:38:4|Redeclaration of ports. Cannot mix styles.
@E: CS204 :"D:\AmigaPCI\U712\U712_TOP.v":38:12:38:23|Signal DYNAMICDELAY is missing from port list
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:00:57 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:00:57 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:02:53 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:16:59:16|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":63:20:63:20|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:8:65:8|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":67:9:67:9|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":54:16:54:23|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:02:53 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:02:53 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:02:53 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:02:55 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:02:55 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALA. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTCOREB. 
@W: FX789 :"d:\amigapci\u712\u712_top.v":53:2:53:4|DELAY_ADJUSTMENT_MODE_FEEDBACK parameter not set to FIXED on PLL instance pll. Unable to compute delay for derived clock PLLOUTGLOBALB. 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:02:55 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:02:55 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:02:56 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:02:56 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:10:39 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@E: CS227 :"D:\AmigaPCI\U712\U712_TOP.v":48:1:225:0|EOF in comment
@E: CS187 :"D:\AmigaPCI\U712\U712_TOP.v":48:1:225:0|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:10:39 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:10:39 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:11:30 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":43:21:43:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:11:30 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:11:31 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:11:31 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:11:32 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:11:32 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:11:32 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:11:32 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:11:33 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:11:33 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:12:38 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":43:21:43:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:12:38 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:12:38 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:12:38 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:12:40 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:12:40 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:12:40 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:12:40 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:12:41 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:12:41 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
PLL pll Illegally placed at (0,11)
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2724: IO constraint specified on pin '20' is infeasible. Ignoring the constraint
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.5 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 352
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 352
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 56 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:15:45 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\AmigaPCI\U712\U712_TOP.v":11:11:11:16|Removing wire CLK40C, as there is no assignment to it.
@W: CL157 :"D:\AmigaPCI\U712\U712_TOP.v":11:11:11:16|*Output CLK40C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:15:46 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:15:46 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:15:46 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:15:47 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:15:47 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:11:11:16|Tristate driver CLK40C (in view: work.U712_TOP(verilog)) on net CLK40C (in view: work.U712_TOP(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"d:\amigapci\u712\u712_top.v":11:11:11:16|Tristate driver CLK40C (in view: work.U712_TOP(verilog)) on net CLK40C (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:15:48 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:15:48 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:11:11:16|Tristate driver CLK40C (in view: work.U712_TOP(verilog)) on net CLK40C (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:15:49 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:15:49 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:16:19 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:16:19 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:16:19 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:16:19 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:16:21 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:16:21 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:16:21 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:16:21 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:16:22 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:16:22 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:17:08 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":40:2:40:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:17:08 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:17:08 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:17:08 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:17:09 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:17:09 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:17:10 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:17:10 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:17:11 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:17:11 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.5 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:27:35 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":62:19:62:26|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:27:35 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:27:35 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:27:35 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:27:36 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:27:36 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:27:37 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:27:37 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    20.53ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:27:38 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 17.329

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     40.0 MHz      130.4 MHz     25.000        7.671         17.329      derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  25.000      17.329  |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival           
Instance                       Reference                        Type           Pin     Net                Time        Slack 
                               Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       17.329
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       17.378
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       17.378
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       17.406
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       19.029
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       19.078
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       19.099
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       19.134
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       19.163
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       19.183
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required           
Instance                           Reference                        Type           Pin     Net                           Time         Slack 
                                   Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      25.000       17.329
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              24.895       18.980
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              24.895       18.980
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       24.895       19.043
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              24.895       19.043
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     25.000       19.134
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  24.895       19.163
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      24.895       20.800
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   24.895       20.800
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                24.895       20.800
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     17.329

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:27:38 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:28:21 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:2:60:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:2:60:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:2:60:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:2:60:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:2:60:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":60:2:60:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":63:19:63:26|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:28:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:28:21 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:28:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:28:22 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:28:22 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     10.0 MHz      100.000       derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      5.0 MHz       200.000       derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     5.0 MHz       200.000       derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:28:23 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:28:23 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   195.53ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_PAD        21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 200.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:28:24 2024
#


Top view:               U712_TOP
Requested Frequency:    5.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 192.329

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     5.0 MHz       130.4 MHz     200.000       7.671         192.329     derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack    |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  200.000     192.329  |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival            
Instance                       Reference                        Type           Pin     Net                Time        Slack  
                               Clock                                                                                         
-----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       192.329
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       192.378
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       192.378
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       192.406
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       194.029
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       194.078
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       194.099
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       194.135
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       194.162
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       194.184
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required            
Instance                           Reference                        Type           Pin     Net                           Time         Slack  
                                   Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      200.000      192.329
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              199.895      193.980
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              199.895      193.980
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       199.895      194.043
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              199.895      194.043
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     200.000      194.135
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  199.895      194.162
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      199.895      195.800
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   199.895      195.800
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                199.895      195.800
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      200.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         200.000

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     192.329

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:28:24 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:30:29 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@E: CG596 :"D:\AmigaPCI\U712\U712_TOP.v":58:5:58:23|Parameter PLLOUT_SELECT_PORTA cannot be found in module SB_PLL40_2_PAD.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:30:30 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:30:30 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:31:24 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":809:7:809:20|Synthesizing module SB_PLL40_2_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":64:19:64:26|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:31:24 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:31:25 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:31:25 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:31:26 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:31:26 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:31:26 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:31:26 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2_PAD         21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:31:27 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:31:27 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:31:54 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":809:7:809:20|Synthesizing module SB_PLL40_2_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":64:19:64:26|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:31:54 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:31:54 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:31:54 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:31:55 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:31:56 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:31:56 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:31:56 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2_PAD         21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:31:57 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:31:57 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
PLL pll Illegally placed at (0,11)
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
W2724: IO constraint specified on pin '20' is infeasible. Ignoring the constraint
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.9 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREB | Frequency: 232.90 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 365
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 365
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Read device time: 7
I1209: Started routing
I1223: Total Nets : 56 
I1212: Iteration  1 :     9 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:35:39 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":809:7:809:20|Synthesizing module SB_PLL40_2_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":64:19:64:26|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:35:40 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:35:40 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:35:40 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:35:41 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:35:41 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:35:41 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:35:42 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2_PAD         21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:35:42 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 21

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:35:42 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:36:32 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@E: CG358 :"D:\AmigaPCI\U712\U712_TOP.v":69:0:69:0|Expecting '.' or '.*'
@E: CS187 :"D:\AmigaPCI\U712\U712_TOP.v":69:1:69:1|Expecting (
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:36:33 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:36:33 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:36:43 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":809:7:809:20|Synthesizing module SB_PLL40_2_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":61:2:61:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":64:19:64:26|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CG360 :"D:\AmigaPCI\U712\U712_TOP.v":11:11:11:16|Removing wire CLK40C, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_TOP.v":30:5:30:9|Removing wire CLK40, as there is no assignment to it.
@W: CL157 :"D:\AmigaPCI\U712\U712_TOP.v":11:11:11:16|*Output CLK40C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:36:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:36:44 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:36:44 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:36:45 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:36:45 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:11:11:16|Tristate driver CLK40C (in view: work.U712_TOP(verilog)) on net CLK40C (in view: work.U712_TOP(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"d:\amigapci\u712\u712_top.v":11:11:11:16|Tristate driver CLK40C (in view: work.U712_TOP(verilog)) on net CLK40C (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:36:45 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:36:45 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:11:11:16|Tristate driver CLK40C (in view: work.U712_TOP(verilog)) on net CLK40C (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2_PAD         21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:36:46 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 21

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:36:46 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:40:21 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":809:7:809:20|Synthesizing module SB_PLL40_2_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":58:2:58:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":61:19:61:26|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:40:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:40:21 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:40:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:40:22 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:40:23 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:40:23 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:40:23 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2_PAD         21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:40:24 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 21

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:40:24 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:49:47 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":809:7:809:20|Synthesizing module SB_PLL40_2_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:49:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:49:47 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:49:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:49:48 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:49:49 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:49:49 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:49:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2_PAD         21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:49:50 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 21

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:49:50 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:50:18 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":809:7:809:20|Synthesizing module SB_PLL40_2_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":59:2:59:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:50:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:50:18 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:50:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:50:19 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:50:19 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:50:20 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:50:20 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2_PAD         21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:50:21 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 21

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:50:21 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
PLL pll Illegally placed at (0,11)
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
W2724: IO constraint specified on pin '20' is infeasible. Ignoring the constraint
I2088: Phase 6, elapsed time : 5.6 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	39/3520
    PLBs                        :	18/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: 230.35 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 361
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 361
used logic cells: 39
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Read device time: 8
I1209: Started routing
I1223: Total Nets : 53 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:54:43 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:54:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:54:43 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:54:43 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:54:44 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:54:44 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     320.0 MHz     3.125         derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      640.0 MHz     1.563         derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     640.0 MHz     1.563         derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:54:45 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:54:45 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.91ns		  35 /        21



@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 1.56ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:54:46 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -6.060

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     640.0 MHz     131.2 MHz     1.563         7.622         -6.060      derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  1.563       -6.060  |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival           
Instance                       Reference                        Type           Pin     Net                Time        Slack 
                               Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       -6.060
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       -6.053
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       -6.025
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       -4.408
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       -4.359
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       -4.338
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       -4.338
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       -4.303
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       -4.275
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       -4.254
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required           
Instance                           Reference                        Type           Pin     Net                           Time         Slack 
                                   Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_i_0                      1.563        -6.060
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              1.457        -4.457
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       1.457        -4.394
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              1.457        -4.394
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     1.563        -4.303
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  1.457        -4.275
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      1.457        -2.638
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   1.457        -2.638
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                1.457        -2.638
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              1.457        -2.638
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.060

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                        Net            -        -       1.599     -           6         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.386     2.525       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.896       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.345       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.715       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.115       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.622       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.053

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                        Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I1       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.379     2.518       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.889       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.338       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.108       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.615       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.615 is 1.767(23.2%) logic and 5.848(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.025

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.STATE_COUNT[4] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR      Q        Out     0.540     0.540       -         
STATE_COUNT[4]                      Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I2       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.351     2.490       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.861       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.309       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.680       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.080       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.587       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.457

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.408

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.DBR_SYNC[0] / Q
    Ending point:                            U712_REG_SM.STATE_COUNT[4] / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_REG_SM.DBR_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
DBR_SYNC[0]                         Net           -        -       1.599     -           2         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       O        Out     0.449     2.588       -         
N_118_0                             Net           -        -       1.371     -           2         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       I1       In      -         3.959       -         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       O        Out     0.400     4.359       -         
STATE_COUNTc_2_i                    Net           -        -       1.507     -           1         
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.457

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.394

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net           -        -       1.599     -           6         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       O        Out     0.386     2.525       -         
N_32                                 Net           -        -       1.371     -           3         
U712_REG_SM.DS_EN_RNO                SB_LUT4       I0       In      -         3.896       -         
U712_REG_SM.DS_EN_RNO                SB_LUT4       O        Out     0.449     4.345       -         
DS_EN_0                              Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                    SB_DFFNSR     D        In      -         5.851       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         35 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:54:46 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:56:58 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:56:58 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:56:59 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:56:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:57:00 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:57:00 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:57:00 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:57:00 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:57:01 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:57:01 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 19:57:18 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":78:2:78:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:57:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:57:18 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:57:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 19:57:19 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 19:57:20 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:57:20 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 19:57:20 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 19:57:21 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 19:57:21 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 2.2 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 445
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 445
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    19 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:03:22 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":809:7:809:20|Synthesizing module SB_PLL40_2_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":67:8:67:8|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":69:9:69:9|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:2:65:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:2:65:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:2:65:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":71:21:71:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:03:22 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:03:22 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:03:22 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:03:23 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:03:23 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:03:23 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:03:24 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2_PAD         21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:03:24 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 21

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:03:24 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:03:55 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":809:7:809:20|Synthesizing module SB_PLL40_2_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":67:8:67:8|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":69:9:69:9|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:2:65:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:2:65:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:2:65:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:03:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:03:55 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:03:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:03:56 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:03:56 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:03:57 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:03:57 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2_PAD         21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:03:58 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 21

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:03:58 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:04:27 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":809:7:809:20|Synthesizing module SB_PLL40_2_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":67:8:67:8|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":69:9:69:9|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:2:65:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:2:65:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":65:2:65:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:04:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:04:27 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:04:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:04:28 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:04:29 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:04:29 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:04:29 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2_PAD         21         U712_CYCLE_TERM.TACK_OUTn
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:04:30 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          22 uses
SB_PLL40_2_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 21

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:04:30 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	39
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	39/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
PLL pll Illegally placed at (0,11)
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
W2724: IO constraint specified on pin '20' is infeasible. Ignoring the constraint
I2088: Phase 6, elapsed time : 6.1 (sec)

Final Design Statistics
    Number of LUTs      	:	39
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	39/3520
    PLBs                        :	18/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	22/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: 230.35 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 361
used logic cells: 39
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 361
used logic cells: 39
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Read device time: 7
I1209: Started routing
I1223: Total Nets : 53 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:06:24 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":41:2:41:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":41:2:41:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":41:2:41:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":41:2:41:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":41:2:41:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":41:2:41:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:06:24 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:06:24 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:06:24 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:06:25 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:06:25 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:06:26 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:06:26 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:06:27 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:06:27 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.5 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:19:27 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@W: CG978 :"D:\AmigaPCI\U712\U712_TOP.v":102:0:102:11|An instance name was not specified - using generated name II_0
@E: CS187 :"D:\AmigaPCI\U712\U712_TOP.v":117:2:117:18|Expecting ,
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:19:28 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:19:28 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:20:07 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":125:20:125:20|Input LATCHINPUTVALUE on instance U712_TOP_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":127:8:127:8|Input SDI on instance U712_TOP_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":129:9:129:9|Input SCLK on instance U712_TOP_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":118:16:118:23|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CG360 :"D:\AmigaPCI\U712\U712_TOP.v":11:19:11:24|Removing wire CLKRAM, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_TOP.v":29:5:29:9|Removing wire CLK80, as there is no assignment to it.
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":29:5:29:9|*Input CLK80 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\AmigaPCI\U712\U712_TOP.v":29:5:29:9|*Input CLK80 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"D:\AmigaPCI\U712\U712_TOP.v":11:19:11:24|*Output CLKRAM has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:20:07 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:20:07 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:20:07 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:20:08 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:20:08 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP
@W: MF515 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Found illegal pad connections on pad U712_TOP_pll_inst 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     0    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:20:09 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:20:09 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.
@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7

@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance REG_CYCLE (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance UDS_OUT (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance LDS_OUT (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance STATE_COUNT[0] (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance STATE_COUNT[1] (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance STATE_COUNT[2] (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance STATE_COUNT[3] (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance STATE_COUNT[4] (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance STATE_COUNT[5] (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance STATE_COUNT[6] (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance DBR_SYNC[1] (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Boundary register DBR_SYNC[1] (in view: work.U712_REG_SM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance DBR_SYNC[0] (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Boundary register DBR_SYNC[0] (in view: work.U712_REG_SM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance DS_EN (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance CLK7_SYNC[1] (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Boundary register CLK7_SYNC[1] (in view: work.U712_REG_SM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance CLK7_SYNC[0] (in view: work.U712_REG_SM(verilog)) because it does not drive other instances.
@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Boundary register CLK7_SYNC[0] (in view: work.U712_REG_SM(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
@W: MO129 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|Sequential instance U712_CYCLE_TERM.TACK_STATE[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|Sequential instance U712_CYCLE_TERM.TACK_STATE[1] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance U712_REG_SM.REG_TACK (in view: work.U712_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Removing sequential instance U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) because it does not drive other instances.
@A: BN291 :"d:\amigapci\u712\u712_reg_sm.v":54:0:54:5|Boundary register U712_REG_SM.REGENn_1 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|Removing sequential instance U712_CYCLE_TERM.TACK_OUTn (in view: work.U712_TOP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|Removing sequential instance U712_CYCLE_TERM.TACK_EN (in view: work.U712_TOP(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_cycle_term.v":15:15:15:41|Tristate driver TACKn_1 (in view: work.U712_TOP(verilog)) on net TACKn (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
@E: FX731 :"d:\amigapci\u712\u712_top.v":117:2:117:18|PLL input clock connected to PACKAGEPIN; cannot fanout to other logic.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:20:09 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:21:09 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":125:20:125:20|Input LATCHINPUTVALUE on instance U712_TOP_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":127:8:127:8|Input SDI on instance U712_TOP_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":129:9:129:9|Input SCLK on instance U712_TOP_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":118:16:118:23|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CG360 :"D:\AmigaPCI\U712\U712_TOP.v":11:19:11:24|Removing wire CLKRAM, as there is no assignment to it.
@W: CL157 :"D:\AmigaPCI\U712\U712_TOP.v":11:19:11:24|*Output CLKRAM has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:21:09 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:21:10 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:21:10 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:21:11 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:21:11 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP
@W: MF515 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Found illegal pad connections on pad U712_TOP_pll_inst 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK40_derived_clock      40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     23   
====================================================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:21:11 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:21:11 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.
@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7

@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    20.53ns		  35 /        21
@E: FX731 :"d:\amigapci\u712\u712_top.v":117:2:117:18|PLL input clock connected to PACKAGEPIN; cannot fanout to other logic.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:21:12 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:21:45 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":125:20:125:20|Input LATCHINPUTVALUE on instance U712_TOP_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":127:8:127:8|Input SDI on instance U712_TOP_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":129:9:129:9|Input SCLK on instance U712_TOP_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":118:16:118:23|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:21:45 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:21:45 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:21:46 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:21:47 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:21:47 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP
@W: MF515 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Found illegal pad connections on pad U712_TOP_pll_inst 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLKRAM_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     23   
====================================================================================================================

Finished Pre Mapping Phase.
@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:21:47 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:21:47 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7

@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance U712_TOP_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Instance U712_TOP_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    20.53ns		  36 /        21
@E: FX731 :"d:\amigapci\u712\u712_top.v":117:2:117:18|PLL input clock connected to PACKAGEPIN; cannot fanout to other logic.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:21:48 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:22:47 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":125:20:125:20|Input LATCHINPUTVALUE on instance U712_TOP_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":127:8:127:8|Input SDI on instance U712_TOP_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":129:9:129:9|Input SCLK on instance U712_TOP_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U712\U712_TOP.v":118:16:118:23|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:22:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:22:47 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:22:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:22:49 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:22:49 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP
@W: MF515 :"d:\amigapci\u712\u712_top.v":117:2:117:18|Found illegal pad connections on pad U712_TOP_pll_inst 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLKRAM_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     23   
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:22:49 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:22:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    20.53ns		  36 /        21
@E: FX731 :"d:\amigapci\u712\u712_top.v":117:2:117:18|PLL input clock connected to PACKAGEPIN; cannot fanout to other logic.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:22:49 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:24:27 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_TOP.v":11:11:11:16|Removing wire CLK40C, as there is no assignment to it.
@W: CG360 :"D:\AmigaPCI\U712\U712_TOP.v":11:19:11:24|Removing wire CLKRAM, as there is no assignment to it.
@W: CL157 :"D:\AmigaPCI\U712\U712_TOP.v":11:11:11:16|*Output CLK40C has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"D:\AmigaPCI\U712\U712_TOP.v":11:19:11:24|*Output CLKRAM has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:24:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:24:27 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:24:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:24:28 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:24:28 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:11:11:16|Tristate driver CLK40C (in view: work.U712_TOP(verilog)) on net CLK40C (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK7         7.2 MHz       139.665       declared     default_clkgroup     2    
CLK40_IN     40.0 MHz      25.000        declared     default_clkgroup     23   
================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_top.v":11:11:11:16|Tristate driver CLK40C (in view: work.U712_TOP(verilog)) on net CLK40C (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:24:28 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:24:29 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: MO111 :"d:\amigapci\u712\u712_top.v":11:11:11:16|Tristate driver CLK40C (in view: work.U712_TOP(verilog)) on net CLK40C (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    20.53ns		  35 /        21
@N: FX1016 :"d:\amigapci\u712\u712_top.v":6:10:6:17|SB_GB_IO inserted on the port CLK40_IN.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance          
-----------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_IN_ibuf_gb_io     SB_GB_IO               21         U712_CYCLE_TERM.TACK_OUTn
=====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:24:29 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 17.329

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK7               7.2 MHz       NA            139.665       NA            NA         declared     default_clkgroup
CLK40_IN           40.0 MHz      130.4 MHz     25.000        7.671         17.329     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks              |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
CLK40_IN  CLK40_IN  |  No paths    -      |  25.000      17.329  |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40_IN
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                Arrival           
Instance                       Reference     Type           Pin     Net                Time        Slack 
                               Clock                                                                     
---------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       CLK40_IN      SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       17.329
U712_REG_SM.CLK7_SYNC[1]       CLK40_IN      SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       17.378
U712_REG_SM.STATE_COUNT[1]     CLK40_IN      SB_DFFNSR      Q       STATE_COUNT[1]     0.540       17.378
U712_REG_SM.STATE_COUNT[2]     CLK40_IN      SB_DFFNSR      Q       STATE_COUNT[2]     0.540       17.406
U712_REG_SM.DBR_SYNC[0]        CLK40_IN      SB_DFFNSS      Q       DBR_SYNC[0]        0.540       19.029
U712_REG_SM.DBR_SYNC[1]        CLK40_IN      SB_DFFNSS      Q       DBR_SYNC[1]        0.540       19.078
U712_REG_SM.DS_EN              CLK40_IN      SB_DFFNSR      Q       DS_EN              0.540       19.099
U712_REG_SM.REG_TACK_nesr      CLK40_IN      SB_DFFNESR     Q       REG_TACK           0.540       19.134
U712_REG_SM.STATE_COUNT[3]     CLK40_IN      SB_DFFNSR      Q       STATE_COUNT[3]     0.540       19.163
U712_REG_SM.STATE_COUNT[4]     CLK40_IN      SB_DFFNSR      Q       STATE_COUNT[4]     0.540       19.183
=========================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                           Required           
Instance                           Reference     Type           Pin     Net                           Time         Slack 
                                   Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          CLK40_IN      SB_DFFNESR     E       N_21_0_0                      25.000       17.329
U712_REG_SM.STATE_COUNT[2]         CLK40_IN      SB_DFFNSR      D       STATE_COUNTc_0_i              24.895       18.980
U712_REG_SM.STATE_COUNT[4]         CLK40_IN      SB_DFFNSR      D       STATE_COUNTc_2_i              24.895       18.980
U712_REG_SM.DS_EN                  CLK40_IN      SB_DFFNSR      D       DS_EN_0                       24.895       19.043
U712_REG_SM.STATE_COUNT[3]         CLK40_IN      SB_DFFNSR      D       STATE_COUNTc_1_i              24.895       19.043
U712_CYCLE_TERM.TACK_EN_i_ness     CLK40_IN      SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     25.000       19.134
U712_REG_SM.STATE_COUNT[0]         CLK40_IN      SB_DFFNSS      D       STATE_COUNTs                  24.895       19.163
U712_REG_SM.REGENn_1               CLK40_IN      SB_DFFNSS      D       REGENn_1                      24.895       20.800
U712_REG_SM.REG_CYCLE              CLK40_IN      SB_DFFNSR      D       REG_CYCLE_0                   24.895       20.800
U712_REG_SM.STATE_COUNT[1]         CLK40_IN      SB_DFFNSR      D       STATE_COUNTc_i                24.895       20.800
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     17.329

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            CLK40_IN [falling] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:24:30 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:25:06 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_TOP.v":11:19:11:24|Removing wire CLKRAM, as there is no assignment to it.
@W: CL157 :"D:\AmigaPCI\U712\U712_TOP.v":11:19:11:24|*Output CLKRAM has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:25:06 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:25:06 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:25:06 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:25:08 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:25:08 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK7         7.2 MHz       139.665       declared     default_clkgroup     2    
CLK40_IN     40.0 MHz      25.000        declared     default_clkgroup     23   
================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:25:08 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:25:08 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    20.53ns		  36 /        21
@N: FX1016 :"d:\amigapci\u712\u712_top.v":6:10:6:17|SB_GB_IO inserted on the port CLK40_IN.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance          
-----------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_IN_ibuf_gb_io     SB_GB_IO               21         U712_CYCLE_TERM.TACK_OUTn
=====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:25:09 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 17.329

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK7               7.2 MHz       NA            139.665       NA            NA         declared     default_clkgroup
CLK40_IN           40.0 MHz      130.4 MHz     25.000        7.671         17.329     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks              |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
CLK40_IN  CLK40_IN  |  No paths    -      |  25.000      17.329  |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40_IN
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                Arrival           
Instance                       Reference     Type           Pin     Net                Time        Slack 
                               Clock                                                                     
---------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       CLK40_IN      SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       17.329
U712_REG_SM.CLK7_SYNC[1]       CLK40_IN      SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       17.378
U712_REG_SM.STATE_COUNT[1]     CLK40_IN      SB_DFFNSR      Q       STATE_COUNT[1]     0.540       17.378
U712_REG_SM.STATE_COUNT[2]     CLK40_IN      SB_DFFNSR      Q       STATE_COUNT[2]     0.540       17.406
U712_REG_SM.DBR_SYNC[0]        CLK40_IN      SB_DFFNSS      Q       DBR_SYNC[0]        0.540       19.029
U712_REG_SM.DBR_SYNC[1]        CLK40_IN      SB_DFFNSS      Q       DBR_SYNC[1]        0.540       19.078
U712_REG_SM.DS_EN              CLK40_IN      SB_DFFNSR      Q       DS_EN              0.540       19.099
U712_REG_SM.REG_TACK_nesr      CLK40_IN      SB_DFFNESR     Q       REG_TACK           0.540       19.134
U712_REG_SM.STATE_COUNT[3]     CLK40_IN      SB_DFFNSR      Q       STATE_COUNT[3]     0.540       19.163
U712_REG_SM.STATE_COUNT[4]     CLK40_IN      SB_DFFNSR      Q       STATE_COUNT[4]     0.540       19.183
=========================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                           Required           
Instance                           Reference     Type           Pin     Net                           Time         Slack 
                                   Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          CLK40_IN      SB_DFFNESR     E       N_21_0_0                      25.000       17.329
U712_REG_SM.STATE_COUNT[2]         CLK40_IN      SB_DFFNSR      D       STATE_COUNTc_0_i              24.895       18.980
U712_REG_SM.STATE_COUNT[4]         CLK40_IN      SB_DFFNSR      D       STATE_COUNTc_2_i              24.895       18.980
U712_REG_SM.DS_EN                  CLK40_IN      SB_DFFNSR      D       DS_EN_0                       24.895       19.043
U712_REG_SM.STATE_COUNT[3]         CLK40_IN      SB_DFFNSR      D       STATE_COUNTc_1_i              24.895       19.043
U712_CYCLE_TERM.TACK_EN_i_ness     CLK40_IN      SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     25.000       19.134
U712_REG_SM.STATE_COUNT[0]         CLK40_IN      SB_DFFNSS      D       STATE_COUNTs                  24.895       19.163
U712_REG_SM.REGENn_1               CLK40_IN      SB_DFFNSS      D       REGENn_1                      24.895       20.800
U712_REG_SM.REG_CYCLE              CLK40_IN      SB_DFFNSR      D       REG_CYCLE_0                   24.895       20.800
U712_REG_SM.STATE_COUNT[1]         CLK40_IN      SB_DFFNSR      D       STATE_COUNTc_i                24.895       20.800
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     17.329

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            CLK40_IN [falling] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:25:09 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:25:48 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG360 :"D:\AmigaPCI\U712\U712_TOP.v":11:19:11:24|Removing wire CLKRAM, as there is no assignment to it.
@W: CL157 :"D:\AmigaPCI\U712\U712_TOP.v":11:19:11:24|*Output CLKRAM has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:25:48 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:25:48 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:25:48 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:25:49 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:25:49 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                Clock
Clock        Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------
CLK7         7.2 MHz       139.665       declared     default_clkgroup     2    
CLK40_IN     40.0 MHz      25.000        declared     default_clkgroup     23   
================================================================================

Finished Pre Mapping Phase.
@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:25:49 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:25:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\amigapci\u712\u712_top.v":11:19:11:24|Tristate driver CLKRAM (in view: work.U712_TOP(verilog)) on net CLKRAM (in view: work.U712_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    20.53ns		  36 /        21
@N: FX1016 :"d:\amigapci\u712\u712_top.v":6:10:6:17|SB_GB_IO inserted on the port CLK40_IN.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance          
-----------------------------------------------------------------------------------------------------
@K:CKID0001       CLK40_IN_ibuf_gb_io     SB_GB_IO               21         U712_CYCLE_TERM.TACK_OUTn
=====================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:25:50 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 17.329

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK7               7.2 MHz       NA            139.665       NA            NA         declared     default_clkgroup
CLK40_IN           40.0 MHz      130.4 MHz     25.000        7.671         17.329     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks              |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
CLK40_IN  CLK40_IN  |  No paths    -      |  25.000      17.329  |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK40_IN
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                Arrival           
Instance                       Reference     Type           Pin     Net                Time        Slack 
                               Clock                                                                     
---------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       CLK40_IN      SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       17.329
U712_REG_SM.CLK7_SYNC[1]       CLK40_IN      SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       17.378
U712_REG_SM.STATE_COUNT[1]     CLK40_IN      SB_DFFNSR      Q       STATE_COUNT[1]     0.540       17.378
U712_REG_SM.STATE_COUNT[2]     CLK40_IN      SB_DFFNSR      Q       STATE_COUNT[2]     0.540       17.406
U712_REG_SM.DBR_SYNC[0]        CLK40_IN      SB_DFFNSS      Q       DBR_SYNC[0]        0.540       19.029
U712_REG_SM.DBR_SYNC[1]        CLK40_IN      SB_DFFNSS      Q       DBR_SYNC[1]        0.540       19.078
U712_REG_SM.DS_EN              CLK40_IN      SB_DFFNSR      Q       DS_EN              0.540       19.099
U712_REG_SM.REG_TACK_nesr      CLK40_IN      SB_DFFNESR     Q       REG_TACK           0.540       19.134
U712_REG_SM.STATE_COUNT[3]     CLK40_IN      SB_DFFNSR      Q       STATE_COUNT[3]     0.540       19.163
U712_REG_SM.STATE_COUNT[4]     CLK40_IN      SB_DFFNSR      Q       STATE_COUNT[4]     0.540       19.183
=========================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                           Required           
Instance                           Reference     Type           Pin     Net                           Time         Slack 
                                   Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          CLK40_IN      SB_DFFNESR     E       N_21_0_0                      25.000       17.329
U712_REG_SM.STATE_COUNT[2]         CLK40_IN      SB_DFFNSR      D       STATE_COUNTc_0_i              24.895       18.980
U712_REG_SM.STATE_COUNT[4]         CLK40_IN      SB_DFFNSR      D       STATE_COUNTc_2_i              24.895       18.980
U712_REG_SM.DS_EN                  CLK40_IN      SB_DFFNSR      D       DS_EN_0                       24.895       19.043
U712_REG_SM.STATE_COUNT[3]         CLK40_IN      SB_DFFNSR      D       STATE_COUNTc_1_i              24.895       19.043
U712_CYCLE_TERM.TACK_EN_i_ness     CLK40_IN      SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     25.000       19.134
U712_REG_SM.STATE_COUNT[0]         CLK40_IN      SB_DFFNSS      D       STATE_COUNTs                  24.895       19.163
U712_REG_SM.REGENn_1               CLK40_IN      SB_DFFNSS      D       REGENn_1                      24.895       20.800
U712_REG_SM.REG_CYCLE              CLK40_IN      SB_DFFNSR      D       REG_CYCLE_0                   24.895       20.800
U712_REG_SM.STATE_COUNT[1]         CLK40_IN      SB_DFFNSR      D       STATE_COUNTc_i                24.895       20.800
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.000

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     17.329

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            CLK40_IN [falling] on pin C
    The end   point is clocked by            CLK40_IN [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_GB_IO       1 use
SB_IO          22 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:25:50 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...
Warning: The terminal CLKRAM_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_g_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.3 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	40/3520
    PLBs                        :	18/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40_IN | Frequency: 230.40 MHz | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 305
used logic cells: 40
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 305
used logic cells: 40
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 52 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:36:48 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:36:48 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:36:48 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:36:48 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:36:49 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:36:49 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:36:50 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:36:50 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:36:51 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:36:51 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:37:06 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:37:06 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:37:06 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:37:06 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:37:07 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:37:07 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:37:08 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:37:08 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:37:09 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:37:09 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.7 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:38:30 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":42:2:42:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:38:30 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:38:30 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:38:30 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:38:31 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:38:31 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:38:32 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:38:32 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:38:33 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:38:33 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.5 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:43:10 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@E: CS168 :"D:\AmigaPCI\U712\U712_TOP.v":46:20:46:20|Port FDA_FEEDBACK does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:43:10 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:43:10 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:43:48 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:43:48 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:43:48 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:43:48 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:43:49 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:43:49 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     320.0 MHz     3.125         derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      640.0 MHz     1.563         derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     640.0 MHz     1.563         derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:43:50 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:43:50 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.91ns		  35 /        21



@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

======================================================================================================== Gated/Generated Clocks ========================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_STATE[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 1.56ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:43:50 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -6.060

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     640.0 MHz     131.2 MHz     1.563         7.622         -6.060      derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  1.563       -6.060  |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival           
Instance                       Reference                        Type           Pin     Net                Time        Slack 
                               Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       -6.060
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       -6.053
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       -6.025
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       -4.408
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       -4.359
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       -4.338
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       -4.338
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       -4.303
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       -4.275
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       -4.254
============================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required           
Instance                           Reference                        Type           Pin     Net                           Time         Slack 
                                   Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_i_0                      1.563        -6.060
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              1.457        -4.457
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       1.457        -4.394
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              1.457        -4.394
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     1.563        -4.303
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  1.457        -4.275
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      1.457        -2.638
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   1.457        -2.638
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                1.457        -2.638
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              1.457        -2.638
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.060

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                        Net            -        -       1.599     -           6         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.386     2.525       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.896       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.345       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.715       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.115       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.622       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.053

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[1] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[1]            SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[1]                        Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I1       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.379     2.518       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.889       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.338       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.108       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.615       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.615 is 1.767(23.2%) logic and 5.848(76.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.563
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.563

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.025

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.STATE_COUNT[4] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR      Q        Out     0.540     0.540       -         
STATE_COUNT[4]                      Net            -        -       1.599     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        I2       In      -         2.139       -         
U712_REG_SM.REG_TACK_nesr_RNO_2     SB_LUT4        O        Out     0.351     2.490       -         
N_49                                Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        I0       In      -         3.861       -         
U712_REG_SM.REG_TACK_nesr_RNO_1     SB_LUT4        O        Out     0.449     4.309       -         
N_21_i                              Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        I1       In      -         5.680       -         
U712_REG_SM.REG_TACK_nesr_RNO_0     SB_LUT4        O        Out     0.400     6.080       -         
N_21_i_0                            Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr           SB_DFFNESR     E        In      -         7.587       -         
====================================================================================================
Total path delay (propagation time + setup) of 7.587 is 1.739(22.9%) logic and 5.848(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.457

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.408

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.DBR_SYNC[0] / Q
    Ending point:                            U712_REG_SM.STATE_COUNT[4] / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_REG_SM.DBR_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
DBR_SYNC[0]                         Net           -        -       1.599     -           2         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.DBR_SYNC_RNIB4MP[1]     SB_LUT4       O        Out     0.449     2.588       -         
N_118_0                             Net           -        -       1.371     -           2         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       I1       In      -         3.959       -         
U712_REG_SM.STATE_COUNT_RNO[4]      SB_LUT4       O        Out     0.400     4.359       -         
STATE_COUNTc_2_i                    Net           -        -       1.507     -           1         
U712_REG_SM.STATE_COUNT[4]          SB_DFFNSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.563
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.457

    - Propagation time:                      5.851
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.394

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.DS_EN / D
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS     Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net           -        -       1.599     -           6         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4       O        Out     0.386     2.525       -         
N_32                                 Net           -        -       1.371     -           3         
U712_REG_SM.DS_EN_RNO                SB_LUT4       I0       In      -         3.896       -         
U712_REG_SM.DS_EN_RNO                SB_LUT4       O        Out     0.449     4.345       -         
DS_EN_0                              Net           -        -       1.507     -           1         
U712_REG_SM.DS_EN                    SB_DFFNSR     D        In      -         5.851       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.957 is 1.480(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       10 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         35 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 35 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 35 = 35 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:43:51 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:44:18 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:44:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:44:18 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:44:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:44:19 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:44:19 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:44:19 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:44:20 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:44:20 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:44:20 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:44:45 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:44:45 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:44:45 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:44:45 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:44:46 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:44:46 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:44:46 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:44:47 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:44:47 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:44:47 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.5 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    11 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v" --vhdl "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd" --lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.v
Writing D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/sbt/outputs/simulation_netlist\U712_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\netlister\U712_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --report-file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\timer\U712_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK7_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLKRAM_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_IN_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "CLK40C_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U712_icecube_syn.prj" -log "U712_icecube_Implmnt/U712_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U712_icecube_Implmnt/U712_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Sun Nov 24 20:46:16 2024

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_TOP.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":1:7:1:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":1:7:1:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":44:2:44:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":22:0:22:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":54:0:54:5|Trying to extract state machine for register STATE_COUNT.
Extracted state machine for register STATE_COUNT
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL246 :"D:\AmigaPCI\U712\U712_REG_SM.v":4:17:4:17|Input port bits 20 to 1 of A[20:0] are unused. Assign logic for all port bits or change the input port size.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:46:16 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:46:16 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:46:16 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":4:7:4:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Nov 24 20:46:17 2024

###########################################################]
Pre-mapping Report

# Sun Nov 24 20:46:17 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                       Clock                Clock
Clock                             Frequency     Period        Type                        Group                Load 
--------------------------------------------------------------------------------------------------------------------
CLK7                              7.2 MHz       139.665       declared                    default_clkgroup     2    
CLK40_IN                          40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40C_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     0    
U712_TOP|CLK80_derived_clock      80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     23   
U712_TOP|CLKRAM_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     0    
====================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:46:18 2024

###########################################################]
Map & Optimize Report

# Sun Nov 24 20:46:18 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNT[6:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u712\u712_cycle_term.v":22:0:22:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U712_CYCLE_TERM(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		  35 /        21
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MT611 :|Automatically generated clock U712_TOP|CLKRAM_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock U712_TOP|CLK40C_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
0 instances converted, 21 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       21         U712_CYCLE_TERM.TACK_OUTn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U712_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Nov 24 20:46:19 2024
#


Top view:               U712_TOP
Requested Frequency:    7.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.829

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK7                             7.2 MHz       NA            139.665       NA            NA          declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK80_derived_clock     80.0 MHz      130.4 MHz     12.500        7.671         4.829       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------
U712_TOP|CLK80_derived_clock  U712_TOP|CLK80_derived_clock  |  No paths    -      |  12.500      4.829  |  No paths    -      |  No paths    -    
==================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: U712_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                   Arrival          
Instance                       Reference                        Type           Pin     Net                Time        Slack
                               Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[0]       0.540       4.829
U712_REG_SM.CLK7_SYNC[1]       U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       CLK7_SYNC[1]       0.540       4.878
U712_REG_SM.STATE_COUNT[1]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[1]     0.540       4.878
U712_REG_SM.STATE_COUNT[2]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[2]     0.540       4.906
U712_REG_SM.DBR_SYNC[0]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[0]        0.540       6.529
U712_REG_SM.DBR_SYNC[1]        U712_TOP|CLK80_derived_clock     SB_DFFNSS      Q       DBR_SYNC[1]        0.540       6.578
U712_REG_SM.DS_EN              U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DS_EN              0.540       6.599
U712_REG_SM.REG_TACK_nesr      U712_TOP|CLK80_derived_clock     SB_DFFNESR     Q       REG_TACK           0.540       6.635
U712_REG_SM.STATE_COUNT[3]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[3]     0.540       6.662
U712_REG_SM.STATE_COUNT[4]     U712_TOP|CLK80_derived_clock     SB_DFFNSR      Q       STATE_COUNT[4]     0.540       6.684
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                              Required          
Instance                           Reference                        Type           Pin     Net                           Time         Slack
                                   Clock                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK_nesr          U712_TOP|CLK80_derived_clock     SB_DFFNESR     E       N_21_0_0                      12.500       4.829
U712_REG_SM.STATE_COUNT[2]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_0_i              12.395       6.480
U712_REG_SM.STATE_COUNT[4]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_2_i              12.395       6.480
U712_REG_SM.DS_EN                  U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       DS_EN_0                       12.395       6.543
U712_REG_SM.STATE_COUNT[3]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_1_i              12.395       6.543
U712_CYCLE_TERM.TACK_EN_i_ness     U712_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.635
U712_REG_SM.STATE_COUNT[0]         U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       STATE_COUNTs                  12.395       6.662
U712_REG_SM.REGENn_1               U712_TOP|CLK80_derived_clock     SB_DFFNSS      D       REGENn_1                      12.395       8.300
U712_REG_SM.REG_CYCLE              U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       REG_CYCLE_0                   12.395       8.300
U712_REG_SM.STATE_COUNT[1]         U712_TOP|CLK80_derived_clock     SB_DFFNSR      D       STATE_COUNTc_i                12.395       8.300
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.671
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.829

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.CLK7_SYNC[0] / Q
    Ending point:                            U712_REG_SM.REG_TACK_nesr / E
    The start point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                 Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.CLK7_SYNC[0]             SB_DFFNSS      Q        Out     0.540     0.540       -         
CLK7_SYNC[0]                         Net            -        -       1.599     -           4         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        I0       In      -         2.139       -         
U712_REG_SM.CLK7_SYNC_RNITDMV[1]     SB_LUT4        O        Out     0.449     2.588       -         
N_32                                 Net            -        -       1.371     -           5         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        I0       In      -         3.959       -         
U712_REG_SM.REG_TACK_nesr_RNO_1      SB_LUT4        O        Out     0.449     4.408       -         
N_21                                 Net            -        -       1.371     -           1         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        I0       In      -         5.779       -         
U712_REG_SM.REG_TACK_nesr_RNO_0      SB_LUT4        O        Out     0.386     6.164       -         
N_21_0_0                             Net            -        -       1.507     -           1         
U712_REG_SM.REG_TACK_nesr            SB_DFFNESR     E        In      -         7.671       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             3 uses
SB_DFFN         2 uses
SB_DFFNESR      3 uses
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           2 uses
SB_PLL40_2F_CORE  1 use
VCC             3 uses
SB_LUT4         34 uses

I/O ports: 44
I/O primitives: 23
SB_IO          23 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (0%)
Total load per clock:
   CLK40_IN: 1
   CLK7: 1
   U712_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Nov 24 20:46:19 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U712_icecube_Implmnt its sbt path: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf " "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U712/U712.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U712/U712.pcf ...
Warning: pin DRA[0] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[1] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[2] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[3] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[4] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[5] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[6] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[7] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[8] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin DRA[9] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[0] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[1] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[2] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[3] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[4] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[5] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[6] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[7] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[8] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[9] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin CMA[10] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLLBE doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK1 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin BANK0 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCAS doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nWE doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUMBE doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCLMBE doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCUUBE doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAMSPACE doesn't exist in the design netlist.ignoring the set_io command on line 71 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS1 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nRAS0 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASL doesn't exist in the design netlist.ignoring the set_io command on line 77 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nCASU doesn't exist in the design netlist.ignoring the set_io command on line 78 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin nAWE doesn't exist in the design netlist.ignoring the set_io command on line 82 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT1 doesn't exist in the design netlist.ignoring the set_io command on line 90 of file D:/AmigaPCI/U712/U712.pcf 
Warning: pin TT0 doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U712/U712.pcf 
parse file D:/AmigaPCI/U712/U712.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
sdc_reader OK D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt/U712_icecube.scf
Stored edif netlist at D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP...

write Timing Constraint to D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U712_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP --outdir D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP
SDC file             - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[17], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[20], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[18], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[13], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[12], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for DBDIR, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[16], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[19], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	41/3520
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLKRAM_c_THRU_LUT4_0_LC_38", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK40C_c_THRU_LUT4_0_LC_39", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.2 (sec)

Final Design Statistics
    Number of LUTs      	:	41
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	23
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	41/3520
    PLBs                        :	19/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	23/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 6
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK7 | Frequency: N/A | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 232.57 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" --package TQ144 --outdir "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 375
used logic cells: 41
Translating sdc file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\placer\U712_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    11 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc" --outdir "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\netlist\oadb-U712_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\packer\U712_TOP_pk.sdc --outdir D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U712/U712_icecube/U712_icecube_Implmnt\sbt\outputs\simulation_netlist\U712_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U712_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U712_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.
2:47:19 PM
