<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005835A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005835</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17851129</doc-number><date>20220628</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0087851</doc-number><date>20210705</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>498</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>065</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>31</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>29</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>49894</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>0652</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>0657</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>3171</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>3192</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>291</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>293</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>73</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>16</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>32</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>1436</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>1431</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>37001</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>3511</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>35121</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06513</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06524</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06527</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06541</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06589</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>49816</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>49822</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>49833</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>182</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>186</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>73204</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>73253</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>16148</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>16227</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>16238</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>32059</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>32145</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>32225</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR PACKAGE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>SONG</last-name><first-name>Hyeonjun</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Taehyeong</first-name><address><city>Suwon-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Sangyoung</first-name><address><city>Cheonan-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>Samsung Electronics Co., Ltd.</orgname><role>03</role><address><city>Suwon-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor package includes a base chip including a passivation layer on an upper surface thereof, a semiconductor chip on the base chip, a bump on a lower surface of the semiconductor chip, an underfill layer covering the bump and covering the lower surface of the semiconductor chip, an encapsulant covering the semiconductor chip on the base chip, and an organic material layer on the passivation layer, wherein the base chip includes silicon (Si), the passivation layer has a first region in contact with the underfill layer and a second region, surrounding the first region, and the organic material layer is on the second region.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="67.56mm" wi="149.52mm" file="US20230005835A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="203.71mm" wi="151.55mm" file="US20230005835A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="191.09mm" wi="151.30mm" file="US20230005835A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="217.09mm" wi="152.40mm" file="US20230005835A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="99.91mm" wi="147.15mm" file="US20230005835A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="168.32mm" wi="149.86mm" file="US20230005835A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="177.46mm" wi="151.89mm" file="US20230005835A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION(S)</heading><p id="p-0002" num="0001">This application claims benefit of priority to Korean Patent Application No. 10-2021-0087851 filed on Jul. 5, 2021 in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">The present inventive concepts relate to a semiconductor packages.</p><p id="p-0004" num="0003">According to weight reductions and the implementation of high performance in electronic devices, miniaturization and high performance are desired in the semiconductor package field as well. In order to realize miniaturization, weight reduction, high performance, high capacity, and high reliability of semiconductor packages, research and development of a semiconductor package having a structure in which semiconductor chips are stacked in multiple stages have been continuously conducted.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0005" num="0004">An aspect of the present inventive concepts is to provide semiconductor packages having improved reliability and production yield.</p><p id="p-0006" num="0005">According to an aspect of the present inventive concepts, a semiconductor package includes: a base chip including a passivation layer on an upper surface thereof; a semiconductor chip on the base chip; a bump on a lower surface of the semiconductor chip; an underfill layer covering the bump and covering the lower surface of the semiconductor chip; an encapsulant covering the semiconductor chip on the base chip; and an organic material layer on the passivation layer, wherein the base chip includes silicon (Si), the passivation layer has a first region in contact with the underfill layer and a second region, surrounding the first region, and the organic material layer is on the second region.</p><p id="p-0007" num="0006">According to an aspect of the present inventive concepts, a semiconductor package includes: a first semiconductor chip having a first region and a second region, surrounding the first region; a semiconductor structure including a second semiconductor chip on the first region of the first semiconductor chip; an underfill layer covering a region in which the first semiconductor chip and the semiconductor structure overlap each other in the first region and covering at least portion of a lower end of a side surface of the semiconductor structure; a first organic material layer surrounding a side surface of the underfill layer on the second region; and an encapsulant covering the semiconductor structure on the first semiconductor chip, wherein the first semiconductor chip has an area larger than that of the second semiconductor chip in plan view.</p><p id="p-0008" num="0007">According to an aspect of the present inventive concepts, a semiconductor package includes: a package substrate; an interposer substrate on the package substrate and including a silicon (Si) layer; a first semiconductor structure on the interposer substrate; a second semiconductor structure adjacent to the first semiconductor structure on the interposer substrate; and an encapsulant covering the first semiconductor structure and the second semiconductor structure on the interposer substrate, wherein an upper surface of the interposer substrate has a first region in which the first semiconductor structure and the second semiconductor structure are mounted and a remaining second region, and the interposer substrate may further include an organic material layer on the second region and including a photosensitive polyimide (PSPI).</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF DRAWINGS</heading><p id="p-0009" num="0008">The above and other aspects, features, and advantages of the present inventive concepts will be more clearly understood from the following detailed description, taken in conjunction with the accompanying drawings, in which:</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>1</b>A</figref> is a plan view illustrating a semiconductor package according to some example embodiments of the present inventive concepts, and <figref idref="DRAWINGS">FIG. <b>1</b>B</figref> is a cross-sectional view taken along line I-I&#x2032; of <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>;</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a cross-sectional view illustrating a semiconductor package according to some example embodiments of the present inventive concepts;</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a cross-sectional view illustrating a semiconductor package according to some example embodiments of the present inventive concepts;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a cross-sectional view illustrating a semiconductor package according to some example embodiments of the present inventive concepts;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a cross-sectional view illustrating a semiconductor package according to some example embodiments of the present inventive concepts;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a cross-sectional view illustrating a semiconductor package according to some example embodiments of the present inventive concepts; and</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIGS. <b>7</b>A to <b>7</b>D</figref> are cross-sectional views illustrating a sequential process of manufacturing a semiconductor package according to some example embodiments of the present inventive concepts.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0017" num="0016">Hereinafter, example embodiments of the present inventive concepts will be described with reference to the accompanying drawings.</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>1</b>A</figref> is a schematic plan view illustrating a semiconductor package <b>1000</b>A according to some example embodiments of the present inventive concepts, and <figref idref="DRAWINGS">FIG. <b>1</b>B</figref> is a cross-sectional view taken along line I-I&#x2032; in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>.</p><p id="p-0019" num="0018">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>, the semiconductor package <b>1000</b>A according to some example embodiments may include a base chip <b>100</b>, a semiconductor chip <b>200</b>, an underfill layer <b>300</b>, an encapsulant <b>400</b>, and an organic material layer <b>450</b> disposed on the base chip <b>100</b>. <figref idref="DRAWINGS">FIG. <b>1</b>A</figref> is a plan view illustrating the semiconductor package <b>1000</b>A according to some example embodiments except for some components, for example, the encapsulant <b>400</b>.</p><p id="p-0020" num="0019">The base chip <b>100</b> may include a semiconductor material such as a silicon (Si) wafer. In some example embodiments, the base chip <b>100</b> may include a first substrate <b>101</b>, a passivation layer <b>103</b>, an upper pad <b>105</b>, a lower pad <b>104</b>, and a through-silicon via (TSV) <b>130</b>. In the semiconductor package <b>1000</b>A, the base chip <b>100</b> may further include a first device layer <b>110</b> and an external connection terminal <b>120</b>.</p><p id="p-0021" num="0020">The base chip <b>100</b> may be, for example, a buffer chip including a plurality of logic devices and/or memory devices disposed in the first device layer <b>110</b>. Accordingly, the base chip <b>100</b> may transmit a signal from the semiconductor chip <b>200</b> stacked thereon externally through the external connection terminal <b>120</b> and also transmit a signal and power from the outside to the semiconductor chip <b>200</b>. The base chip <b>100</b> may perform both a logic function and a memory function through logic elements and the memory elements, or according to some example embodiments, the base chip <b>100</b> may include only logic elements and perform the logic function. In some example embodiments, the base chip <b>100</b> may be an interposer allowing a plurality of semiconductor structures to be mounted thereon.</p><p id="p-0022" num="0021">The first substrate <b>101</b> may include, for example, a semiconductor element such as silicon (Si), germanium (Ge), a combination thereof, or the like or may include a compound semiconductor such as silicon carbide (SiC), gallium arsenide (GaAs), indium arsenide (InAs), indium phosphide (InP), a combination thereof, or the like. In some example embodiments, the first substrate <b>101</b> may have a silicon on insulator (SOI) structure. The first substrate <b>101</b> may include a conductive region, for example, a well doped with an impurity or a structure doped with an impurity. The first substrate <b>101</b> may include various device isolation structures such as a shallow trench isolation (STI) structure.</p><p id="p-0023" num="0022">The passivation layer <b>103</b> may be formed on an upper surface of the first substrate <b>101</b> and protect the first substrate <b>101</b>. The passivation layer <b>103</b> may be formed of an insulating layer such as a silicon oxide film, a silicon nitride film, and/or a silicon oxynitride film, but a material of the passivation layer <b>103</b> is not limited thereto. In some example embodiments, a separate passivation layer may be further formed on a lower surface of the first device layer <b>110</b>.</p><p id="p-0024" num="0023">The upper pad <b>105</b> may be disposed on the passivation layer <b>103</b>. The upper pad <b>105</b> may include, for example, at least one of aluminum (Al), copper (Cu), nickel (Ni), tungsten (W), platinum (Pt), or gold (Au). The lower pad <b>104</b> may be disposed below the first device layer <b>110</b> and may include the same material as that of the upper pad <b>105</b>. In some example embodiments, the first device layer <b>110</b> may be omitted, and in this case, the lower pad <b>104</b> may be disposed on a lower surface of the first substrate <b>101</b>. However, the materials of the upper pad <b>105</b> and the lower pad <b>104</b> are not limited to the above materials. The upper pad <b>105</b> and the lower pad <b>104</b> may be electrically connected to each other.</p><p id="p-0025" num="0024">The TSV <b>130</b> may penetrate through the first substrate <b>101</b> in a vertical direction (a Z-direction) and may provide an electrical path connecting the upper pad <b>105</b> and the lower pad <b>104</b>. One side of the TSV <b>130</b> may penetrate through the passivation layer <b>103</b> to contact the upper pad <b>105</b>. An opposite side of the one side of the TSV <b>130</b> may contact the lower pad <b>104</b>. The TSV <b>130</b> may include a conductive plug and a barrier film surrounding the conductive plug. The conductive plug may include a metal material, for example, tungsten (W), titanium (Ti), aluminum (Al), and/or copper (Cu). The conductive plug may be formed by a plating process, a PVD process, or a CVD process. The barrier film may include an insulating barrier film and/or a conductive barrier film. The insulating barrier film may be formed of an oxide film, a nitride film, a carbide film, a polymer, or a combination thereof. In some example embodiments, the conductive barrier film may be disposed between the insulating barrier film and the conductive plug. The conductive barrier film may include, for example, a metal compound such as tungsten nitride (WN), titanium nitride (TiN), or tantalum nitride (TaN). The barrier film may be formed by a PVD process or a CVD process.</p><p id="p-0026" num="0025">The first device layer <b>110</b> may be disposed on the lower surface of the first substrate <b>101</b> and may include various types of devices. For example, the first device layer <b>110</b> may include a field effect transistor (FET) such as a planar FET or a FinFET, a memory device such as flash memory, dynamic random access memory (DRAM), static random access memory (SRAM), electrically erasable programmable read-only memory (EEPROM), phase-change random access memory (PRAM), magnetoresistive random access memory (MRAM), ferroelectric random access memory (FeRAM), resistive random access memory (RRAM), logic elements such as AND, OR NOT, various active devices and/or passive devices such as system large scale integration (LSI), CMOS imaging sensor (CIS), micro-electro-mechanical system (MEMS), etc.</p><p id="p-0027" num="0026">A lower surface of the base chip <b>100</b> on which the first device layer <b>110</b> is disposed may be referred to as an active surface of the base chip <b>100</b>, and the opposite side of the active surface may be referred to as an inactive surface of the base chip <b>100</b>.</p><p id="p-0028" num="0027">The first device layer <b>110</b> may include an interlayer insulating layer <b>111</b> covering the devices and a multilayer wiring layer <b>112</b> electrically connected to the devices. The interlayer insulating layer <b>111</b> may include silicon oxide or silicon nitride. The multilayer wiring layer <b>112</b> may include multilayer wirings and/or vertical contacts. The multilayer wiring layer <b>112</b> may connect the devices of the first device layer <b>110</b> to each other, connect the devices to the conductive region of the first substrate <b>101</b>, or connect the devices to the external connection terminal <b>120</b>.</p><p id="p-0029" num="0028">The external connection terminal <b>120</b> may be disposed on the lower pad <b>104</b> and may be connected to the multilayer wiring layer <b>112</b> inside the first device layer <b>110</b> or the TSV <b>130</b>. The external connection terminal <b>120</b> may be formed of a solder ball. However, according to some example embodiments, the external connection terminal <b>120</b> may have a structure including a pillar and a solder. The semiconductor package <b>1000</b>A may be mounted on an external substrate such as a main board through the external connection terminal <b>120</b>.</p><p id="p-0030" num="0029">The semiconductor chip <b>200</b> may be stacked on the base chip <b>100</b> and may include a second substrate <b>201</b>, a second device layer <b>210</b>, and a bump <b>220</b>. Although one semiconductor chip <b>200</b> is illustrated as being mounted on the base chip <b>100</b> in the drawings, the number of semiconductor chips <b>200</b> is not limited thereto in example embodiments of the present inventive concepts. For example, two or more semiconductor chips may be mounted to be stacked on the base chip <b>100</b> or may be mounted in parallel with each other. For the second substrate <b>201</b>, the same description as that of the first substrate <b>101</b> of the base chip <b>100</b> may be applied.</p><p id="p-0031" num="0030">The second device layer <b>210</b> may include a plurality of memory devices. For example, the second device layer <b>210</b> may include volatile memory devices such as DRAM and SRAM, or nonvolatile memory devices such as PRAM, MRAM, FeRAM, or RRAM. For example, in the semiconductor package <b>1000</b>A of some example embodiments, the semiconductor chip <b>200</b> may include DRAM devices in the second device layer <b>210</b>. Accordingly, the semiconductor package <b>1000</b>A of some example embodiments may be used for high bandwidth memory (HBM) products, electro data processing (EDP) products, or the like.</p><p id="p-0032" num="0031">The second device layer <b>210</b> may include a multilayer interconnection layer therebelow. The multilayer interconnection layer of the second device layer <b>210</b> may have the same characteristics as those described for the multilayer wiring layer <b>112</b> of the first device layer <b>110</b> in the base chip <b>100</b>. Accordingly, the memory devices of the second device layer <b>210</b> may be electrically connected to the bump <b>220</b> through the multilayer interconnection layer.</p><p id="p-0033" num="0032">In some example embodiments, the base chip <b>100</b> may include a plurality of logic devices and/or memory devices in the first device layer <b>110</b> and may be referred to as a buffer chip or a control chip, etc., depending on a function thereof, whereas the semiconductor chip <b>200</b> may include a plurality of memory devices in the second device layer <b>210</b> and may be referred to as a core chip. Alternatively, the base chip <b>100</b> may be referred to as a first semiconductor chip, and the semiconductor chip <b>200</b> may be referred to as a second semiconductor chip.</p><p id="p-0034" num="0033">The bump <b>220</b> may be disposed on a connection pad <b>204</b> of a lower surface of the second device layer <b>210</b>. The bump <b>220</b> may be connected to the memory devices through a wiring of the multilayer wiring layer of the second device layer <b>210</b>. The bump <b>220</b> may electrically connect the semiconductor chip <b>200</b> and the base chip <b>100</b> to each other. The bump <b>220</b> may include, for example, solder, but may also include both a pillar and a solder according to some example embodiments. The pillar has a cylindrical or polygonal column shape such as a square or octagonal column and may include, for example, nickel (Ni), copper (Cu), palladium (Pd), platinum (Pt), gold (Au) or a combination thereof. The solder may have a spherical or ball shape and may include, for example, tin (Sn), indium (In), bismuth (Bi), antimony (Sb), copper (Cu), silver (Ag), zinc (Zn), lead (Pb) and/or alloys thereof. The alloys may include, for example, Sn&#x2014;Pb, Sn&#x2014;Ag, Sn&#x2014;Au, Sn&#x2014;Cu, Sn&#x2014;Bi, Sn&#x2014;Zn, Sn&#x2014;Ag&#x2014;Cu, Sn&#x2014;Ag&#x2014;Bi, Sn&#x2014;Ag&#x2014;Zn, Sn&#x2014;Cu&#x2014;Bi, Sn&#x2014;Cu&#x2014;Zn, Sn&#x2014;Bi&#x2014;Zn, etc. A height of the bump <b>220</b> may be determined according to wetting of the solder in a reflow process.</p><p id="p-0035" num="0034">The underfill layer <b>300</b> may be disposed on a lower surface of the semiconductor chip <b>200</b>. The underfill layer <b>300</b> may be disposed between the base chip <b>100</b> and the semiconductor chip <b>200</b> and surround side surfaces of the bump <b>220</b> and may fix the semiconductor chip <b>200</b> on the base chip <b>100</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>, the underfill layer <b>300</b> may extend to a side surface of the semiconductor chip <b>200</b> adjacent to the lower surface of the semiconductor chip <b>200</b>, e.g., a lower end portion of the side surface of the semiconductor chip <b>200</b>, while covering the bump <b>220</b> and the lower surface of the semiconductor chip <b>200</b>. That is, the underfill layer <b>300</b> may include an inner underfill portion overlapping the semiconductor chip <b>200</b> in the Z-axis direction, a direction perpendicular to an upper surface of the base chip <b>100</b>, and an outer underfill portion protruding outside the inner underfill portion. The outer underfill portion may protrude out of a region overlapping the semiconductor chip <b>200</b> to cover at least a portion of a side surface of the semiconductor chip. In an example, the outer underfill portion may be referred to as a fillet. The underfill layer <b>300</b> may be a non-conductive film (NCF), but is not limited thereto. The underfill layer <b>300</b> may include at least one of an epoxy resin, silica (SiO<sub>2</sub>), and an acrylic copolymer, or a combination thereof.</p><p id="p-0036" num="0035">The encapsulant <b>400</b> may be disposed on the base chip <b>100</b> and may cover a portion of the upper surface of the base chip <b>100</b>, the upper and side surfaces of the semiconductor chip <b>200</b>, and the side surface of the underfill layer <b>300</b>. As shown in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, the encapsulant <b>400</b> may have a predetermined (or, alternatively, desired) thickness and cover the upper surface of the semiconductor chip <b>200</b>. However, according to some example embodiments, the encapsulant <b>400</b> may not cover the upper surface of the semiconductor chip <b>200</b>. In this case, the upper surface of the semiconductor chip <b>200</b> may be exposed from the encapsulant <b>400</b>. The encapsulant <b>400</b> may include an insulating material, for example, an epoxy molding compound (EMC).</p><p id="p-0037" num="0036">The base chip <b>100</b> may have a planar area larger than that of the semiconductor chip <b>200</b>. Accordingly, the semiconductor chip <b>200</b> mounted on the base chip <b>100</b> may overlap the base chip <b>100</b> in plan view. The base chip <b>100</b> may have a first region and a second region, surrounding the first region. The semiconductor chip <b>200</b> may be disposed on the first region of the base chip <b>100</b>. The outer underfill portion of the underfill layer <b>300</b> may contact the base chip <b>100</b> and may be disposed on the first region.</p><p id="p-0038" num="0037">The organic material layer <b>450</b> may be disposed on the second region of the base chip <b>100</b>. The organic material layer <b>450</b> may be in contact with the upper surface of the base chip <b>100</b>. One side surface of the organic material layer <b>450</b> may be in contact with the outer underfill portion. The first region and the second region may be divided by a boundary in which the organic material layer <b>450</b> and the underfill layer <b>300</b> are in contact with each other. An upper surface of the organic material layer <b>450</b> may be in contact with the encapsulant <b>400</b>. A lower surface of the organic material layer <b>450</b> may be in contact with an upper surface of the passivation layer <b>103</b> disposed on the second region. The organic material layer <b>450</b> may have a thickness greater than that of the passivation layer <b>103</b>. For example, a thickness of the passivation layer <b>103</b> may range from about 200 nm to about 400 nm, and a thickness of the organic material layer <b>450</b> may range from about 200 nm to about 500 nm.</p><p id="p-0039" num="0038">A length of the bump <b>220</b> in the Z-axis direction, that is, a height of the bump <b>220</b>, may be greater than the thickness of the organic material layer <b>450</b>. Accordingly, a level of the upper surface of the organic material layer <b>450</b> may be lower than a level of the lower surface of the semiconductor chip <b>200</b>.</p><p id="p-0040" num="0039">The organic material layer <b>450</b> may include a material different from that of the passivation layer <b>103</b>. For example, the organic material layer <b>450</b> may include an organic material such as photosensitive polyimide (PSPI), and the passivation layer <b>103</b> may include an inorganic material such as silicon oxide, silicon nitride, or silicon oxynitride. The organic material layer <b>450</b> may include a material different from those of the underfill layer <b>300</b> and the encapsulant <b>400</b>. For example, the organic material layer <b>450</b> may include photosensitive polyimide (PSPI), the encapsulant <b>400</b> may include an epoxy molding compound (EMC), and the underfill layer <b>300</b> may include at least one of an epoxy resin, silica (SiO<sub>2</sub>), and an acrylic copolymer. Accordingly, the organic material layer <b>450</b> may be distinguished from the underfill layer <b>300</b> and the encapsulant <b>400</b>.</p><p id="p-0041" num="0040">The organic material layer <b>450</b> may be disposed on the inactive surface of the base chip <b>100</b>, that is, the upper surface of the base chip <b>100</b>, to electrically separate the base chip <b>100</b> from the upper components and protect the base chip <b>100</b> from an external impact.</p><p id="p-0042" num="0041">In addition, the organic material layer <b>450</b> may improve adhesion between the base chip <b>100</b> and the encapsulant <b>400</b>. For example, the base chip <b>100</b> may include silicon (Si) and the encapsulant <b>400</b> may include an organic material, and thus, a thermal expansion coefficient of the base chip <b>100</b> may be smaller than that of the encapsulant <b>400</b>. Accordingly, on the level between the base chip <b>100</b> and the encapsulant <b>400</b>, a smile force may act toward the encapsulant <b>400</b> at low temperatures, and a cry force may act toward the base chip <b>100</b> at high temperatures. These forces may cause warpage of the semiconductor package according to temperatures and delamination between the base chip <b>100</b> and the encapsulant <b>400</b>. The organic material layer <b>450</b> may improve adhesion between the base chip <b>100</b> and the encapsulant <b>400</b> to suppress the warpage phenomenon and the delamination. As used herein, &#x201c;smile force&#x201d; may refer to a force that bends a specific object in an upward direction based on a certain level height of the specific object, and &#x201c;cry force&#x201d; may refer to a force that bends a specific object in a downward direction.</p><p id="p-0043" num="0042"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a cross-sectional view illustrating a semiconductor package <b>1000</b>B according to some example embodiments of the present inventive concepts.</p><p id="p-0044" num="0043">Referring to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, in a semiconductor package <b>1000</b>B according to some example embodiments, a structure of the underfill layer <b>300</b> may be different from that of the semiconductor package <b>1000</b>A illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>. Hereinafter, repeated descriptions the same as those described above with reference to <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref> are omitted.</p><p id="p-0045" num="0044">The semiconductor package <b>1000</b>B may further include a void S on the first region adjacent to the second region on the base chip <b>100</b>. In this disclosure, the void S may refer to an empty space and may be referred to as an air gap. The void S may be an empty space generated while filling the semiconductor chip <b>200</b> and the underfill layer <b>300</b> on the first region adjacent to the organic material layer <b>450</b> disposed on the second region. The void S may be in contact with at least a portion of one side surface of the organic material layer <b>450</b>. Accordingly, as compared with <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>, the underfill layer <b>300</b> may be disposed excluding the region in which the void S is disposed.</p><p id="p-0046" num="0045"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a cross-sectional view illustrating a semiconductor package <b>1000</b>C according to some example embodiments of the present inventive concepts.</p><p id="p-0047" num="0046">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, in the semiconductor package <b>1000</b>C according to some example embodiments, a structure of the underfill layer <b>300</b> may be different from that of the semiconductor package <b>1000</b>A disposed in <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>.</p><p id="p-0048" num="0047">In the semiconductor package <b>1000</b>C, the outer underfill portion of the underfill layer <b>300</b> may extend to the second region. The outer underfill portion of the underfill layer <b>300</b> may extend onto the organic material layer <b>450</b> disposed on the second region. Accordingly, the underfill layer <b>300</b> may cover at least a portion of an upper surface of the organic material layer <b>450</b> adjacent to the side surface of the organic material layer <b>450</b>. That is, unlike <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>, in plan view, a portion of the organic material layer <b>450</b> and a portion of the underfill layer <b>300</b> may overlap each other in the Z-axis direction.</p><p id="p-0049" num="0048"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a cross-sectional view illustrating a semiconductor package <b>1000</b>D according to some example embodiments of the present inventive concepts.</p><p id="p-0050" num="0049">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, in the semiconductor package <b>1000</b>D according to some example embodiments, a structure in which a plurality of semiconductor chips <b>200</b>-<b>1</b>, <b>200</b>-<b>2</b>, <b>200</b>-<b>3</b>, and <b>200</b>-<b>4</b> are stacked on the base chip <b>100</b> may be different from that of the semiconductor package <b>1000</b>A illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>.</p><p id="p-0051" num="0050">In the semiconductor package <b>1000</b>D, for example, first to fourth semiconductor chips <b>200</b>-<b>1</b>, <b>200</b>-<b>2</b>, <b>200</b>-<b>3</b>, and <b>200</b>-<b>4</b> may be stacked on the base chip <b>100</b>, and the first to fourth semiconductor chips <b>200</b>-<b>1</b>, <b>200</b>-<b>2</b>, <b>200</b>-<b>3</b>, and <b>200</b>-<b>4</b> may be electrically connected through a TSV <b>230</b>. In an example, the number of semiconductor chips <b>200</b> stacked on the base chip <b>100</b> may be two, three, or five or more.</p><p id="p-0052" num="0051">Similar to the semiconductor chip <b>200</b> described above with reference to <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>, each of the first to fourth semiconductor chips <b>200</b>-<b>1</b>, <b>200</b>-<b>2</b>, <b>200</b>-<b>3</b>, and <b>200</b>-<b>4</b> may include the second device layer <b>210</b>. Each of the first to third semiconductor chips <b>200</b>-<b>1</b>, <b>200</b>-<b>2</b>, and <b>200</b>-<b>3</b> may include a passivation layer <b>203</b> disposed on the second substrate <b>201</b>, an upper pad <b>205</b>, and the TSV <b>230</b> penetrating through the second substrate <b>201</b>. However, the fourth semiconductor chip <b>200</b>-<b>4</b> may include the passivation layer <b>203</b> but may not include the upper pad <b>205</b> and the TSV <b>230</b>. An upper surface of the fourth semiconductor chip <b>200</b>-<b>4</b> is not covered by the encapsulant <b>400</b>, but in some example embodiments, the upper surface of the fourth semiconductor chip <b>200</b>-<b>4</b> may be covered by the encapsulant <b>400</b>.</p><p id="p-0053" num="0052">The first to fourth semiconductor chips <b>200</b>-<b>1</b>, <b>200</b>-<b>2</b>, <b>200</b>-<b>3</b>, and <b>200</b>-<b>4</b> may be a volatile memory chip such as DRAM or SRAM or a non-volatile memory chip such PRAM, MRAM, FeRAM, or RRAM.</p><p id="p-0054" num="0053">The first semiconductor chip <b>200</b>-<b>1</b> may be stacked on the base chip <b>100</b> through the bump <b>220</b> and the underfill layer <b>300</b>-<b>1</b>. The second to fourth semiconductor chips <b>200</b>-<b>2</b>, <b>200</b>-<b>3</b>, and <b>200</b>-<b>4</b> may be stacked through the bump <b>220</b> and underfill layers <b>300</b>-<b>2</b>, <b>300</b>-<b>3</b>, and <b>300</b>-<b>4</b> on the corresponding semiconductor chips, respectively. Specifically, the second semiconductor chip <b>200</b>-<b>2</b> may be stacked on the first semiconductor chip <b>200</b>-<b>1</b>, the third semiconductor chip <b>200</b>-<b>3</b> may be stacked on the second semiconductor chip <b>200</b>-<b>2</b>, and the fourth semiconductor chip <b>200</b>-<b>4</b> may be stacked on the third semiconductor chip <b>200</b>-<b>3</b> through the bump <b>220</b> and the underfill layers <b>300</b>-<b>2</b>, <b>300</b>-<b>3</b>, and <b>300</b>-<b>4</b>. The outer underfill portions of the respective underfill layers <b>300</b>-<b>2</b>, <b>300</b>-<b>3</b>, and <b>300</b>-<b>4</b> corresponding to the second to fourth semiconductor chips <b>200</b>-<b>2</b>, <b>200</b>-<b>3</b>, and <b>200</b>-<b>4</b> may cover at least portions of the side surfaces of the adjacent semiconductor chips. The underfill layers <b>300</b>-<b>1</b>, <b>300</b>-<b>2</b>, <b>300</b>-<b>3</b>, and <b>300</b>-<b>4</b> may include the same material.</p><p id="p-0055" num="0054">An upper surface of the organic material layer <b>450</b> may be disposed on a level lower than a lower surface of the first semiconductor chip <b>200</b>-<b>1</b>. The organic material layer <b>450</b> may be in contact with the outer underfill portion of the underfill layer <b>300</b>-<b>1</b> below the first semiconductor chip <b>200</b>-<b>1</b>.</p><p id="p-0056" num="0055">In some example embodiments, similarly to the example embodiments of <figref idref="DRAWINGS">FIGS. <b>2</b> and <b>3</b></figref>, the semiconductor package may have a void S (not shown) disposed in the underfill layer <b>300</b>-<b>1</b> corresponding to the first semiconductor chip <b>200</b>-<b>1</b>, or the underfill layer <b>300</b>-<b>1</b> may cover at least a portion of the upper surface of the organic material layer <b>450</b>.</p><p id="p-0057" num="0056"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a cross-sectional view illustrating a semiconductor package <b>1000</b>E according to some example embodiments of the present inventive concepts.</p><p id="p-0058" num="0057">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the semiconductor package <b>1000</b>E according to some example embodiments may include a package substrate <b>500</b>, an interposer substrate <b>600</b>, a first semiconductor structure <b>700</b> on the interposer substrate <b>600</b>, at least one second semiconductor structure <b>800</b> disposed adjacent to the first semiconductor structure <b>700</b>, and an interposer encapsulant <b>900</b> covering the first semiconductor structure <b>700</b> and the second semiconductor structure <b>800</b> on the interposer substrate <b>600</b>. In addition, the semiconductor package <b>1000</b>E may further include a first upper underfill layer <b>750</b> covering a portion between the first semiconductor structure <b>700</b> and the interposer substrate <b>600</b>, a second upper underfill layer <b>850</b> covering a portion between the second semiconductor structure <b>800</b> and the interposer substrate <b>600</b>, and an interposer organic material layer <b>950</b> disposed on the interposer substrate <b>600</b>.</p><p id="p-0059" num="0058">The package substrate <b>500</b> may include a lower pad <b>512</b> disposed on a lower surface of a body, an upper pad <b>511</b> disposed on an upper surface of the body, and a redistribution circuit <b>513</b> electrically connecting the lower pad <b>512</b> to the upper pad <b>511</b>. The package substrate <b>500</b> may be a support substrate on which the interposer substrate <b>600</b>, the first semiconductor structure <b>700</b>, and the second semiconductor structure <b>800</b> are mounted, and may be a substrate for a semiconductor package including a printed circuit board (PCB), a ceramic substrate, a glass substrate, a tape wiring substrate, or the like. The body of the package substrate <b>500</b> may include different materials depending on the type of the substrate. For example, when the package substrate <b>500</b> is a PCB, it may have a form in which an interconnection layer is additionally stacked on one side or both sides of a body copper clad laminate or a copper clad laminate. Solder resist layers may be respectively formed on lower and upper surfaces of the package substrate <b>500</b>. The lower and upper pads <b>512</b> and <b>511</b> and the redistribution circuit <b>513</b> may form an electrical path connecting the lower surface and the upper surface of the package substrate <b>500</b>. The lower and upper pads <b>512</b> and <b>511</b> and the redistribution circuit <b>513</b> may include a metal material, for example, at least one of copper (Cu), aluminum (Al), nickel (Ni), silver (Ag), gold (Au), platinum (Pt), tin (Sn), lead (Pb), titanium (Ti), chromium (Cr), palladium (Pd), indium (In), zinc (Zn), and carbon (C) or an alloy including two or more thereof. The redistribution circuit <b>513</b> may include multiple redistribution layers and vias connecting the multiple redistribution layers. An external connection terminal <b>520</b> connected to the lower pad <b>512</b> may be disposed on a lower surface of the package substrate <b>500</b>. The external connection terminal <b>520</b> may include tin (Sn), indium (In), bismuth (Bi), antimony (Sb), copper (Cu), silver (Ag), zinc (Zn), lead (Pb), and/or an alloy thereof.</p><p id="p-0060" num="0059">The interposer substrate <b>600</b> may include a semiconductor substrate <b>601</b>, a lower protective layer <b>603</b>, a lower pad <b>605</b>, a wiring layer <b>610</b>, a bump <b>620</b>, and a through electrode <b>630</b>. The first semiconductor structure <b>700</b> and the second semiconductor structure <b>800</b> may be stacked on the package substrate <b>500</b> via the interposer substrate <b>600</b>. The interposer substrate <b>600</b> may electrically connect the first semiconductor structure <b>700</b> and the second semiconductor structure <b>800</b> to each other.</p><p id="p-0061" num="0060">The semiconductor substrate <b>601</b> may include, for example, silicon (Si). Accordingly, the interposer substrate <b>600</b> may be referred to as a silicon interposer.</p><p id="p-0062" num="0061">A lower protective layer <b>603</b> may be disposed on a lower surface of the semiconductor substrate <b>601</b>, and a lower pad <b>605</b> may be disposed on the lower protective layer <b>603</b>. The lower pad <b>605</b> may be connected to the through electrode <b>630</b>. The semiconductor structure <b>700</b> and the second semiconductor structure <b>800</b> may be electrically connected to the package substrate <b>500</b> through bumps <b>620</b> disposed on the lower pad <b>605</b>.</p><p id="p-0063" num="0062">The wiring layer <b>610</b> may be disposed on the upper surface of the semiconductor substrate <b>601</b> and may include an interlayer insulating layer <b>611</b> and a single-layer or multilayer wiring structure <b>612</b>. When the wiring layer <b>610</b> has a multilayer wiring structure, wirings of different layers may be connected to each other through vertical contacts.</p><p id="p-0064" num="0063">In some example embodiments, an upper protective layer may be disposed on an upper surface of the wiring layer <b>610</b>. The upper protective layer may cover the wiring layer <b>610</b> but may not cover the vertical contact of the multilayer wiring structure <b>612</b> penetrating through a portion of the wiring layer <b>610</b>. Accordingly, the upper surface of the vertical contact of the multilayer wiring structure <b>612</b> may be exposed. The upper pad <b>604</b> may cover the exposed portion of the multilayer wiring structure <b>612</b>.</p><p id="p-0065" num="0064">The through electrode <b>630</b> may extend from the upper surface to the lower surface of the substrate <b>601</b> to penetrate through the semiconductor substrate <b>601</b>. Also, the through electrode <b>630</b> may extend into the wiring layer <b>610</b> and be electrically connected to the wirings of the wiring layer <b>610</b>. Other structures and materials of the through electrode <b>630</b> are the same as those described for the semiconductor package <b>1000</b>A of <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>B</figref>. According to some example embodiments, the interposer substrate <b>600</b> may include only a wiring layer therein and may not include a through electrode.</p><p id="p-0066" num="0065">The interposer substrate <b>600</b> may be used for the purpose of converting or transferring an input electrical signal between the package substrate <b>500</b> and the first semiconductor structure <b>700</b> or the second semiconductor structure <b>800</b>. Accordingly, the interposer substrate <b>600</b> may not include elements such as active elements or passive elements. Also, according to some example embodiments, the wiring layer <b>610</b> may be disposed below the through electrode <b>630</b>. For example, a positional relationship of the wiring layer <b>610</b> and the through electrode <b>630</b> may be relative.</p><p id="p-0067" num="0066">The bump <b>620</b> may be disposed on a lower surface of the interposer substrate <b>600</b> and may be electrically connected to the wiring of the wiring layer <b>610</b>. The interposer substrate <b>600</b> may be stacked on the package substrate <b>500</b> through the bump <b>620</b>. The bump <b>620</b> may be connected to the lower pad <b>605</b> through the wirings of the wiring layer <b>610</b> and the through electrode <b>630</b>. In an example, some of the pads <b>605</b> used for power or ground may be integrated and connected to the bump <b>620</b>, so that the number of the lower pads <b>605</b> may be greater than the number of the bumps <b>620</b>.</p><p id="p-0068" num="0067">The first semiconductor structure <b>700</b> may include, for example, a central processor (CPU), a graphics processor (GPU), a field programmable gate array (FPGA), a digital signal processor (DSP), a cryptographic processor, a microcontroller, a microprocessor, an analog-to-digital converter (ADC), an application-specific IC (ASIC), and the like. According to the types of devices included in the first semiconductor structure <b>700</b>, the semiconductor package <b>1000</b>E may be classified into a server-oriented semiconductor package or a mobile-oriented semiconductor package.</p><p id="p-0069" num="0068">The second semiconductor structure <b>800</b> may have characteristics similar to those of the semiconductor packages <b>1000</b>A, <b>1000</b>B, <b>1000</b>C, and <b>1000</b>D described above with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>4</b></figref>. For example, the second semiconductor structure <b>800</b> may include a base chip <b>100</b>, a plurality of semiconductor chips <b>200</b> stacked on the base chip <b>100</b> in a vertical direction (Z-axis direction), and an underfill layer <b>300</b> (refer to <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>) disposed between the plurality of semiconductor chips <b>200</b>. The underfill layer <b>300</b> may include an inner underfill portion overlapping a plurality of semiconductor chips <b>200</b> in the Z-axis direction, perpendicular to the upper surface of the interposer substrate <b>600</b>, and an outer underfill portion protruding outward from the inner underfill portion. In addition, the second semiconductor structure <b>800</b> may include the organic material layer <b>450</b> (refer to <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>) in an adjacent region surrounding a region in which the plurality of semiconductor chips <b>200</b> are mounted on the base chip <b>100</b>. However, according to some example embodiments, the second semiconductor structure <b>800</b> may not include the organic material layer <b>450</b>.</p><p id="p-0070" num="0069">The interposer encapsulant <b>900</b> may cover side and upper surfaces of the first semiconductor structure <b>700</b> and the second semiconductor structure <b>800</b>. In addition, the semiconductor package <b>1000</b>E may further include an external encapsulant covering the interposer substrate <b>600</b> and the interposer encapsulant <b>900</b> on the package substrate <b>500</b>. According to some example embodiments, the interposer encapsulant <b>900</b> and the outer encapsulant may be formed together and thus may not be distinguished from each other (e.g., they may be integral). Also, according to some example embodiments, the interposer encapsulant <b>900</b> may cover only the upper surface of the first semiconductor structure <b>700</b> but not the upper surface of the second semiconductor structure <b>800</b>. In some example embodiments, an adhesive member <b>700</b>&#x2032; may be disposed on the first semiconductor structure <b>700</b>. The adhesive member <b>700</b>&#x2032; may be an adhesive that solves a process problem caused by a height difference between the first semiconductor structure <b>700</b> and the second semiconductor structure <b>800</b>. The adhesive member <b>700</b>&#x2032; may include, for example, a thermally conductive adhesive tape, thermally conductive grease, thermally conductive adhesive, or the like.</p><p id="p-0071" num="0070">The first upper underfill layer <b>750</b> may be disposed between the interposer substrate <b>600</b> and the first semiconductor structure <b>700</b> and may be in contact with the interposer substrate <b>600</b> and the first semiconductor structure <b>700</b>. The second upper underfill layer <b>850</b> may be disposed between the interposer substrate <b>600</b> and the second semiconductor structure <b>800</b> and may be in contact with the interposer substrate <b>600</b> and the second semiconductor structure <b>800</b>.</p><p id="p-0072" num="0071">The interposer substrate <b>600</b> may include a first region on which the first semiconductor structure <b>700</b> and the second semiconductor structure <b>800</b> are mounted, and a remaining second region. The first region may include a region in which the first upper underfill layer <b>750</b> and the second upper underfill layer <b>850</b> are in contact with the interposer substrate <b>600</b>.</p><p id="p-0073" num="0072">The interposer organic material layer <b>950</b> may be disposed on the second region of the interposer substrate <b>600</b>. The interposer organic material layer <b>950</b> may be in contact with the upper surface of the interposer substrate <b>600</b>. The interposer organic material layer <b>950</b> may be in contact with the interposer encapsulant <b>900</b>.</p><p id="p-0074" num="0073">A thickness of the interposer organic material layer <b>950</b> may range from about 200 nm to about 500 nm. The interposer organic material layer <b>950</b> may include photosensitive polyimide (PSPI). The interposer organic material layer <b>950</b> may include a material different from those of the first upper underfill layer <b>750</b>, the second upper underfill layer <b>850</b>, and the interposer encapsulant <b>900</b>. Accordingly, the interposer organic material layer <b>950</b> may be distinguished from the first upper underfill layer <b>750</b>, the second upper underfill layer <b>850</b>, and the interposer encapsulant <b>900</b>.</p><p id="p-0075" num="0074">The interposer organic material layer <b>950</b> may improve adhesion between the interposer substrate <b>600</b> and the interposer encapsulant <b>900</b>.</p><p id="p-0076" num="0075"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a cross-sectional view illustrating a semiconductor package <b>1000</b>F according to some example embodiments of the present inventive concepts.</p><p id="p-0077" num="0076">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the semiconductor package <b>1000</b>F according to some example embodiments may have a structure in which a heat dissipation structure <b>970</b> disposed on the package substrate <b>500</b> and covering the first semiconductor structure <b>700</b> and the second semiconductor structure <b>800</b>, which is different from the semiconductor package <b>1000</b>E shown in <figref idref="DRAWINGS">FIG. <b>5</b></figref>.</p><p id="p-0078" num="0077">The heat dissipation structure <b>970</b> may control warpage of the semiconductor package <b>1000</b>F and dissipate heat generated in the first semiconductor structure <b>700</b> and the second semiconductor structure <b>800</b> externally. The heat dissipation structure <b>970</b> may completely cover the first semiconductor structure <b>700</b>, the second semiconductor structure <b>800</b>, and the interposer substrate <b>600</b>, but is not limited thereto. For example, the heat dissipation structure <b>970</b> may have a plate shape covering only upper surfaces of the first semiconductor structure <b>700</b> and the second semiconductor structure <b>800</b>. The heat dissipation structure <b>970</b> may include a material having excellent thermal conductivity, for example, aluminum (Al), gold (Au), silver (Ag), copper (Cu), iron (Fe), graphite, graphene, and the like.</p><p id="p-0079" num="0078"><figref idref="DRAWINGS">FIGS. <b>7</b>A to <b>7</b>D</figref> are cross-sectional views illustrating a sequential process of manufacturing a semiconductor package according to some example embodiments of the present inventive concepts.</p><p id="p-0080" num="0079">Referring to <figref idref="DRAWINGS">FIG. <b>7</b>A</figref>, first, a TSV <b>130</b> penetrating through a portion of a lower end of the substrate may be formed, and the device layer <b>110</b>, the lower pad <b>104</b>, and the external connection terminal <b>120</b> may be formed on a lower surface of the substrate. Next, the first substrate <b>101</b> may be formed by performing chemical mechanical polishing (CMP) process on a portion of an upper end of the substrate, and the TSV <b>130</b> may be exposed. A passivation layer <b>103</b> covering the exposed side surface of the TSV <b>130</b> may be formed to be coplanar with the TSV <b>130</b>, and an upper pad <b>105</b> in contact with the TSV <b>130</b> may be formed to form the base chip <b>100</b>. An organic material layer <b>450</b>&#x2032; covering the upper surface of the base chip <b>100</b> may be formed on the base chip <b>100</b>. The organic material layer <b>450</b>&#x2032; may be formed through a spin coating process.</p><p id="p-0081" num="0080">Referring to <figref idref="DRAWINGS">FIG. <b>7</b>B</figref>, a patterned organic material layer <b>450</b> may be formed by removing a portion of the organic material layer <b>450</b>&#x2032; through photolithography and etching processes. When the organic material layer <b>450</b>&#x2032; includes photosensitive polyimide (PSPI), precise patterning may be performed during the photolithography and etching process. Referring to the description of <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>B</figref>, the second region may refer to a region in which the organic material layer <b>450</b> formed through the etching process is disposed in the base chip <b>100</b>.</p><p id="p-0082" num="0081">Referring to <figref idref="DRAWINGS">FIG. <b>7</b>C</figref>, an adhesive film <b>300</b>&#x2032; covering at least a portion of the bump <b>220</b> may be formed on the lower surface of the semiconductor chip <b>200</b> including the second substrate <b>201</b>, the second device layer <b>210</b>, and the bump <b>220</b>. The semiconductor chip <b>200</b> to which the adhesive film <b>300</b>&#x2032; is attached may be mounted on the base chip <b>100</b> through a thermal compression (TC) process or the like. However, a method of mounting the semiconductor chip <b>200</b> on the base chip <b>100</b> is not limited thereto.</p><p id="p-0083" num="0082">Referring to <figref idref="DRAWINGS">FIG. <b>7</b>D</figref>, the bump <b>220</b> of the semiconductor chip <b>200</b> and the upper pad <b>105</b> of the base chip <b>100</b> may be in contact with each other and electrically connected by the thermal compression (TC) process performed at high temperature and high pressure. At the high temperature, the adhesive film <b>300</b>&#x2032; may protrude to an outer portion of a region in which the base chip <b>100</b> and the semiconductor chip <b>200</b> overlap each other, to cover at least a portion of the side surface of the semiconductor chip <b>200</b>, as well as the region in which the base chip <b>100</b> and the semiconductor chip <b>200</b> overlap each other. Next, the adhesive film <b>300</b>&#x2032; may be cured to form the underfill layer <b>300</b>. Accordingly, the underfill layer <b>300</b> may have an inner underfill portion in which the base chip <b>100</b> and the semiconductor chip <b>200</b> overlap each other in plan view and an outer underfill portion protruding outwardly from the inner underfill portion.</p><p id="p-0084" num="0083">As set forth above, according to some example embodiments of the present inventive concepts, in packaging a plurality of semiconductor chips having different sizes, an organic material layer is disposed locally to improve adhesion between the semiconductor chip and the encapsulant, thereby providing a semiconductor package having improved reliability and production yield.</p><p id="p-0085" num="0084">When the terms &#x201c;about&#x201d; or &#x201c;substantially&#x201d; are used in this specification in connection with a numerical value, it is intended that the associated numerical value includes a manufacturing or operational tolerance (e.g., &#xb1;10%) around the stated numerical value. Moreover, when the words &#x201c;generally&#x201d; and &#x201c;substantially&#x201d; are used in connection with geometric shapes, it is intended that precision of the geometric shape is not required but that latitude for the shape is within the scope of the disclosure. Further, regardless of whether numerical values or shapes are modified as &#x201c;about&#x201d; or &#x201c;substantially,&#x201d; it will be understood that these values and shapes should be construed as including a manufacturing or operational tolerance (e.g., &#xb1;10%) around the stated numerical values or shapes.</p><p id="p-0086" num="0085">While example embodiments have been shown and described above, it will be apparent to those skilled in the art that modifications and variations could be made without departing from the scope of the present inventive concepts as defined by the appended claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor package comprising:<claim-text>a base chip including a passivation layer on an upper surface thereof;</claim-text><claim-text>a semiconductor chip on the base chip;</claim-text><claim-text>a bump on a lower surface of the semiconductor chip;</claim-text><claim-text>an underfill layer covering the bump and covering the lower surface of the semiconductor chip;</claim-text><claim-text>an encapsulant covering the semiconductor chip on the base chip; and</claim-text><claim-text>an organic material layer on the passivation layer,</claim-text><claim-text>wherein the base chip includes silicon (Si), the passivation layer has a first region in contact with the underfill layer and a second region, surrounding the first region, and the organic material layer is on the second region.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the organic material layer includes a material different from that of the passivation layer.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor package of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the organic material layer includes a photosensitive polyimide (PSPI), and the passivation layer includes at least one of silicon oxide, silicon nitride, or silicon oxynitride.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the organic material layer includes a material different from those of the underfill layer and the encapsulant.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor package of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the organic material layer includes a photosensitive polyimide (PSPI) and the encapsulant includes an epoxy molding compound (EMC).</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein an upper surface of the organic material layer is to be lower than a height of the lower surface of the semiconductor chip.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a thickness of the organic material layer ranges from about 200 nm to about 400 nm.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the organic material layer is in contact with the base chip and the encapsulant.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the underfill layer covers at least a portion of a side surface of the semiconductor chip,</claim-text><claim-text>an upper surface of the organic material layer is in contact with the encapsulant,</claim-text><claim-text>a side surface of the organic material layer is in contact with the underfill layer, and</claim-text><claim-text>a lower surface of the organic material layer is in contact with the base chip.</claim-text></claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a void is on one side of the underfill layer on the first region adjacent to the second region.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor package of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the void is in contact with a portion of a side surface of the organic material layer on the second region.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the underfill layer covers at least a portion of an upper surface of the organic material layer adjacent to a side surface of the organic material layer.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the base chip includes a device layer below the base chip.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. A semiconductor package comprising:<claim-text>a first semiconductor chip having a first region and a second region, surrounding the first region;</claim-text><claim-text>a semiconductor structure including a second semiconductor chip on the first region of the first semiconductor chip;</claim-text><claim-text>an underfill layer covering a region in which the first semiconductor chip and the semiconductor structure overlap each other in the first region and covering at least a portion of a lower end of a side surface of the semiconductor structure;</claim-text><claim-text>a first organic material layer surrounding a side surface of the underfill layer on the second region; and</claim-text><claim-text>an encapsulant covering the semiconductor structure on the first semiconductor chip,</claim-text><claim-text>wherein the first semiconductor chip has an area larger than that of the second semiconductor chip in plan view.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor package of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein<claim-text>the first organic material layer includes a photosensitive polyimide (PSPI), and</claim-text><claim-text>the first organic material layer include a material different from a material of the first semiconductor chip and that of the encapsulant.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The semiconductor package of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein<claim-text>the semiconductor structure further includes at least one third semiconductor chip on the second semiconductor chip, and</claim-text><claim-text>the second semiconductor chip and the third semiconductor chip are dynamic random access memory (DRAM) chips.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The semiconductor package of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein<claim-text>the semiconductor structure further includes at least one third semiconductor chip on the second semiconductor chip, and</claim-text><claim-text>the second semiconductor chip has an area larger than that of the third semiconductor chip in plan view, and</claim-text><claim-text>wherein the semiconductor package further includes a second organic material layer surrounding at least a portion including a lower end of a side surface of the third semiconductor chip on the second semiconductor chip.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. A semiconductor package comprising:<claim-text>a package substrate;</claim-text><claim-text>an interposer substrate on the package substrate and including a silicon (Si) layer;</claim-text><claim-text>a first semiconductor structure on the interposer substrate;</claim-text><claim-text>a second semiconductor structure adjacent to the first semiconductor structure on the interposer substrate; and</claim-text><claim-text>an encapsulant covering the first semiconductor structure and the second semiconductor structure on the interposer substrate,</claim-text><claim-text>wherein an upper surface of the interposer substrate has a first region in which the first semiconductor structure and the second semiconductor structure are mounted and a remaining second region, and</claim-text><claim-text>the interposer substrate further includes an organic material layer on the second region and including a photosensitive polyimide (PSPI).</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The semiconductor package of <claim-ref idref="CLM-00018">claim 18</claim-ref>, further comprising:<claim-text>a bump on a lower surface of each of the first and second semiconductor structures and electrically connected to the interposer substrate; and</claim-text><claim-text>an underfill layer covering the bump.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The semiconductor package of <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein<claim-text>the underfill layer includes a first underfill layer on a lower surface of the first semiconductor structure and a second underfill layer on a lower surface of the second semiconductor structure,</claim-text><claim-text>the first underfill layer covers at least a portion including a lower surface of the first semiconductor structure and a lower end of a side surface of the first semiconductor structure,</claim-text><claim-text>the second underfill layer covers at least a portion including a lower surface of the second semiconductor structure and a lower end of a side surface of the second semiconductor structure, and</claim-text><claim-text>the organic material layer is spaced apart from the first and second semiconductor structures and in contact with the first and second underfill layers.</claim-text></claim-text></claim></claims></us-patent-application>