/*
Developer   - Sriram Venkata Krishna
Date        - 14-09-2025
Platform    - HDL Bits
*/

//062. 2 to 1 Multiplexer - 100

module top_module
    ( 
        input [99:0] a, b,
        input sel,
        output [99:0] out 
    );
    
    always @(*) begin
        case(sel)
            1'b0 : out[99:0] = a[99:0];
            1'b1 : out[99:0] = b[99:0];
        endcase
    end

endmodule
