
---------- Begin Simulation Statistics ----------
final_tick                                88381053500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189680                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688720                       # Number of bytes of host memory used
host_op_rate                                   190053                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   527.20                       # Real time elapsed on the host
host_tick_rate                              167641381                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.088381                       # Number of seconds simulated
sim_ticks                                 88381053500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.767621                       # CPI: cycles per instruction
system.cpu.discardedOps                        189639                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        43627134                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.565732                       # IPC: instructions per cycle
system.cpu.numCycles                        176762107                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133134973                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       190943                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        513796                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           53                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       606498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          846                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1218206                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            846                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4484690                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734683                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80983                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103477                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101710                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.915996                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65208                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             676                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                287                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              389                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          172                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51376862                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51376862                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51377279                       # number of overall hits
system.cpu.dcache.overall_hits::total        51377279                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       726524                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         726524                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       734525                       # number of overall misses
system.cpu.dcache.overall_misses::total        734525                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35771663500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35771663500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35771663500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35771663500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52103386                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52103386                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52111804                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52111804                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013944                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013944                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014095                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014095                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49236.726522                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49236.726522                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48700.402982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48700.402982                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7646                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                76                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   100.605263                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       506718                       # number of writebacks
system.cpu.dcache.writebacks::total            506718                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       123934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       123934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       123934                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       123934                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       602590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       602590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       610591                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       610591                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29302246500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29302246500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29952309999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29952309999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011565                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011565                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011717                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011717                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48627.170215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48627.170215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49054.620849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49054.620849                       # average overall mshr miss latency
system.cpu.dcache.replacements                 606496                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40849947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40849947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       304333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        304333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10024085500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10024085500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41154280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41154280                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007395                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007395                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32937.885474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32937.885474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3913                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3913                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       300420                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       300420                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9390598500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9390598500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007300                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007300                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31258.233473                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31258.233473                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10526915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10526915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       422191                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       422191                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25747578000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25747578000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.038559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60985.615515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60985.615515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       120021                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       120021                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       302170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       302170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19911648000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19911648000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65895.515769                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65895.515769                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           417                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8001                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8001                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950463                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950463                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8001                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    650063499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    650063499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950463                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950463                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81247.781402                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81247.781402                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4021.767552                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51987946                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            610592                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.143510                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4021.767552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          854                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3005                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1668190752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1668190752                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42681424                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474314                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11023706                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     13919501                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13919501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13919501                       # number of overall hits
system.cpu.icache.overall_hits::total        13919501                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1118                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1118                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1118                       # number of overall misses
system.cpu.icache.overall_misses::total          1118                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     86451000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     86451000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     86451000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     86451000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13920619                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13920619                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13920619                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13920619                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77326.475850                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77326.475850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77326.475850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77326.475850                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1118                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1118                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1118                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1118                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     85333000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     85333000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     85333000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     85333000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76326.475850                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76326.475850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76326.475850                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76326.475850                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13919501                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13919501                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1118                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1118                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     86451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     86451000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13920619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13920619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77326.475850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77326.475850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     85333000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     85333000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76326.475850                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76326.475850                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           851.178950                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13920619                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1118                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12451.358676                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   851.178950                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.207807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.207807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          903                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.272949                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          55683594                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         55683594                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  88381053500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               288826                       # number of demand (read+write) hits
system.l2.demand_hits::total                   288848                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data              288826                       # number of overall hits
system.l2.overall_hits::total                  288848                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1096                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             321766                       # number of demand (read+write) misses
system.l2.demand_misses::total                 322862                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1096                       # number of overall misses
system.l2.overall_misses::.cpu.data            321766                       # number of overall misses
system.l2.overall_misses::total                322862                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     83403000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26003250500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26086653500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83403000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26003250500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26086653500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1118                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           610592                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               611710                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1118                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          610592                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              611710                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.980322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.526974                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527802                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.980322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.526974                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527802                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76097.627737                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80814.164641                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80798.153700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76097.627737                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80814.164641                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80798.153700                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              106501                       # number of writebacks
system.l2.writebacks::total                    106501                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        321761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            322857                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       321761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           322857                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     72443000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22785309500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22857752500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     72443000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22785309500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22857752500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.980322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.526966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527794                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.980322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.526966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527794                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66097.627737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70814.391738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70798.379778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66097.627737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70814.391738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70798.379778                       # average overall mshr miss latency
system.l2.replacements                         191785                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       506718                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           506718                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       506718                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       506718                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             77648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 77648                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          224522                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              224522                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18642673000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18642673000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        302170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            302170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.743032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.743032                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83032.722851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83032.722851                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       224522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         224522                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16397453000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16397453000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.743032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.743032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73032.722851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73032.722851                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1096                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1096                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83403000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83403000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1118                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1118                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.980322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.980322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76097.627737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76097.627737                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72443000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72443000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.980322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.980322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66097.627737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66097.627737                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        211178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            211178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        97244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           97244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   7360577500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7360577500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       308422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        308422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.315295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.315295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75691.842170                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75691.842170                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        97239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        97239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6387856500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6387856500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.315279                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.315279                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65692.330238                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65692.330238                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 123056.675772                       # Cycle average of tags in use
system.l2.tags.total_refs                     1218148                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    322857                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.773026                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       233.750405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     122822.925367                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.937065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.938848                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       119025                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39303753                       # Number of tag accesses
system.l2.tags.data_accesses                 39303753                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     98474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    321760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002933058250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5846                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5846                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              767903                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              92749                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      322857                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106501                       # Number of write requests accepted
system.mem_ctrls.readBursts                    322857                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106501                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8027                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                322857                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               106501                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  256246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         5846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.184400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.669390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    117.390124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5589     95.60%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.12%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          249      4.26%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5846                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.840233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.810258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.013238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3423     58.55%     58.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      0.79%     59.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2270     38.83%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              104      1.78%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5846                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                10331424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3408032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    116.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   82796164000                       # Total gap between requests
system.mem_ctrls.avgGap                     192837.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        35072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     10296320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      3150336                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 396827.132186198724                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 116499177.054955556989                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 35644924.734915047884                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1096                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       321761                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       106501                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27615000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9525522250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1948039405000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25196.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29604.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18291278.06                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        35072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     10296352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      10331424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        35072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      3408032                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      3408032                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1096                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       321761                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         322857                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       106501                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        106501                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       396827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    116499539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        116896366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       396827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       396827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     38560663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        38560663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     38560663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       396827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    116499539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       155457029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               322856                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               98448                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        20263                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        20433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        20377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        20449                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        20038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        20106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        19957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        20116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        19744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        20247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        20229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        20236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        20228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        20069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        19987                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6172                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         5975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         5955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5920                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3499587250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1614280000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9553137250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10839.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29589.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              237790                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              68887                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.65                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           69.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       114627                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   235.227791                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   126.871845                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   308.826610                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        70717     61.69%     61.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16023     13.98%     75.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3377      2.95%     78.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1783      1.56%     80.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8556      7.46%     87.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          935      0.82%     88.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          847      0.74%     89.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1217      1.06%     90.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11172      9.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       114627                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              20662784                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6300672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              233.792008                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               71.289849                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.38                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       414048600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       220072050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1156680000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     259601040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6976164000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23750253840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13938110880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   46714930410                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   528.562724                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  35965947500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2951000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49464106000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       404388180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       214937415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1148511840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     254297520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6976164000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23188300530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14411334720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   46597934205                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   527.238954                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  37199043500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2951000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  48231010000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              98335                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       106501                       # Transaction distribution
system.membus.trans_dist::CleanEvict            84438                       # Transaction distribution
system.membus.trans_dist::ReadExReq            224522                       # Transaction distribution
system.membus.trans_dist::ReadExResp           224522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         98335                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       836653                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 836653                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13739456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13739456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            322857                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  322857    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              322857                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           804727000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1085034750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            309540                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       613219                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          185062                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           302170                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          302170                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1118                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       308422                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2236                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1827680                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1829916                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        35776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     35753920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               35789696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          191785                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3408032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           803495                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001121                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033468                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 802594     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    901      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             803495                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  88381053500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          862462000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1118000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         610594994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
