<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L142'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- AMDGPURegisterBankInfo.cpp -------------------------------*- C++ -*-==//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This file implements the targeting of the RegisterBankInfo class for</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// AMDGPU.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \par</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// AMDGPU has unique register bank constraints that require special high level</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// strategies to deal with. There are two main true physical register banks</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// VGPR (vector), and SGPR (scalar). Additionally the VCC register bank is a</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// sort of pseudo-register bank needed to represent SGPRs used in a vector</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// boolean context. There is also the AGPR bank, which is a special purpose</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// physical register bank present on some subtargets.</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Copying from VGPR to SGPR is generally illegal, unless the value is known to</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// be uniform. It is generally not valid to legalize operands by inserting</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// copies as on other targets. Operations which require uniform, SGPR operands</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// generally require scalarization by repeatedly executing the instruction,</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// activating each set of lanes using a unique set of input values. This is</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// referred to as a waterfall loop.</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \par Booleans</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Booleans (s1 values) requires special consideration. A vector compare result</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// is naturally a bitmask with one bit per lane, in a 32 or 64-bit</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// register. These are represented with the VCC bank. During selection, we need</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// to be able to unambiguously go back from a register class to a register</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// bank. To distinguish whether an SGPR should use the SGPR or VCC register</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// bank, we need to know the use context type. An SGPR s1 value always means a</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// VCC bank value, otherwise it will be the SGPR bank. A scalar compare sets</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// SCC, which is a 1-bit unaddressable register. This will need to be copied to</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// a 32-bit virtual register. Taken together, this means we need to adjust the</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// type of boolean operations to be regbank legal. All SALU booleans need to be</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// widened to 32-bits, and all VALU booleans need to be s1 values.</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// A noteworthy exception to the s1-means-vcc rule is for legalization artifact</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// casts. G_TRUNC s1 results, and G_SEXT/G_ZEXT/G_ANYEXT sources are never vcc</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// bank. A non-boolean source (such as a truncate from a 1-bit load from</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// memory) will require a copy to the VCC bank which will require clearing the</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// high bits and inserting a compare.</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \par Constant bus restriction</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// VALU instructions have a limitation known as the constant bus</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// restriction. Most VALU instructions can use SGPR operands, but may read at</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// most 1 SGPR or constant literal value (this to 2 in gfx10 for most</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// instructions). This is one unique SGPR, so the same SGPR may be used for</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// multiple operands. From a register bank perspective, any combination of</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operands should be legal as an SGPR, but this is contextually dependent on</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the SGPR operands all being the same register. There is therefore optimal to</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// choose the SGPR with the most uses to minimize the number of copies.</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// We avoid trying to solve this problem in RegBankSelect. Any VALU G_*</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operation should have its source operands all mapped to VGPRs (except for</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// VCC), inserting copies from any SGPR operands. This the most trivial legal</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// mapping. Anything beyond the simplest 1:1 instruction selection would be too</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// complicated to solve here. Every optimization pattern or instruction</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// selected to multiple outputs would have to enforce this rule, and there</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// would be additional complexity in tracking this rule for every G_*</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// operation. By forcing all inputs to VGPRs, it also simplifies the task of</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// picking the optimal operand combination from a post-isel optimization pass.</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPURegisterBankInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPU.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUGlobalISelUtils.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;GCNSubtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIMachineFunctionInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GenericMachineInstrs.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/LegalizerHelper.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MIPatternMatch.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/RegisterBank.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define GET_TARGET_REGBANK_IMPL</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUGenRegisterBank.inc&quot;</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file will be TableGen&apos;ed at some point.</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUGenRegisterBankInfo.def&quot;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace MIPatternMatch;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Observer to apply a register bank to new registers created by LegalizerHelper.</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class ApplyRegBankMapping final : public GISelChangeObserver {</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineIRBuilder &amp;B;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const AMDGPURegisterBankInfo &amp;RBI;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const RegisterBank *NewBank;</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SmallVector&lt;MachineInstr *, 4&gt; NewInsts;</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  ApplyRegBankMapping(MachineIRBuilder &amp;B, const AMDGPURegisterBankInfo &amp;RBI_,</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                      MachineRegisterInfo &amp;MRI_, const RegisterBank *RB)</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>      : B(B), RBI(RBI_), MRI(MRI_), NewBank(RB) {</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>    assert(!B.isObservingChanges());</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>    B.setChangeObserver(*this);</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>  ~ApplyRegBankMapping() {</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>    for (MachineInstr *MI : NewInsts)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.0k</span>, <span class='None'>False</span>: <span class='covered-line'>2.76k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>      applyBank(*MI);</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>    B.stopObservingChanges();</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// Set any registers that don&apos;t have a set register class or bank to SALU.</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>  void applyBank(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    const unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>    if (Opc == AMDGPU::G_ANYEXT || <div class='tooltip'>Opc == AMDGPU::G_ZEXT<span class='tooltip-content'>11.7k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L124' href='#L124'><span>124:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.30k</span>, <span class='None'>False</span>: <span class='covered-line'>11.7k</span>]
  Branch (<span class='line-number'><a name='L124' href='#L124'><span>124:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>954</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>13.0k</pre></td><td class='code'><pre>        <div class='tooltip'>Opc == AMDGPU::G_SEXT<span class='tooltip-content'>10.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L125' href='#L125'><span>125:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>578</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L124'><span>124:9</span></a></span>) to (<span class='line-number'><a href='#L124'><span>125:30</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (124:9)
     Condition C2 --> (124:36)
     Condition C3 --> (125:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // LegalizerHelper wants to use the basic legalization artifacts when</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // widening etc. We don&apos;t handle selection with vcc in artifact sources,</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // so we need to use a select instead to handle these properly.</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>      Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>      Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>      const RegisterBank *SrcBank = RBI.getRegBank(SrcReg, MRI, *RBI.TRI);</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>      if (SrcBank == &amp;AMDGPU::VCCRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>2.80k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        assert(MRI.getType(SrcReg) == LLT::scalar(1));</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        assert(MRI.getType(DstReg) == S32);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        assert(NewBank == &amp;AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Replace the extension with a select, which really uses the boolean</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // source.</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        B.setInsertPt(*MI.getParent(), MI);</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        auto True = B.buildConstant(S32, Opc == AMDGPU::G_SEXT ? <div class='tooltip'><span class='red'>-1</span><span class='tooltip-content'>0</span></div> : 1);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L142' href='#L142'><span>142:42</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        auto False = B.buildConstant(S32, 0);</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        B.buildSelect(DstReg, SrcReg, True, False);</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        MRI.setRegBank(True.getReg(0), *NewBank);</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        MRI.setRegBank(False.getReg(0), *NewBank);</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>      assert(!MRI.getRegClassOrRegBank(DstReg));</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>      MRI.setRegBank(DstReg, *NewBank);</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    if (Opc == AMDGPU::G_TRUNC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L156' href='#L156'><span>156:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42k</span>, <span class='None'>False</span>: <span class='covered-line'>8.75k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>      Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>      const RegisterBank *DstBank = RBI.getRegBank(DstReg, MRI, *RBI.TRI);</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>      assert(DstBank != &amp;AMDGPU::VCCRegBank);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>    <div class='tooltip'>for (MachineOperand &amp;Op : MI.operands())<span class='tooltip-content'>10.1k</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L163' href='#L163'><span>163:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.8k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>25.8k</pre></td><td class='code'><pre>      if (!Op.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.42k</span>, <span class='None'>False</span>: <span class='covered-line'>23.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>2.42k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We may see physical registers if building a real MI</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>23.4k</pre></td><td class='code'><pre>      Register Reg = Op.getReg();</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>23.4k</pre></td><td class='code'><pre>      if (Reg.isPhysical() || <div class='tooltip'>MRI.getRegClassOrRegBank(Reg)<span class='tooltip-content'>23.0k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>385</span>, <span class='None'>False</span>: <span class='covered-line'>23.0k</span>]
  Branch (<span class='line-number'><a name='L169' href='#L169'><span>169:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.3k</span>, <span class='None'>False</span>: <span class='covered-line'>8.66k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L169'><span>169:11</span></a></span>) to (<span class='line-number'><a href='#L169'><span>169:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (169:11)
     Condition C2 --> (169:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>8.66k</pre></td><td class='code'><pre>      const RegisterBank *RB = NewBank;</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>8.66k</pre></td><td class='code'><pre>      if (MRI.getType(Reg) == LLT::scalar(1)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L173' href='#L173'><span>173:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8.66k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        assert(NewBank == &amp;AMDGPU::VGPRRegBank &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>               &quot;s1 operands should only be used for vector bools&quot;)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        assert<span class='red'>((MI.getOpcode() != AMDGPU::G_TRUNC &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                MI.getOpcode() != AMDGPU::G_ANYEXT) &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>               &quot;not expecting legalization artifacts here&quot;)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>RB = &amp;AMDGPU::VCCRegBank;</span></pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>8.66k</pre></td><td class='code'><pre>      MRI.setRegBank(Reg, *RB);</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>8.66k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  void erasingInstr(MachineInstr &amp;MI) override <span class='red'>{}</span></pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>  void createdInstr(MachineInstr &amp;MI) override {</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // At this point, the instruction was just inserted and has no operands.</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>    NewInsts.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>13.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>2.11k</pre></td><td class='code'><pre>  void changingInstr(MachineInstr &amp;MI) override {}</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>2.11k</pre></td><td class='code'><pre>  void changedInstr(MachineInstr &amp;MI) override {</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: In principle we should probably add the instruction to NewInsts,</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // but the way the LegalizerHelper uses the observer, we will always see the</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // registers we need to set the regbank on also referenced in a new</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // instruction.</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>2.11k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPURegisterBankInfo::AMDGPURegisterBankInfo(const GCNSubtarget &amp;ST)</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    : Subtarget(ST), TRI(Subtarget.getRegisterInfo()),</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      TII(Subtarget.getInstrInfo()) {</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // HACK: Until this is fully tablegen&apos;d.</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  static llvm::once_flag InitializeRegisterBankFlag;</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  static auto InitializeRegisterBankOnce = [this]() {</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>    assert(&amp;getRegBank(AMDGPU::SGPRRegBankID) == &amp;AMDGPU::SGPRRegBank &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>           &amp;getRegBank(AMDGPU::VGPRRegBankID) == &amp;AMDGPU::VGPRRegBank &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>           &amp;getRegBank(AMDGPU::AGPRRegBankID) == &amp;AMDGPU::AGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>    (void)this;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  llvm::call_once(InitializeRegisterBankFlag, InitializeRegisterBankOnce);</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>49.9k</pre></td><td class='code'><pre>static bool isVectorRegisterBank(const RegisterBank &amp;Bank) {</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>49.9k</pre></td><td class='code'><pre>  unsigned BankID = Bank.getID();</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>49.9k</pre></td><td class='code'><pre>  return BankID == AMDGPU::VGPRRegBankID || <div class='tooltip'>BankID == AMDGPU::AGPRRegBankID<span class='tooltip-content'>49.8k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L223' href='#L223'><span>223:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67</span>, <span class='None'>False</span>: <span class='covered-line'>49.8k</span>]
  Branch (<span class='line-number'><a name='L223' href='#L223'><span>223:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>49.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L223'><span>223:10</span></a></span>) to (<span class='line-number'><a href='#L223'><span>223:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (223:10)
     Condition C2 --> (223:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>49.9k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>4.14k</pre></td><td class='code'><pre>bool AMDGPURegisterBankInfo::isDivergentRegBank(const RegisterBank *RB) const {</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>4.14k</pre></td><td class='code'><pre>  return RB != &amp;AMDGPU::SGPRRegBank;</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>4.14k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned AMDGPURegisterBankInfo::copyCost(const RegisterBank &amp;Dst,</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          const RegisterBank &amp;Src,</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>                                          TypeSize Size) const {</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Should there be a UniformVGPRRegBank which can use readfirstlane?</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>  if (Dst.getID() == AMDGPU::SGPRRegBankID &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L234' href='#L234'><span>234:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.9k</span>, <span class='None'>False</span>: <span class='covered-line'>75.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>49.9k</span></div><div class='tooltip'>isVectorRegisterBank(Src)<span class='tooltip-content'>49.9k</span></div> || <div class='tooltip'>Src.getID() == AMDGPU::VCCRegBankID<span class='tooltip-content'>49.8k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L235' href='#L235'><span>235:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>49.8k</span>]
  Branch (<span class='line-number'><a name='L235' href='#L235'><span>235:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>49.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L234'><span>234:7</span></a></span>) to (<span class='line-number'><a href='#L234'><span>235:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (234:7)
     Condition C2 --> (235:8)
     Condition C3 --> (235:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>118</pre></td><td class='code'><pre>    return std::numeric_limits&lt;unsigned&gt;::max();</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>118</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Bool values are tricky, because the meaning is based on context. The SCC</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and VCC banks are for the natural scalar and vector conditions produced by</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // a compare.</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Legalization doesn&apos;t know about the necessary context, so an s1 use may</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // have been a truncate from an arbitrary value, in which case a copy (lowered</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // as a compare with 0) needs to be inserted.</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>  if (Size == 1 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L246' href='#L246'><span>246:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>565</span>, <span class='None'>False</span>: <span class='covered-line'>124k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>      <div class='tooltip'>(Dst.getID() == AMDGPU::SGPRRegBankID)<span class='tooltip-content'>565</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>565</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>      <div class='tooltip'><span class='red'>(</span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>isVectorRegisterBank(Src)</span><span class='tooltip-content'>0</span></div><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L248' href='#L248'><span>248:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       </span><span class='red'>Src.getID() == AMDGPU::SGPRRegBankID</span><span class='red'> ||</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L249' href='#L249'><span>249:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>       </span><span class='red'>Src.getID() == AMDGPU::VCCRegBankID</span><span class='red'>)</span>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:8</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L246'><span>246:7</span></a></span>) to (<span class='line-number'><a href='#L246'><span>250:44</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (246:7)
     Condition C2 --> (247:7)
     Condition C3 --> (248:8)
     Condition C4 --> (249:8)
     Condition C5 --> (250:8)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  -,  -,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  C5-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return std::numeric_limits&lt;unsigned&gt;::max()</span>;</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // There is no direct copy between AGPRs.</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>  if (Dst.getID() == AMDGPU::AGPRRegBankID &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L254' href='#L254'><span>254:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>277</span>, <span class='None'>False</span>: <span class='covered-line'>124k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>      <div class='tooltip'>Src.getID() == AMDGPU::AGPRRegBankID<span class='tooltip-content'>277</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L255' href='#L255'><span>255:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>234</span>, <span class='None'>False</span>: <span class='covered-line'>43</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L254'><span>254:7</span></a></span>) to (<span class='line-number'><a href='#L254'><span>255:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (254:7)
     Condition C2 --> (255:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>234</pre></td><td class='code'><pre>    return 4;</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>  return RegisterBankInfo::copyCost(Dst, Src, Size);</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>125k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned AMDGPURegisterBankInfo::getBreakDownCost(</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const ValueMapping &amp;ValMapping,</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>  const RegisterBank *CurBank) const {</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check if this is a breakdown for G_LOAD to move the pointer from SGPR to</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VGPR.</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Is there a better way to do this?</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>  if (ValMapping.NumBreakDowns &gt;= 2 || <div class='tooltip'><span class='red'>ValMapping.BreakDown[0].Length &gt;= 64</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>273</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:40</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L267'><span>267:7</span></a></span>) to (<span class='line-number'><a href='#L267'><span>267:76</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (267:7)
     Condition C2 --> (267:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>    return 10; // This is expensive.</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  assert<span class='red'>(ValMapping.NumBreakDowns == 2 &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         ValMapping.BreakDown[0].Length == 32 &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         ValMapping.BreakDown[0].StartIdx == 0 &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         ValMapping.BreakDown[1].Length == 32 &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         ValMapping.BreakDown[1].StartIdx == 32 &amp;&amp;</span></pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         ValMapping.BreakDown[0].RegBank == ValMapping.BreakDown[1].RegBank)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 32-bit extract of a 64-bit value is just access of a subregister, so free.</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Cost of 0 hits assert, though it&apos;s not clear it&apos;s what we really</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // want.</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: 32-bit insert to a 64-bit SGPR may incur a non-free copy due to SGPR</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // alignment restrictions, but this probably isn&apos;t important.</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return 1</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBank &amp;</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPURegisterBankInfo::getRegBankFromRegClass(const TargetRegisterClass &amp;RC,</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>1.51M</pre></td><td class='code'><pre>                                               LLT Ty) const {</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>1.51M</pre></td><td class='code'><pre>  if (&amp;RC == &amp;AMDGPU::SReg_1RegClass)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.91k</span>, <span class='None'>False</span>: <span class='covered-line'>1.50M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>2.91k</pre></td><td class='code'><pre>    return AMDGPU::VCCRegBank;</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We promote real scalar booleans to SReg_32. Any SGPR using s1 is really a</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // VCC-like use.</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>  if (TRI-&gt;isSGPRClass(&amp;RC)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L294' href='#L294'><span>294:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>490k</span>, <span class='None'>False</span>: <span class='covered-line'>1.01M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: This probably came from a copy from a physical register, which</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // should be inferable from the copied to-type. We don&apos;t have many boolean</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // physical register constraints so just assume a normal SGPR for now.</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>490k</pre></td><td class='code'><pre>    if (!Ty.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L298' href='#L298'><span>298:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65.6k</span>, <span class='None'>False</span>: <span class='covered-line'>424k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>65.6k</pre></td><td class='code'><pre>      return AMDGPU::SGPRRegBank;</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>424k</pre></td><td class='code'><pre>    return Ty == LLT::scalar(1) ? <div class='tooltip'>AMDGPU::VCCRegBank<span class='tooltip-content'>7.97k</span></div> : <div class='tooltip'>AMDGPU::SGPRRegBank<span class='tooltip-content'>416k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L301' href='#L301'><span>301:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.97k</span>, <span class='None'>False</span>: <span class='covered-line'>416k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>490k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>1.01M</pre></td><td class='code'><pre>  return TRI-&gt;isAGPRClass(&amp;RC) ? <div class='tooltip'>AMDGPU::AGPRRegBank<span class='tooltip-content'>432</span></div> : <div class='tooltip'>AMDGPU::VGPRRegBank<span class='tooltip-content'>1.01M</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L304' href='#L304'><span>304:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>432</span>, <span class='None'>False</span>: <span class='covered-line'>1.01M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>1.50M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>template &lt;unsigned NumOps&gt;</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>RegisterBankInfo::InstructionMappings</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPURegisterBankInfo::addMappingFromTable(</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const std::array&lt;unsigned, NumOps&gt; RegSrcOpIdx,</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>    ArrayRef&lt;OpRegBankEntry&lt;NumOps&gt;&gt; Table) const {</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>  InstructionMappings AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>  SmallVector&lt;const ValueMapping *, 10&gt; Operands(MI.getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>  unsigned Sizes[NumOps];</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>533</pre></td><td class='code'><pre>  for (unsigned I = 0; I &lt; NumOps; <div class='tooltip'>++I<span class='tooltip-content'>290</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>222</span>, <span class='None'>False</span>: <span class='covered-line'>222</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    Register Reg = MI.getOperand(RegSrcOpIdx[I]).getReg();</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>    Sizes[I] = getSizeInBits(Reg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>  for (unsigned I = 0, E = MI.getNumExplicitDefs(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>237</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:53</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>216</span>, <span class='None'>False</span>: <span class='covered-line'>222</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>    unsigned SizeI = getSizeInBits(MI.getOperand(I).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>    Operands[I] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SizeI);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // getInstrMapping&apos;s default mapping uses ID 1, so start at 2.</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>  unsigned MappingID = 2;</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>505</pre></td><td class='code'><pre>  for (const auto &amp;Entry : Table) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>453</span>, <span class='None'>False</span>: <span class='covered-line'>222</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>    for (unsigned I = 0; I &lt; NumOps; <div class='tooltip'>++I<span class='tooltip-content'>629</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>453</span>, <span class='None'>False</span>: <span class='covered-line'>453</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>629</pre></td><td class='code'><pre>      int OpIdx = RegSrcOpIdx[I];</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>629</pre></td><td class='code'><pre>      Operands[OpIdx] = AMDGPU::getValueMapping(Entry.RegBanks[I], Sizes[I]);</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>629</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>505</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;getInstructionMapping(MappingID++, Entry.Cost,</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>505</pre></td><td class='code'><pre>                                                 getOperandsMapping(Operands),</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>505</pre></td><td class='code'><pre>                                                 Operands.size()));</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>505</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>  return AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>243</pre></td><td class='code'><pre>}</pre><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>llvm::SmallVector&lt;llvm::RegisterBankInfo::InstructionMapping const*, 4u&gt; llvm::AMDGPURegisterBankInfo::addMappingFromTable&lt;3u&gt;(llvm::MachineInstr const&amp;, llvm::MachineRegisterInfo const&amp;, std::array&lt;unsigned int, 3u&gt;, llvm::ArrayRef&lt;llvm::AMDGPURegisterBankInfo::OpRegBankEntry&lt;3u&gt; &gt;) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    ArrayRef&lt;OpRegBankEntry&lt;NumOps&gt;&gt; Table) const {</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  InstructionMappings AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  SmallVector&lt;const ValueMapping *, 10&gt; Operands(MI.getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  unsigned Sizes[NumOps];</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  for (unsigned I = 0; I &lt; NumOps; <div class='tooltip'>++I<span class='tooltip-content'>48</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    Register Reg = MI.getOperand(RegSrcOpIdx[I]).getReg();</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    Sizes[I] = getSizeInBits(Reg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  for (unsigned I = 0, E = MI.getNumExplicitDefs(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>16</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    unsigned SizeI = getSizeInBits(MI.getOperand(I).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    Operands[I] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SizeI);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // getInstrMapping&apos;s default mapping uses ID 1, so start at 2.</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  unsigned MappingID = 2;</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  for (const auto &amp;Entry : Table) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    for (unsigned I = 0; I &lt; NumOps; <div class='tooltip'>++I<span class='tooltip-content'>96</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>      int OpIdx = RegSrcOpIdx[I];</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>      Operands[OpIdx] = AMDGPU::getValueMapping(Entry.RegBanks[I], Sizes[I]);</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;getInstructionMapping(MappingID++, Entry.Cost,</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>                                                 getOperandsMapping(Operands),</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>                                                 Operands.size()));</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  return AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>llvm::SmallVector&lt;llvm::RegisterBankInfo::InstructionMapping const*, 4u&gt; llvm::AMDGPURegisterBankInfo::addMappingFromTable&lt;4u&gt;(llvm::MachineInstr const&amp;, llvm::MachineRegisterInfo const&amp;, std::array&lt;unsigned int, 4u&gt;, llvm::ArrayRef&lt;llvm::AMDGPURegisterBankInfo::OpRegBankEntry&lt;4u&gt; &gt;) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    ArrayRef&lt;OpRegBankEntry&lt;NumOps&gt;&gt; Table) const {</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  InstructionMappings AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  SmallVector&lt;const ValueMapping *, 10&gt; Operands(MI.getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  unsigned Sizes[NumOps];</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  for (unsigned I = 0; I &lt; NumOps; <div class='tooltip'>++I<span class='tooltip-content'>20</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    Register Reg = MI.getOperand(RegSrcOpIdx[I]).getReg();</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    Sizes[I] = getSizeInBits(Reg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  for (unsigned I = 0, E = MI.getNumExplicitDefs(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>5</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    unsigned SizeI = getSizeInBits(MI.getOperand(I).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    Operands[I] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SizeI);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // getInstrMapping&apos;s default mapping uses ID 1, so start at 2.</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  unsigned MappingID = 2;</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  for (const auto &amp;Entry : Table) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>    for (unsigned I = 0; I &lt; NumOps; <div class='tooltip'>++I<span class='tooltip-content'>80</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>      int OpIdx = RegSrcOpIdx[I];</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>      Operands[OpIdx] = AMDGPU::getValueMapping(Entry.RegBanks[I], Sizes[I]);</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;getInstructionMapping(MappingID++, Entry.Cost,</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>                                                 getOperandsMapping(Operands),</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>                                                 Operands.size()));</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  return AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div><div class='expansion-view'><div class='source-name-title'><pre>Unexecuted instantiation: llvm::SmallVector&lt;llvm::RegisterBankInfo::InstructionMapping const*, 4u&gt; llvm::AMDGPURegisterBankInfo::addMappingFromTable&lt;2u&gt;(llvm::MachineInstr const&amp;, llvm::MachineRegisterInfo const&amp;, std::array&lt;unsigned int, 2u&gt;, llvm::ArrayRef&lt;llvm::AMDGPURegisterBankInfo::OpRegBankEntry&lt;2u&gt; &gt;) const</pre></div></div><div class='expansion-view'><div class='centered'><table><div class='source-name-title'><pre>llvm::SmallVector&lt;llvm::RegisterBankInfo::InstructionMapping const*, 4u&gt; llvm::AMDGPURegisterBankInfo::addMappingFromTable&lt;1u&gt;(llvm::MachineInstr const&amp;, llvm::MachineRegisterInfo const&amp;, std::array&lt;unsigned int, 1u&gt;, llvm::ArrayRef&lt;llvm::AMDGPURegisterBankInfo::OpRegBankEntry&lt;1u&gt; &gt;) const</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>    ArrayRef&lt;OpRegBankEntry&lt;NumOps&gt;&gt; Table) const {</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>  InstructionMappings AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>  SmallVector&lt;const ValueMapping *, 10&gt; Operands(MI.getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>  unsigned Sizes[NumOps];</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>  for (unsigned I = 0; I &lt; NumOps; <div class='tooltip'>++I<span class='tooltip-content'>222</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>222</span>, <span class='None'>False</span>: <span class='covered-line'>222</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>    Register Reg = MI.getOperand(RegSrcOpIdx[I]).getReg();</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>    Sizes[I] = getSizeInBits(Reg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>438</pre></td><td class='code'><pre>  for (unsigned I = 0, E = MI.getNumExplicitDefs(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>216</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>216</span>, <span class='None'>False</span>: <span class='covered-line'>222</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>    unsigned SizeI = getSizeInBits(MI.getOperand(I).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>    Operands[I] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SizeI);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // getInstrMapping&apos;s default mapping uses ID 1, so start at 2.</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>  unsigned MappingID = 2;</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>453</pre></td><td class='code'><pre>  for (const auto &amp;Entry : Table) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>453</span>, <span class='None'>False</span>: <span class='covered-line'>222</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>906</pre></td><td class='code'><pre>    for (unsigned I = 0; I &lt; NumOps; <div class='tooltip'>++I<span class='tooltip-content'>453</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L332' href='#L332'><span>332:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>453</span>, <span class='None'>False</span>: <span class='covered-line'>453</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>453</pre></td><td class='code'><pre>      int OpIdx = RegSrcOpIdx[I];</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>453</pre></td><td class='code'><pre>      Operands[OpIdx] = AMDGPU::getValueMapping(Entry.RegBanks[I], Sizes[I]);</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>453</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='covered-line'><pre>453</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;getInstructionMapping(MappingID++, Entry.Cost,</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='covered-line'><pre>453</pre></td><td class='code'><pre>                                                 getOperandsMapping(Operands),</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='covered-line'><pre>453</pre></td><td class='code'><pre>                                                 Operands.size()));</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>453</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>  return AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>}</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>RegisterBankInfo::InstructionMappings</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic(</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>    const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>  switch (cast&lt;GIntrinsic&gt;(MI).getIntrinsicID()) {</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_readlane: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L349' href='#L349'><span>349:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>159</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    static const OpRegBankEntry&lt;3&gt; Table[2] = {</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Perfectly legal.</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Need a readfirstlane for the index.</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 }</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    const std::array&lt;unsigned, 3&gt; RegSrcOpIdx = { { 0, 2, 3 } };</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return addMappingFromTable&lt;3&gt;(MI, MRI, RegSrcOpIdx, Table);</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_writelane: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L361' href='#L361'><span>361:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>162</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    static const OpRegBankEntry&lt;4&gt; Table[4] = {</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Perfectly legal.</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 1 },</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Need readfirstlane of first op</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 },</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Need readfirstlane of second op</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 },</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Need readfirstlane of both ops</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 3 }</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // rsrc, voffset, offset</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    const std::array&lt;unsigned, 4&gt; RegSrcOpIdx = { { 0, 2, 3, 4 } };</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    return addMappingFromTable&lt;4&gt;(MI, MRI, RegSrcOpIdx, Table);</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L380' href='#L380'><span>380:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    return RegisterBankInfo::getInstrAlternativeMappings(MI);</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>RegisterBankInfo::InstructionMappings</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects(</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  switch (cast&lt;GIntrinsic&gt;(MI).getIntrinsicID()) {</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Intrinsic::amdgcn_s_buffer_load: {</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L390' href='#L390'><span>390:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    static const OpRegBankEntry&lt;2&gt; Table[4] = {</span></pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Perfectly legal.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      { { AMDGPU::SGPRRegBankID, AMDGPU::SGPRRegBankID }, 1 },</span></pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Only need 1 register in loop<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      { { AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID }, 300 },</span></pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Have to waterfall the resource.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID }, 1000 },</span></pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Have to waterfall the resource, and the offset.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 1500 }</span></pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    };</span></pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // rsrc, offset<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    const std::array&lt;unsigned, 2&gt; RegSrcOpIdx = { { 2, 3 } };</span></pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return addMappingFromTable&lt;2&gt;(MI, MRI, RegSrcOpIdx, Table);</span></pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre><span class='red'>  </span>case Intrinsic::amdgcn_ds_ordered_add:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L409' href='#L409'><span>409:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_ordered_swap: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L410' href='#L410'><span>410:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // VGPR = M0, VGPR</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    static const OpRegBankEntry&lt;3&gt; Table[2] = {</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Perfectly legal.</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      { { AMDGPU::VGPRRegBankID, AMDGPU::SGPRRegBankID, AMDGPU::VGPRRegBankID  }, 1 },</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Need a readfirstlane for m0</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      { { AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID, AMDGPU::VGPRRegBankID }, 2 }</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    const std::array&lt;unsigned, 3&gt; RegSrcOpIdx = { { 0, 2, 3 } };</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return addMappingFromTable&lt;3&gt;(MI, MRI, RegSrcOpIdx, Table);</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_s_sendmsg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L423' href='#L423'><span>423:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_s_sendmsghalt: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L424' href='#L424'><span>424:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Should have no register for immediate</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    static const OpRegBankEntry&lt;1&gt; Table[2] = {</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Perfectly legal.</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      { { AMDGPU::SGPRRegBankID }, 1 },</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Need readlane</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      { { AMDGPU::VGPRRegBankID }, 3 }</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    const std::array&lt;unsigned, 1&gt; RegSrcOpIdx = { { 2 } };</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return addMappingFromTable&lt;1&gt;(MI, MRI, RegSrcOpIdx, Table);</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L437' href='#L437'><span>437:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    return RegisterBankInfo::getInstrAlternativeMappings(MI);</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: Returns uniform if there&apos;s no source value information. This is</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// probably wrong.</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>bool AMDGPURegisterBankInfo::isScalarLoadLegal(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>  if (!MI.hasOneMemOperand())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L445' href='#L445'><span>445:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>7.55k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>  const MachineMemOperand *MMO = *MI.memoperands_begin();</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>  const unsigned AS = MMO-&gt;getAddrSpace();</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>  const bool IsConst = AS == AMDGPUAS::CONSTANT_ADDRESS ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L450' href='#L450'><span>450:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.61k</span>, <span class='None'>False</span>: <span class='covered-line'>940</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>                       <div class='tooltip'>AS == AMDGPUAS::CONSTANT_ADDRESS_32BIT<span class='tooltip-content'>940</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L451' href='#L451'><span>451:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>936</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L450'><span>450:24</span></a></span>) to (<span class='line-number'><a href='#L450'><span>451:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (450:24)
     Condition C2 --> (451:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>  const unsigned MemSize = 8 * MMO-&gt;getSize().getValue();</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Require 4-byte alignment.</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>  return (MMO-&gt;getAlign() &gt;= Align(4) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.75k</span>, <span class='None'>False</span>: <span class='covered-line'>804</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>804</span></div><div class='tooltip'>Subtarget.hasScalarSubwordLoads()<span class='tooltip-content'>804</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>245</span>, <span class='None'>False</span>: <span class='covered-line'>559</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>           <div class='tooltip'>(<span class='tooltip-content'>245</span></div><div class='tooltip'>(<span class='tooltip-content'>245</span></div><div class='tooltip'>MemSize == 16<span class='tooltip-content'>245</span></div> &amp;&amp; <div class='tooltip'>MMO-&gt;getAlign() &gt;= Align(2)<span class='tooltip-content'>46</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L457' href='#L457'><span>457:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>199</span>]
  Branch (<span class='line-number'><a name='L457' href='#L457'><span>457:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>245</pre></td><td class='code'><pre>            <div class='tooltip'>(<span class='tooltip-content'>199</span></div><div class='tooltip'>MemSize == 8<span class='tooltip-content'>199</span></div> &amp;&amp; <div class='tooltip'>MMO-&gt;getAlign() &gt;= Align(1)<span class='tooltip-content'>195</span></div>)))) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L458' href='#L458'><span>458:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>195</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
  Branch (<span class='line-number'><a name='L458' href='#L458'><span>458:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>195</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>         // Can&apos;t do a scalar atomic load.</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>         <div class='tooltip'>!MMO-&gt;isAtomic()<span class='tooltip-content'>6.99k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L460' href='#L460'><span>460:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.99k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>         // Don&apos;t use scalar loads for volatile accesses to non-constant address</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>         // spaces.</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>6.99k</span></div><div class='tooltip'>IsConst<span class='tooltip-content'>6.99k</span></div> || <div class='tooltip'>!MMO-&gt;isVolatile()<span class='tooltip-content'>692</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.29k</span>, <span class='None'>False</span>: <span class='covered-line'>692</span>]
  Branch (<span class='line-number'><a name='L463' href='#L463'><span>463:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>575</span>, <span class='None'>False</span>: <span class='covered-line'>117</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>         // Memory must be known constant, or not written before this load.</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>6.87k</span></div><div class='tooltip'>IsConst<span class='tooltip-content'>6.87k</span></div> || <div class='tooltip'>MMO-&gt;isInvariant()<span class='tooltip-content'>575</span></div> || <div class='tooltip'>(MMO-&gt;getFlags() &amp; MONoClobber)<span class='tooltip-content'>522</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.29k</span>, <span class='None'>False</span>: <span class='covered-line'>575</span>]
  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>522</span>]
  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>461</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>         <div class='tooltip'>AMDGPUInstrInfo::isUniformMMO(MMO)<span class='tooltip-content'>6.81k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.78k</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>7.55k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>RegisterBankInfo::InstructionMappings</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPURegisterBankInfo::getInstrAlternativeMappings(</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>5.19k</pre></td><td class='code'><pre>    const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>5.19k</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>5.19k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>5.19k</pre></td><td class='code'><pre>  InstructionMappings AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>5.19k</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>  case TargetOpcode::G_CONSTANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L479' href='#L479'><span>479:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>185</span>, <span class='None'>False</span>: <span class='covered-line'>5.01k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>215</pre></td><td class='code'><pre>  case TargetOpcode::G_IMPLICIT_DEF: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L480' href='#L480'><span>480:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>5.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>215</pre></td><td class='code'><pre>    unsigned Size = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>215</pre></td><td class='code'><pre>    if (Size == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L482' href='#L482'><span>482:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>206</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      static const OpRegBankEntry&lt;1&gt; Table[3] = {</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        { { AMDGPU::VGPRRegBankID }, 1 },</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        { { AMDGPU::SGPRRegBankID }, 1 },</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        { { AMDGPU::VCCRegBankID }, 1 }</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      };</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      return addMappingFromTable&lt;1&gt;(MI, MRI, {{ 0 }}, Table);</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>    [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>  case TargetOpcode::G_FCONSTANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L494' href='#L494'><span>494:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>  case TargetOpcode::G_FRAME_INDEX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>5.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>  case TargetOpcode::G_GLOBAL_VALUE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L496' href='#L496'><span>496:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>    static const OpRegBankEntry&lt;1&gt; Table[2] = {</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>      { { AMDGPU::VGPRRegBankID }, 1 },</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>      { { AMDGPU::SGPRRegBankID }, 1 }</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>    return addMappingFromTable&lt;1&gt;(MI, MRI, {{ 0 }}, Table);</pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  case TargetOpcode::G_AND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L504' href='#L504'><span>504:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>5.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>  case TargetOpcode::G_OR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L505' href='#L505'><span>505:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>5.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  case TargetOpcode::G_XOR: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L506' href='#L506'><span>506:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>5.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    unsigned Size = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    if (Size == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L509' href='#L509'><span>509:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>87</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // s_{and|or|xor}_b32 set scc when the result of the 32-bit op is not 0.</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      const InstructionMapping &amp;SCCMapping = getInstructionMapping(</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        1, 1, getOperandsMapping(</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>          {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32),</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>           AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32),</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>           AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32)}),</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        3); // Num Operands</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      AltMappings.push_back(&amp;SCCMapping);</pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      const InstructionMapping &amp;VCCMapping0 = getInstructionMapping(</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        2, 1, getOperandsMapping(</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>          {AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>           AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>           AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, Size)}),</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        3); // Num Operands</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      AltMappings.push_back(&amp;VCCMapping0);</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>      return AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>    if (Size != 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L529' href='#L529'><span>529:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    const InstructionMapping &amp;SSMapping = getInstructionMapping(</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      1, 1, getOperandsMapping(</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>        {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size)}),</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      3); // Num Operands</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;SSMapping);</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    const InstructionMapping &amp;VVMapping = getInstructionMapping(</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      2, 2, getOperandsMapping(</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>        {AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>         AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size)}),</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      3); // Num Operands</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;VVMapping);</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  case TargetOpcode::G_LOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L549' href='#L549'><span>549:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>5.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  case TargetOpcode::G_ZEXTLOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>5.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case TargetOpcode::G_SEXTLOAD: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>5.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    unsigned Size = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    LLT PtrTy = MRI.getType(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    unsigned PtrSize = PtrTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    unsigned AS = PtrTy.getAddressSpace();</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    if ((AS != AMDGPUAS::LOCAL_ADDRESS &amp;&amp; <div class='tooltip'>AS != AMDGPUAS::REGION_ADDRESS<span class='tooltip-content'>46</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L557' href='#L557'><span>557:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>         <div class='tooltip'>AS != AMDGPUAS::PRIVATE_ADDRESS<span class='tooltip-content'>46</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L558' href='#L558'><span>558:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>        <div class='tooltip'>isScalarLoadLegal(MI)<span class='tooltip-content'>45</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L559' href='#L559'><span>559:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L557'><span>557:9</span></a></span>) to (<span class='line-number'><a href='#L557'><span>559:30</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (557:10)
     Condition C2 --> (557:43)
     Condition C3 --> (558:10)
     Condition C4 --> (559:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  F,  -  = F      }
  3 { T,  T,  T,  F  = F      }
  4 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: not covered
  C3-Pair: covered: (2,4)
  C4-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      const InstructionMapping &amp;SSMapping = getInstructionMapping(</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>          1, 1, getOperandsMapping(</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>                    {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>                     AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, PtrSize)}),</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>          2); // Num Operands</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      AltMappings.push_back(&amp;SSMapping);</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    const InstructionMapping &amp;VVMapping = getInstructionMapping(</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>        2, 1,</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>        getOperandsMapping(</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>            {AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>             AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, PtrSize)}),</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>        2); // Num Operands</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;VVMapping);</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // It may be possible to have a vgpr = load sgpr mapping here, because</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the mubuf instructions support this kind of load, but probably for only</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // gfx7 and older.  However, the addressing mode matching in the instruction</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // selector should be able to do a better job of detecting and selecting</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // these kinds of loads from the vgpr = load vgpr mapping.</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    return AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  case TargetOpcode::G_SELECT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L585' href='#L585'><span>585:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>5.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    unsigned Size = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    const InstructionMapping &amp;SSMapping = getInstructionMapping(1, 1,</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>      getOperandsMapping({AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 1),</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>                          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size)}),</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>      4); // Num Operands</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;SSMapping);</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    const InstructionMapping &amp;VVMapping = getInstructionMapping(2, 1,</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>      getOperandsMapping({AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>                          AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1),</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>                          AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>                          AMDGPU::getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size)}),</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>      4); // Num Operands</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;VVMapping);</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    return AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case TargetOpcode::G_UADDE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L605' href='#L605'><span>605:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>5.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case TargetOpcode::G_USUBE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L606' href='#L606'><span>606:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>5.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  case TargetOpcode::G_SADDE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L607' href='#L607'><span>607:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>5.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  case TargetOpcode::G_SSUBE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L608' href='#L608'><span>608:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>5.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    unsigned Size = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    const InstructionMapping &amp;SSMapping = getInstructionMapping(1, 1,</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      getOperandsMapping(</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 1),</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>         AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 1)}),</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      5); // Num Operands</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;SSMapping);</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    const InstructionMapping &amp;VVMapping = getInstructionMapping(2, 1,</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      getOperandsMapping({AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>                          AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1),</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>                          AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>                          AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size),</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>                          AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1)}),</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      5); // Num Operands</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;VVMapping);</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    return AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>  case AMDGPU::G_BRCOND: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L630' href='#L630'><span>630:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>5.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    assert(MRI.getType(MI.getOperand(0).getReg()).getSizeInBits() == 1);</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Change type to 32 for scalar</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    const InstructionMapping &amp;SMapping = getInstructionMapping(</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>      1, 1, getOperandsMapping(</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>        {AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 1), nullptr}),</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>      2); // Num Operands</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;SMapping);</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    const InstructionMapping &amp;VMapping = getInstructionMapping(</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>      1, 1, getOperandsMapping(</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>        {AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1), nullptr }),</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>      2); // Num Operands</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    AltMappings.push_back(&amp;VMapping);</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    return AltMappings;</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L647' href='#L647'><span>647:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>5.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC_CONVERGENT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L648' href='#L648'><span>648:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121</span>, <span class='None'>False</span>: <span class='covered-line'>5.07k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='covered-line'><pre>167</pre></td><td class='code'><pre>    return getInstrAlternativeMappingsIntrinsic(MI, MRI);</pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L650' href='#L650'><span>650:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>5.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC_CONVERGENT_W_SIDE_EFFECTS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L651' href='#L651'><span>651:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>5.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    return getInstrAlternativeMappingsIntrinsicWSideEffects(MI, MRI);</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>4.44k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L653' href='#L653'><span>653:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.44k</span>, <span class='None'>False</span>: <span class='covered-line'>758</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='covered-line'><pre>4.44k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>5.19k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>4.52k</pre></td><td class='code'><pre>  return RegisterBankInfo::getInstrAlternativeMappings(MI);</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>5.19k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPURegisterBankInfo::split64BitValueForMapping(</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; &amp;Regs,</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LLT HalfTy,</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  Register Reg) const {</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  assert(HalfTy.getSizeInBits() == 32);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  MachineRegisterInfo *MRI = B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  Register LoLHS = MRI-&gt;createGenericVirtualRegister(HalfTy);</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  Register HiLHS = MRI-&gt;createGenericVirtualRegister(HalfTy);</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  const RegisterBank *Bank = getRegBank(Reg, *MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  MRI-&gt;setRegBank(LoLHS, *Bank);</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  MRI-&gt;setRegBank(HiLHS, *Bank);</pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  Regs.push_back(LoLHS);</pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  Regs.push_back(HiLHS);</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>  B.buildInstr(AMDGPU::G_UNMERGE_VALUES)</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>    .addDef(LoLHS)</pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>    .addDef(HiLHS)</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>    .addUse(Reg);</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Replace the current type each register in \p Regs has with \p NewTy</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void setRegsToType(MachineRegisterInfo &amp;MRI, ArrayRef&lt;Register&gt; Regs,</pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>6.13k</pre></td><td class='code'><pre>                          LLT NewTy) {</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  for (Register Reg : Regs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L684' href='#L684'><span>684:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.2k</span>, <span class='None'>False</span>: <span class='covered-line'>6.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>    assert(MRI.getType(Reg).getSizeInBits() == NewTy.getSizeInBits());</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>    MRI.setType(Reg, NewTy);</pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>12.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>6.13k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='covered-line'><pre>4.65k</pre></td><td class='code'><pre>static LLT getHalfSizedType(LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>4.65k</pre></td><td class='code'><pre>  if (Ty.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L691' href='#L691'><span>691:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>326</span>, <span class='None'>False</span>: <span class='covered-line'>4.33k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>    assert(Ty.getElementCount().isKnownMultipleOf(2));</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>    return LLT::scalarOrVector(Ty.getElementCount().divideCoefficientBy(2),</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>                               Ty.getElementType());</pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='covered-line'><pre>4.33k</pre></td><td class='code'><pre>  assert(Ty.getScalarSizeInBits() % 2 == 0);</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>4.33k</pre></td><td class='code'><pre>  return LLT::scalar(Ty.getScalarSizeInBits() / 2);</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='covered-line'><pre>4.33k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Build one or more V_READFIRSTLANE_B32 instructions to move the given vector</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// source value into a scalar register.</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register AMDGPURegisterBankInfo::buildReadFirstLane(MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>                                                    Register Src) const {</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(Src);</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>  const RegisterBank *Bank = getRegBank(Src, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>  if (Bank == &amp;AMDGPU::SGPRRegBank)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L709' href='#L709'><span>709:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>822</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return Src</span>;</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>  unsigned Bits = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>  assert(Bits % 32 == 0);</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>  if (Bank != &amp;AMDGPU::VGPRRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L715' href='#L715'><span>715:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>816</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We need to copy from AGPR to VGPR</pre></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    Src = B.buildCopy(Ty, Src).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    MRI.setRegBank(Src, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>  LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>  unsigned NumParts = Bits / 32;</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>  SmallVector&lt;Register, 8&gt; SrcParts;</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>  SmallVector&lt;Register, 8&gt; DstParts;</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>  if (Bits == 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L726' href='#L726'><span>726:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>456</span>, <span class='None'>False</span>: <span class='covered-line'>366</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>456</pre></td><td class='code'><pre>    SrcParts.push_back(Src);</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>456</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>366</pre></td><td class='code'><pre>    auto Unmerge = B.buildUnmerge(S32, Src);</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    for (unsigned i = 0; i &lt; NumParts; <div class='tooltip'>++i<span class='tooltip-content'>1.48k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L730' href='#L730'><span>730:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.48k</span>, <span class='None'>False</span>: <span class='covered-line'>366</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>      SrcParts.push_back(Unmerge.getReg(i));</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>366</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; NumParts; <div class='tooltip'>++i<span class='tooltip-content'>1.93k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L734' href='#L734'><span>734:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.93k</span>, <span class='None'>False</span>: <span class='covered-line'>822</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>    Register SrcPart = SrcParts[i];</pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>    Register DstPart = MRI.createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>    MRI.setType(DstPart, NumParts == 1 ? <div class='tooltip'>Ty<span class='tooltip-content'>456</span></div> : <div class='tooltip'>S32<span class='tooltip-content'>1.48k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L737' href='#L737'><span>737:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>456</span>, <span class='None'>False</span>: <span class='covered-line'>1.48k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>    const TargetRegisterClass *Constrained =</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>        constrainGenericRegister(SrcPart, AMDGPU::VGPR_32RegClass, MRI);</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>    (void)Constrained;</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>    assert(Constrained &amp;&amp; &quot;Failed to constrain readfirstlane src reg&quot;);</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>    B.buildInstr(AMDGPU::V_READFIRSTLANE_B32, {DstPart}, {SrcPart});</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>    DstParts.push_back(DstPart);</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>  if (Bits == 32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L749' href='#L749'><span>749:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>456</span>, <span class='None'>False</span>: <span class='covered-line'>366</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>456</pre></td><td class='code'><pre>    return DstParts[0];</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>366</pre></td><td class='code'><pre>  Register Dst = B.buildMergeLikeInstr(Ty, DstParts).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>366</pre></td><td class='code'><pre>  MRI.setRegBank(Dst, AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='covered-line'><pre>366</pre></td><td class='code'><pre>  return Dst;</pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>822</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Legalize instruction \p MI where operands in \p OpIndices must be SGPRs. If</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// any of the required SGPR operands are VGPRs, perform a waterfall loop to</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// execute the instruction for each unique combination of values in all lanes</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// in the wave. The block will be split such that rest of the instructions are</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// moved to a new block.</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Essentially performs this loop:</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Save Execution Mask</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// For (Lane : Wavefront) {</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   Enable Lane, Disable all other lanes</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   SGPR = read SGPR value for current lane from VGPR</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///   VGPRResult[Lane] = use_op SGPR</pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// }</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Restore Execution Mask</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// There is additional complexity to try for compare values to identify the</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// unique values used.</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPURegisterBankInfo::executeInWaterfallLoop(</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineIRBuilder &amp;B, iterator_range&lt;MachineBasicBlock::iterator&gt; Range,</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    SmallSet&lt;Register, 4&gt; &amp;SGPROperandRegs) const {</pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Track use registers which have already been expanded with a readfirstlane</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sequence. This may have multiple uses if moving a sequence.</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  DenseMap&lt;Register, Register&gt; WaterfalledRegMap;</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MachineBasicBlock &amp;MBB = B.getMBB();</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MachineFunction *MF = &amp;B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  const TargetRegisterClass *WaveRC = TRI-&gt;getWaveMaskRegClass();</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  const unsigned MovExecOpc =</pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>      Subtarget.isWave32() ? <div class='tooltip'>AMDGPU::S_MOV_B32<span class='tooltip-content'>110</span></div> : <div class='tooltip'>AMDGPU::S_MOV_B64<span class='tooltip-content'>267</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L787' href='#L787'><span>787:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  const unsigned MovExecTermOpc =</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>      Subtarget.isWave32() ? <div class='tooltip'>AMDGPU::S_MOV_B32_term<span class='tooltip-content'>110</span></div> : <div class='tooltip'>AMDGPU::S_MOV_B64_term<span class='tooltip-content'>267</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L789' href='#L789'><span>789:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  const unsigned XorTermOpc = Subtarget.isWave32() ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L791' href='#L791'><span>791:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>    <div class='tooltip'>AMDGPU::S_XOR_B32_term<span class='tooltip-content'>110</span></div> : AMDGPU::S_XOR_B64_term;</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  const unsigned AndSaveExecOpc =  Subtarget.isWave32() ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L793' href='#L793'><span>793:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>    <div class='tooltip'>AMDGPU::S_AND_SAVEEXEC_B32<span class='tooltip-content'>110</span></div> : AMDGPU::S_AND_SAVEEXEC_B64;</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  const unsigned ExecReg =  Subtarget.isWave32() ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L795' href='#L795'><span>795:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>    <div class='tooltip'>AMDGPU::EXEC_LO<span class='tooltip-content'>110</span></div> : AMDGPU::EXEC;</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>#ifndef NDEBUG</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  const int OrigRangeSize = std::distance(Range.begin(), Range.end());</pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  Register SaveExecReg = MRI.createVirtualRegister(WaveRC);</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  Register InitSaveExecReg = MRI.createVirtualRegister(WaveRC);</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t bother using generic instructions/registers for the exec mask.</pre></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  B.buildInstr(TargetOpcode::IMPLICIT_DEF)</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    .addDef(InitSaveExecReg);</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  Register PhiExec = MRI.createVirtualRegister(WaveRC);</pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  Register NewExec = MRI.createVirtualRegister(WaveRC);</pre></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // To insert the loop we need to split the block. Move everything before this</pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // point to a new block, and insert a new empty block before this instruction.</pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MachineBasicBlock *LoopBB = MF-&gt;CreateMachineBasicBlock();</pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MachineBasicBlock *BodyBB = MF-&gt;CreateMachineBasicBlock();</pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MachineBasicBlock *RemainderBB = MF-&gt;CreateMachineBasicBlock();</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MachineBasicBlock *RestoreExecBB = MF-&gt;CreateMachineBasicBlock();</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MachineFunction::iterator MBBI(MBB);</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  ++MBBI;</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MF-&gt;insert(MBBI, LoopBB);</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MF-&gt;insert(MBBI, BodyBB);</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MF-&gt;insert(MBBI, RestoreExecBB);</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MF-&gt;insert(MBBI, RemainderBB);</pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  LoopBB-&gt;addSuccessor(BodyBB);</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  BodyBB-&gt;addSuccessor(RestoreExecBB);</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  BodyBB-&gt;addSuccessor(LoopBB);</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Move the rest of the block into a new block.</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  RemainderBB-&gt;transferSuccessorsAndUpdatePHIs(&amp;MBB);</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  RemainderBB-&gt;splice(RemainderBB-&gt;begin(), &amp;MBB, Range.end(), MBB.end());</pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MBB.addSuccessor(LoopBB);</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  RestoreExecBB-&gt;addSuccessor(RemainderBB);</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  B.setInsertPt(*LoopBB, LoopBB-&gt;end());</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  B.buildInstr(TargetOpcode::PHI)</pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>      .addDef(PhiExec)</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>      .addReg(InitSaveExecReg)</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>      .addMBB(&amp;MBB)</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>      .addReg(NewExec)</pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>      .addMBB(BodyBB);</pre></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  const DebugLoc &amp;DL = B.getDL();</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MachineInstr &amp;FirstInst = *Range.begin();</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Move the instruction into the loop body. Note we moved everything after</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Range.end() already into a new block, so Range.end() is no longer valid.</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  BodyBB-&gt;splice(BodyBB-&gt;end(), &amp;MBB, Range.begin(), MBB.end());</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Figure out the iterator range after splicing the instructions.</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MachineBasicBlock::iterator NewBegin = FirstInst.getIterator();</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  auto NewEnd = BodyBB-&gt;end();</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  B.setMBB(*LoopBB);</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  Register CondReg;</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  assert(std::distance(NewBegin, NewEnd) == OrigRangeSize);</pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>484</pre></td><td class='code'><pre>  <div class='tooltip'>for (MachineInstr &amp;MI : make_range(NewBegin, NewEnd))<span class='tooltip-content'>377</span></div> {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L865' href='#L865'><span>865:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>484</span>, <span class='None'>False</span>: <span class='covered-line'>377</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>    for (MachineOperand &amp;Op : MI.all_uses()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L866' href='#L866'><span>866:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.98k</span>, <span class='None'>False</span>: <span class='covered-line'>484</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>      Register OldReg = Op.getReg();</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>      if (!SGPROperandRegs.count(OldReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L868' href='#L868'><span>868:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.40k</span>, <span class='None'>False</span>: <span class='covered-line'>584</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='covered-line'><pre>1.40k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // See if we already processed this register in another instruction in the</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // sequence.</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>      auto OldVal = WaterfalledRegMap.find(OldReg);</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>      if (OldVal != WaterfalledRegMap.end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L874' href='#L874'><span>874:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>535</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>        Op.setReg(OldVal-&gt;second);</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      Register OpReg = Op.getReg();</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      LLT OpTy = MRI.getType(OpReg);</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      const RegisterBank *OpBank = getRegBank(OpReg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      if (OpBank != &amp;AMDGPU::VGPRRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L883' href='#L883'><span>883:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>533</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Insert copy from AGPR to VGPR before the loop.</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        B.setMBB(MBB);</pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        OpReg = B.buildCopy(OpTy, OpReg).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        MRI.setRegBank(OpReg, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        B.setMBB(*LoopBB);</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      Register CurrentLaneReg = buildReadFirstLane(B, MRI, OpReg);</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Build the comparison(s).</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      unsigned OpSize = OpTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      bool Is64 = OpSize % 64 == 0;</pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      unsigned PartSize = Is64 ? <div class='tooltip'>64<span class='tooltip-content'>363</span></div> : <div class='tooltip'>32<span class='tooltip-content'>172</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L896' href='#L896'><span>896:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>363</span>, <span class='None'>False</span>: <span class='covered-line'>172</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      LLT PartTy = LLT::scalar(PartSize);</pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      unsigned NumParts = OpSize / PartSize;</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      SmallVector&lt;Register, 8&gt; OpParts;</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      SmallVector&lt;Register, 8&gt; CurrentLaneParts;</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      if (NumParts == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L902' href='#L902'><span>902:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180</span>, <span class='None'>False</span>: <span class='covered-line'>355</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>        OpParts.push_back(OpReg);</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>        CurrentLaneParts.push_back(CurrentLaneReg);</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>355</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>355</pre></td><td class='code'><pre>        auto UnmergeOp = B.buildUnmerge(PartTy, OpReg);</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='covered-line'><pre>355</pre></td><td class='code'><pre>        auto UnmergeCurrentLane = B.buildUnmerge(PartTy, CurrentLaneReg);</pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>        for (unsigned i = 0; i &lt; NumParts; <div class='tooltip'>++i<span class='tooltip-content'>730</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L908' href='#L908'><span>908:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>730</span>, <span class='None'>False</span>: <span class='covered-line'>355</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>          OpParts.push_back(UnmergeOp.getReg(i));</pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>          CurrentLaneParts.push_back(UnmergeCurrentLane.getReg(i));</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>          MRI.setRegBank(OpParts[i], AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>          MRI.setRegBank(CurrentLaneParts[i], AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>730</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='covered-line'><pre>355</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>      for (unsigned i = 0; i &lt; NumParts; <div class='tooltip'>++i<span class='tooltip-content'>910</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L916' href='#L916'><span>916:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>910</span>, <span class='None'>False</span>: <span class='covered-line'>535</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>910</pre></td><td class='code'><pre>        auto CmpReg = B.buildICmp(CmpInst::ICMP_EQ, S1, CurrentLaneParts[i],</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>910</pre></td><td class='code'><pre>                                  OpParts[i]).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>910</pre></td><td class='code'><pre>        MRI.setRegBank(CmpReg, AMDGPU::VCCRegBank);</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>910</pre></td><td class='code'><pre>        if (!CondReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L921' href='#L921'><span>921:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>377</span>, <span class='None'>False</span>: <span class='covered-line'>533</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>          CondReg = CmpReg;</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='covered-line'><pre>533</pre></td><td class='code'><pre>        } else {</pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>533</pre></td><td class='code'><pre>          CondReg = B.buildAnd(S1, CondReg, CmpReg).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>533</pre></td><td class='code'><pre>          MRI.setRegBank(CondReg, AMDGPU::VCCRegBank);</pre></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>533</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>910</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      Op.setReg(CurrentLaneReg);</pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Make sure we don&apos;t re-process this register again.</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>      WaterfalledRegMap.insert(std::pair(OldReg, Op.getReg()));</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>484</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The ballot becomes a no-op during instruction selection.</pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  CondReg = B.buildIntrinsic(Intrinsic::amdgcn_ballot,</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>                             {LLT::scalar(Subtarget.isWave32() ? <div class='tooltip'>32<span class='tooltip-content'>110</span></div> : <div class='tooltip'>64<span class='tooltip-content'>267</span></div>)})</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L938' href='#L938'><span>938:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>                .addReg(CondReg)</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>                .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MRI.setRegClass(CondReg, WaveRC);</pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Update EXEC, save the original EXEC value to VCC.</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  B.buildInstr(AndSaveExecOpc)</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    .addDef(NewExec)</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    .addReg(CondReg, RegState::Kill);</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  MRI.setSimpleHint(NewExec, CondReg);</pre></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  B.setInsertPt(*BodyBB, BodyBB-&gt;end());</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Update EXEC, switch all done bits to 0 and all todo bits to 1.</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  B.buildInstr(XorTermOpc)</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    .addDef(ExecReg)</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    .addReg(ExecReg)</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    .addReg(NewExec);</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // XXX - s_xor_b64 sets scc to 1 if the result is nonzero, so can we use</pre></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // s_cbranch_scc0?</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Loop back to V_READFIRSTLANE_B32 if there are still variants to cover.</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  B.buildInstr(AMDGPU::SI_WATERFALL_LOOP).addMBB(LoopBB);</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Save the EXEC mask before the loop.</pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  BuildMI(MBB, MBB.end(), DL, TII-&gt;get(MovExecOpc), SaveExecReg)</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    .addReg(ExecReg);</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Restore the EXEC mask after the loop.</pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  B.setMBB(*RestoreExecBB);</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  B.buildInstr(MovExecTermOpc)</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    .addDef(ExecReg)</pre></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    .addReg(SaveExecReg);</pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set the insert point after the original instruction, so any new</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions will be in the remainder.</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  B.setInsertPt(*RemainderBB, RemainderBB-&gt;begin());</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return any unique registers used by \p MI at \p OpIndices that need to be</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// handled in a waterfall loop. Returns these registers in \p</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SGPROperandRegs. Returns true if there are any operands to handle and a</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// waterfall loop is necessary.</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPURegisterBankInfo::collectWaterfallOperands(</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SmallSet&lt;Register, 4&gt; &amp;SGPROperandRegs, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>3.43k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI, ArrayRef&lt;unsigned&gt; OpIndices) const {</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>5.51k</pre></td><td class='code'><pre>  for (unsigned Op : OpIndices) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L988' href='#L988'><span>988:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.51k</span>, <span class='None'>False</span>: <span class='covered-line'>3.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='covered-line'><pre>5.51k</pre></td><td class='code'><pre>    assert(MI.getOperand(Op).isUse());</pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>5.51k</pre></td><td class='code'><pre>    Register Reg = MI.getOperand(Op).getReg();</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>5.51k</pre></td><td class='code'><pre>    const RegisterBank *OpBank = getRegBank(Reg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>5.51k</pre></td><td class='code'><pre>    if (OpBank-&gt;getID() != AMDGPU::SGPRRegBankID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L992' href='#L992'><span>992:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>447</span>, <span class='None'>False</span>: <span class='covered-line'>5.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>447</pre></td><td class='code'><pre>      SGPROperandRegs.insert(Reg);</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>5.51k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // No operands need to be replaced, so no need to loop.</pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>3.43k</pre></td><td class='code'><pre>  return !SGPROperandRegs.empty();</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>3.43k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPURegisterBankInfo::executeInWaterfallLoop(</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>    MachineIRBuilder &amp;B, MachineInstr &amp;MI, ArrayRef&lt;unsigned&gt; OpIndices) const {</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use a set to avoid extra readfirstlanes in the case where multiple operands</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // are the same register.</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>  SmallSet&lt;Register, 4&gt; SGPROperandRegs;</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>  if (!collectWaterfallOperands(SGPROperandRegs, MI, *B.getMRI(), OpIndices))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1006' href='#L1006'><span>1006:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.99k</span>, <span class='None'>False</span>: <span class='covered-line'>281</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  MachineBasicBlock::iterator I = MI.getIterator();</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  return executeInWaterfallLoop(B, make_range(I, std::next(I)),</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>                                SGPROperandRegs);</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Legalize an operand that must be an SGPR by inserting a readfirstlane.</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPURegisterBankInfo::constrainOpWithReadfirstlane(</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>    MachineIRBuilder &amp;B, MachineInstr &amp;MI, unsigned OpIdx) const {</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>  Register Reg = MI.getOperand(OpIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>  const RegisterBank *Bank = getRegBank(Reg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>  if (Bank == &amp;AMDGPU::SGPRRegBank)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1020' href='#L1020'><span>1020:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.18k</span>, <span class='None'>False</span>: <span class='covered-line'>179</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>  Reg = buildReadFirstLane(B, MRI, Reg);</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>  MI.getOperand(OpIdx).setReg(Reg);</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Split \p Ty into 2 pieces. The first will have \p FirstSize bits, and the</pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// rest will be in the remainder.</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>static std::pair&lt;LLT, LLT&gt; splitUnequalType(LLT Ty, unsigned FirstSize) {</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>  unsigned TotalSize = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>  if (!Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1031' href='#L1031'><span>1031:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return {LLT::scalar(FirstSize), LLT::scalar(TotalSize - FirstSize)};</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  LLT EltTy = Ty.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  unsigned EltSize = EltTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  assert(FirstSize % EltSize == 0);</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  unsigned FirstPartNumElts = FirstSize / EltSize;</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  unsigned RemainderElts = (TotalSize - FirstSize) / EltSize;</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  return {LLT::scalarOrVector(ElementCount::getFixed(FirstPartNumElts), EltTy),</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>          LLT::scalarOrVector(ElementCount::getFixed(RemainderElts), EltTy)};</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>static LLT widen96To128(LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  if (!Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1046' href='#L1046'><span>1046:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return LLT::scalar(128);</pre></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  LLT EltTy = Ty.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  assert(128 % EltTy.getSizeInBits() == 0);</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  return LLT::fixed_vector(128 / EltTy.getSizeInBits(), EltTy);</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPURegisterBankInfo::applyMappingLoad(</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper,</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>    MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  const LLT LoadTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  unsigned LoadSize = LoadTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  const unsigned MaxNonSmrdLoadSize = 128;</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  const RegisterBank *DstBank =</pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>      OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  if (DstBank == &amp;AMDGPU::SGPRRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1066' href='#L1066'><span>1066:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.49k</span>, <span class='None'>False</span>: <span class='covered-line'>4.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // There are some special cases that we need to look at for 32 bit and 96</pre></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // bit SGPR loads otherwise we have nothing to do.</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>    if (LoadSize != 32 &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>4.69k</span></div><div class='tooltip'>LoadSize != 96<span class='tooltip-content'>4.69k</span></div> || <div class='tooltip'>Subtarget.hasScalarDwordx3Loads()<span class='tooltip-content'>154</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1069' href='#L1069'><span>1069:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.69k</span>, <span class='None'>False</span>: <span class='covered-line'>1.80k</span>]
  Branch (<span class='line-number'><a name='L1069' href='#L1069'><span>1069:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.53k</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
  Branch (<span class='line-number'><a name='L1069' href='#L1069'><span>1069:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1069'><span>1069:9</span></a></span>) to (<span class='line-number'><a href='#L1069'><span>1069:80</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1069:9)
     Condition C2 --> (1069:28)
     Condition C3 --> (1069:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>4.56k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>    MachineMemOperand *MMO = *MI.memoperands_begin();</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>    const unsigned MemSize = 8 * MMO-&gt;getSize().getValue();</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Scalar loads of size 8 or 16 bit with proper alignment may be widened to</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 32 bit. Check to see if we need to widen the memory access, 8 or 16 bit</pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // scalar loads should have a load size of 32 but memory access size of less</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // than 32.</pre></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>    if (LoadSize == 32 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1078' href='#L1078'><span>1078:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.80k</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>1.80k</span></div><div class='tooltip'>MemSize == 32<span class='tooltip-content'>1.80k</span></div> || <div class='tooltip'>LoadTy.isVector()<span class='tooltip-content'>136</span></div> || <div class='tooltip'>!isScalarLoadLegal(MI)<span class='tooltip-content'>136</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1079' href='#L1079'><span>1079:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.67k</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
  Branch (<span class='line-number'><a name='L1079' href='#L1079'><span>1079:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
  Branch (<span class='line-number'><a name='L1079' href='#L1079'><span>1079:48</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1078'><span>1078:9</span></a></span>) to (<span class='line-number'><a href='#L1078'><span>1079:71</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (1078:9)
     Condition C2 --> (1079:10)
     Condition C3 --> (1079:27)
     Condition C4 --> (1079:48)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  F,  F  = F      }
  3 { T,  T,  -,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>1.67k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>    if (LoadSize == 32 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1082' href='#L1082'><span>1082:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>136</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>136</span></div><div class='tooltip'>(<span class='tooltip-content'>136</span></div><div class='tooltip'>MemSize == 8<span class='tooltip-content'>136</span></div> &amp;&amp; <div class='tooltip'>MMO-&gt;getAlign() &gt;= Align(1)<span class='tooltip-content'>79</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1083' href='#L1083'><span>1083:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>57</span>]
  Branch (<span class='line-number'><a name='L1083' href='#L1083'><span>1083:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='covered-line'><pre>136</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>57</span></div><div class='tooltip'>MemSize == 16<span class='tooltip-content'>57</span></div> &amp;&amp; <div class='tooltip'>MMO-&gt;getAlign() &gt;= Align(2)<span class='tooltip-content'>57</span></div>)) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1084' href='#L1084'><span>1084:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1084' href='#L1084'><span>1084:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>        <div class='tooltip'>isScalarLoadLegal(MI)<span class='tooltip-content'>136</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1085' href='#L1085'><span>1085:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>136</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>        <div class='tooltip'>Subtarget.getGeneration() &gt;= AMDGPUSubtarget::GFX12<span class='tooltip-content'>136</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1086' href='#L1086'><span>1086:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>73</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>    Register PtrReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>    ApplyRegBankMapping ApplyBank(B, *this, MRI, DstBank);</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>    if (LoadSize == 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1093' href='#L1093'><span>1093:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>129</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This is an extending load from a sub-dword size. Widen the memory</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // access size to 4 bytes and clear the extra high bits appropriately</pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>      const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>      if (MI.getOpcode() == AMDGPU::G_SEXTLOAD) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1097' href='#L1097'><span>1097:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Must extend the sign bit into higher bits for a G_SEXTLOAD</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>        auto WideLoad = B.buildLoadFromOffset(S32, PtrReg, *MMO, 0);</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>        B.buildSExtInReg(MI.getOperand(0), WideLoad, MemSize);</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>      } else if (MI.getOpcode() == AMDGPU::G_ZEXTLOAD) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1101' href='#L1101'><span>1101:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Must extend zero into higher bits with an AND for a G_ZEXTLOAD</pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>        auto WideLoad = B.buildLoadFromOffset(S32, PtrReg, *MMO, 0);</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>        B.buildZExtInReg(MI.getOperand(0), WideLoad, MemSize);</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      } else</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // We do not need to touch the higher bits for regular loads.</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>        B.buildLoadFromOffset(MI.getOperand(0), PtrReg, *MMO, 0);</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // 96-bit loads are only available for vector loads. We need to split this</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // into a 64-bit part, and 32 (unless we can widen to a 128-bit load).</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>      if (MMO-&gt;getAlign() &lt; Align(16)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1111' href='#L1111'><span>1111:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>        LegalizerHelper Helper(B.getMF(), ApplyBank, B);</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>        LLT Part64, Part32;</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>        std::tie(Part64, Part32) = splitUnequalType(LoadTy, 64);</pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>        if (Helper.reduceLoadStoreWidth(cast&lt;GAnyLoad&gt;(MI), 0, Part64) !=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1115' href='#L1115'><span>1115:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>115</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>            LegalizerHelper::Legalized)</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        LLT WiderTy = widen96To128(LoadTy);</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        auto WideLoad = B.buildLoadFromOffset(WiderTy, PtrReg, *MMO, 0);</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>        if (WiderTy.isScalar())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1122' href='#L1122'><span>1122:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          B.buildTrunc(MI.getOperand(0), WideLoad);</pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        else {</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          B.buildDeleteTrailingVectorElements(MI.getOperand(0).getReg(),</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                                              WideLoad);</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 128-bit loads are supported for all instruction types.</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>  if (LoadSize &lt;= MaxNonSmrdLoadSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1136' href='#L1136'><span>1136:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.01k</span>, <span class='None'>False</span>: <span class='covered-line'>113</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>4.01k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  SmallVector&lt;Register, 16&gt; DefRegs(OpdMapper.getVRegs(0));</pre></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  SmallVector&lt;Register, 1&gt; SrcRegs(OpdMapper.getVRegs(1));</pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  if (SrcRegs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1142' href='#L1142'><span>1142:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>53</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    SrcRegs.push_back(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  assert(LoadSize % MaxNonSmrdLoadSize == 0);</pre></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // RegBankSelect only emits scalar types, so we need to reset the pointer</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // operand to a pointer type.</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  Register BasePtrReg = SrcRegs[0];</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  LLT PtrTy = MRI.getType(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  MRI.setType(BasePtrReg, PtrTy);</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  unsigned NumSplitParts = LoadTy.getSizeInBits() / MaxNonSmrdLoadSize;</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  const LLT LoadSplitTy = LoadTy.divide(NumSplitParts);</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  ApplyRegBankMapping O(B, *this, MRI, &amp;AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  LegalizerHelper Helper(B.getMF(), O, B);</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  if (LoadTy.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1158' href='#L1158'><span>1158:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    if (Helper.fewerElementsVector(MI, 0, LoadSplitTy) != LegalizerHelper::Legalized)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1159' href='#L1159'><span>1159:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    if (Helper.narrowScalar(MI, 0, LoadSplitTy) != LegalizerHelper::Legalized)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1162' href='#L1162'><span>1162:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  MRI.setRegBank(DstReg, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPURegisterBankInfo::applyMappingDynStackAlloc(</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper,</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  const auto &amp;TFI = *ST.getFrameLowering();</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Guard in case the stack growth direction ever changes with scratch</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions.</pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  if (TFI.getStackGrowthDirection() == TargetFrameLowering::StackGrowsDown)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1181' href='#L1181'><span>1181:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>78</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  Register AllocSize = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  Align Alignment = assumeAligned(MI.getOperand(2).getImm());</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  const RegisterBank *SizeBank = getRegBank(AllocSize, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Need to emit a wave reduction to get the maximum size.</pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  if (SizeBank != &amp;AMDGPU::SGPRRegBank)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1191' href='#L1191'><span>1191:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  LLT PtrTy = MRI.getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  LLT IntPtrTy = LLT::scalar(PtrTy.getSizeInBits());</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *Info = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  Register SPReg = Info-&gt;getStackPtrOffsetReg();</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  ApplyRegBankMapping ApplyBank(B, *this, MRI, &amp;AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  auto WaveSize = B.buildConstant(LLT::scalar(32), ST.getWavefrontSizeLog2());</pre></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  auto ScaledSize = B.buildShl(IntPtrTy, AllocSize, WaveSize);</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  auto SPCopy = B.buildCopy(PtrTy, SPReg);</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  if (Alignment &gt; TFI.getStackAlign()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1205' href='#L1205'><span>1205:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>50</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    auto PtrAdd = B.buildPtrAdd(PtrTy, SPCopy, ScaledSize);</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    B.buildMaskLowPtrBits(Dst, PtrAdd,</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>                          Log2(Alignment) + ST.getWavefrontSizeLog2());</pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    B.buildPtrAdd(Dst, SPCopy, ScaledSize);</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPURegisterBankInfo::applyMappingImage(</pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineIRBuilder &amp;B, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    const AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper,</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    int RsrcIdx) const {</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  const int NumDefs = MI.getNumExplicitDefs();</pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The reported argument index is relative to the IR intrinsic call arguments,</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // so we need to shift by the number of defs and the intrinsic ID.</pre></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  RsrcIdx += NumDefs + 1;</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert copies to VGPR arguments.</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fixup any SGPR arguments.</pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 4&gt; SGPRIndexes;</pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  for (int I = NumDefs, NumOps = MI.getNumOperands(); I != NumOps; <div class='tooltip'>++I<span class='tooltip-content'>10.4k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1232' href='#L1232'><span>1232:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.4k</span>, <span class='None'>False</span>: <span class='covered-line'>1.21k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>    if (!MI.getOperand(I).isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1233' href='#L1233'><span>1233:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.83k</span>, <span class='None'>False</span>: <span class='covered-line'>4.61k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>5.83k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this intrinsic has a sampler, it immediately follows rsrc.</pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='covered-line'><pre>4.61k</pre></td><td class='code'><pre>    if (I == RsrcIdx || <div class='tooltip'>I == RsrcIdx + 1<span class='tooltip-content'>3.40k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1237' href='#L1237'><span>1237:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>3.40k</span>]
  Branch (<span class='line-number'><a name='L1237' href='#L1237'><span>1237:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>277</span>, <span class='None'>False</span>: <span class='covered-line'>3.12k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1237'><span>1237:9</span></a></span>) to (<span class='line-number'><a href='#L1237'><span>1237:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1237:9)
     Condition C2 --> (1237:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>      SGPRIndexes.push_back(I);</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>4.61k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  executeInWaterfallLoop(B, MI, SGPRIndexes);</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Analyze a combined offset from an llvm.amdgcn.s.buffer intrinsic and store</pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the three offsets (voffset, soffset and instoffset)</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned AMDGPURegisterBankInfo::setBufferOffsets(</pre></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineIRBuilder &amp;B, Register CombinedOffset, Register &amp;VOffsetReg,</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>    Register &amp;SOffsetReg, int64_t &amp;InstOffsetVal, Align Alignment) const {</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  MachineRegisterInfo *MRI = B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  if (std::optional&lt;int64_t&gt; Imm =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1253' href='#L1253'><span>1253:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>237</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>          getIConstantVRegSExtVal(CombinedOffset, *MRI)) {</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    uint32_t SOffset, ImmOffset;</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    if (TII-&gt;splitMUBUFOffset(*Imm, SOffset, ImmOffset, Alignment)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1256' href='#L1256'><span>1256:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      VOffsetReg = B.buildConstant(S32, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      SOffsetReg = B.buildConstant(S32, SOffset).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      InstOffsetVal = ImmOffset;</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      B.getMRI()-&gt;setRegBank(VOffsetReg, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      B.getMRI()-&gt;setRegBank(SOffsetReg, AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      return SOffset + ImmOffset;</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>  Register Base;</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>  unsigned Offset;</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>  std::tie(Base, Offset) =</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>      AMDGPU::getBaseWithConstantOffset(*MRI, CombinedOffset);</pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>  uint32_t SOffset, ImmOffset;</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>  if ((int)Offset &gt; 0 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1274' href='#L1274'><span>1274:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>139</span>, <span class='None'>False</span>: <span class='covered-line'>102</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>241</pre></td><td class='code'><pre>      <div class='tooltip'>TII-&gt;splitMUBUFOffset(Offset, SOffset, ImmOffset, Alignment)<span class='tooltip-content'>139</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1275' href='#L1275'><span>1275:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1274'><span>1274:7</span></a></span>) to (<span class='line-number'><a href='#L1274'><span>1275:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1274:7)
     Condition C2 --> (1275:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    if (getRegBank(Base, *MRI, *TRI) == &amp;AMDGPU::VGPRRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1276' href='#L1276'><span>1276:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      VOffsetReg = Base;</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      SOffsetReg = B.buildConstant(S32, SOffset).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      B.getMRI()-&gt;setRegBank(SOffsetReg, AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      InstOffsetVal = ImmOffset;</pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      return 0; // XXX - Why is this 0?</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we have SGPR base, we can use it for soffset.</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    if (SOffset == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1285' href='#L1285'><span>1285:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      VOffsetReg = B.buildConstant(S32, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      B.getMRI()-&gt;setRegBank(VOffsetReg, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      SOffsetReg = Base;</pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      InstOffsetVal = ImmOffset;</pre></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      return 0; // XXX - Why is this 0?</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle the variable sgpr + vgpr case.</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>  MachineInstr *Add = getOpcodeDef(AMDGPU::G_ADD, CombinedOffset, *MRI);</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>  if (Add &amp;&amp; <div class='tooltip'>(int)Offset &gt;= 0<span class='tooltip-content'>55</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1296' href='#L1296'><span>1296:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>90</span>]
  Branch (<span class='line-number'><a name='L1296' href='#L1296'><span>1296:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1296'><span>1296:7</span></a></span>) to (<span class='line-number'><a href='#L1296'><span>1296:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1296:7)
     Condition C2 --> (1296:14)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    Register Src0 = getSrcRegIgnoringCopies(Add-&gt;getOperand(1).getReg(), *MRI);</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    Register Src1 = getSrcRegIgnoringCopies(Add-&gt;getOperand(2).getReg(), *MRI);</pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    const RegisterBank *Src0Bank = getRegBank(Src0, *MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    const RegisterBank *Src1Bank = getRegBank(Src1, *MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    if (Src0Bank == &amp;AMDGPU::VGPRRegBank &amp;&amp; <div class='tooltip'>Src1Bank == &amp;AMDGPU::SGPRRegBank<span class='tooltip-content'>31</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1303' href='#L1303'><span>1303:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
  Branch (<span class='line-number'><a name='L1303' href='#L1303'><span>1303:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1303'><span>1303:9</span></a></span>) to (<span class='line-number'><a href='#L1303'><span>1303:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1303:9)
     Condition C2 --> (1303:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      VOffsetReg = Src0;</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      SOffsetReg = Src1;</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    if (Src0Bank == &amp;AMDGPU::SGPRRegBank &amp;&amp; Src1Bank == &amp;AMDGPU::VGPRRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1309' href='#L1309'><span>1309:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1309' href='#L1309'><span>1309:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1309'><span>1309:9</span></a></span>) to (<span class='line-number'><a href='#L1309'><span>1309:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1309:9)
     Condition C2 --> (1309:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      VOffsetReg = Src1;</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      SOffsetReg = Src0;</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>      return 0;</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Ensure we have a VGPR for the combined offset. This could be an issue if we</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // have an SGPR offset and a VGPR resource.</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  if (getRegBank(CombinedOffset, *MRI, *TRI) == &amp;AMDGPU::VGPRRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1318' href='#L1318'><span>1318:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    VOffsetReg = CombinedOffset;</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    VOffsetReg = B.buildCopy(S32, CombinedOffset).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    B.getMRI()-&gt;setRegBank(VOffsetReg, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  SOffsetReg = B.buildConstant(S32, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  B.getMRI()-&gt;setRegBank(SOffsetReg, AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  return 0;</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPURegisterBankInfo::applyMappingSBufferLoad(</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    MachineIRBuilder &amp;B, const OperandsMapper &amp;OpdMapper) const {</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>  MachineInstr &amp;MI = OpdMapper.getMI();</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = OpdMapper.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>  const RegisterBank *RSrcBank =</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    OpdMapper.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>  const RegisterBank *OffsetBank =</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    OpdMapper.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>  if (RSrcBank == &amp;AMDGPU::SGPRRegBank &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1343' href='#L1343'><span>1343:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>311</span>, <span class='None'>False</span>: <span class='covered-line'>88</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>      <div class='tooltip'>OffsetBank == &amp;AMDGPU::SGPRRegBank<span class='tooltip-content'>311</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1344' href='#L1344'><span>1344:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>141</span>, <span class='None'>False</span>: <span class='covered-line'>170</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1343'><span>1343:7</span></a></span>) to (<span class='line-number'><a href='#L1343'><span>1344:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1343:7)
     Condition C2 --> (1344:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>    return true; // Legal mapping</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: 96-bit case was widened during legalize. We need to narrow it back</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // here but don&apos;t have an MMO.</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  unsigned LoadSize = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  int NumLoads = 1;</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  if (LoadSize == 256 || <div class='tooltip'>LoadSize == 512<span class='tooltip-content'>176</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1352' href='#L1352'><span>1352:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>176</span>]
  Branch (<span class='line-number'><a name='L1352' href='#L1352'><span>1352:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1352'><span>1352:7</span></a></span>) to (<span class='line-number'><a href='#L1352'><span>1352:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1352:7)
     Condition C2 --> (1352:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>    NumLoads = LoadSize / 128;</pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>    Ty = Ty.divide(NumLoads);</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use the alignment to ensure that the required offsets will fit into the</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // immediate offsets.</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  const Align Alignment = NumLoads &gt; 1 ? <div class='tooltip'>Align(16 * NumLoads)<span class='tooltip-content'>115</span></div> : <div class='tooltip'>Align(1)<span class='tooltip-content'>143</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1359' href='#L1359'><span>1359:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  Register SOffset;</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  Register VOffset;</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  int64_t ImmOffset = 0;</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  unsigned MMOOffset = setBufferOffsets(B, MI.getOperand(2).getReg(), VOffset,</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>                                        SOffset, ImmOffset, Alignment);</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: 96-bit loads were widened to 128-bit results. Shrink the result if we</pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // can, but we need to track an MMO for that.</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  const unsigned MemSize = (Ty.getSizeInBits() + 7) / 8;</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  const Align MemAlign(4); // FIXME: ABI type alignment?</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  MachineMemOperand *BaseMMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>    MachinePointerInfo(),</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>    MachineMemOperand::MOLoad | MachineMemOperand::MODereferenceable |</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>    MachineMemOperand::MOInvariant,</pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>    MemSize, MemAlign);</pre></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  if (MMOOffset != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1379' href='#L1379'><span>1379:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>241</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    BaseMMO = MF.getMachineMemOperand(BaseMMO, MMOOffset, MemSize);</pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If only the offset is divergent, emit a MUBUF buffer load instead. We can</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // assume that the buffer is unswizzled.</pre></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  Register RSrc = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  Register VIndex = B.buildConstant(S32, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  B.getMRI()-&gt;setRegBank(VIndex, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  SmallVector&lt;Register, 4&gt; LoadParts(NumLoads);</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  MachineBasicBlock::iterator MII = MI.getIterator();</pre></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  MachineInstrSpan Span(MII, &amp;B.getMBB());</pre></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>697</pre></td><td class='code'><pre>  for (int i = 0; i &lt; NumLoads; <div class='tooltip'>++i<span class='tooltip-content'>439</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1394' href='#L1394'><span>1394:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>439</span>, <span class='None'>False</span>: <span class='covered-line'>258</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>    if (NumLoads == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1395' href='#L1395'><span>1395:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>143</span>, <span class='None'>False</span>: <span class='covered-line'>296</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>143</pre></td><td class='code'><pre>      LoadParts[i] = Dst;</pre></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>296</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>296</pre></td><td class='code'><pre>      LoadParts[i] = MRI.createGenericVirtualRegister(Ty);</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='covered-line'><pre>296</pre></td><td class='code'><pre>      MRI.setRegBank(LoadParts[i], AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>296</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>    MachineMemOperand *MMO = BaseMMO;</pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>    if (i != 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1403' href='#L1403'><span>1403:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>181</span>, <span class='None'>False</span>: <span class='covered-line'>258</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>181</pre></td><td class='code'><pre>      BaseMMO = MF.getMachineMemOperand(BaseMMO, MMOOffset + 16 * i, MemSize);</pre></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>    B.buildInstr(AMDGPU::G_AMDGPU_BUFFER_LOAD)</pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>      .addDef(LoadParts[i])       // vdata</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>      .addUse(RSrc)               // rsrc</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>      .addUse(VIndex)             // vindex</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>      .addUse(VOffset)            // voffset</pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>      .addUse(SOffset)            // soffset</pre></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>      .addImm(ImmOffset + 16 * i) // offset(imm)</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>      .addImm(0)                  // cachepolicy, swizzled buffer(imm)</pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>      .addImm(0)                  // idxen(imm)</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>      .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='covered-line'><pre>439</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: If only the resource is a VGPR, it may be better to execute the</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // scalar load in the waterfall loop if the resource is expected to frequently</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // be dynamically uniform.</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  if (RSrcBank != &amp;AMDGPU::SGPRRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1421' href='#L1421'><span>1421:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>170</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Remove the original instruction to avoid potentially confusing the</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // waterfall loop logic.</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>    B.setInstr(*Span.begin());</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>    SmallSet&lt;Register, 4&gt; OpsToWaterfall;</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>    OpsToWaterfall.insert(RSrc);</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>    executeInWaterfallLoop(B, make_range(Span.begin(), Span.end()),</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>                           OpsToWaterfall);</pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  if (NumLoads != 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1434' href='#L1434'><span>1434:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115</span>, <span class='None'>False</span>: <span class='covered-line'>143</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>    if (Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1435' href='#L1435'><span>1435:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>      B.buildConcatVectors(Dst, LoadParts);</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      B.buildMergeLikeInstr(Dst, LoadParts);</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We removed the instruction earlier with a waterfall loop.</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  if (RSrcBank == &amp;AMDGPU::SGPRRegBank)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1442' href='#L1442'><span>1442:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>170</span>, <span class='None'>False</span>: <span class='covered-line'>88</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPURegisterBankInfo::applyMappingBFE(MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             const OperandsMapper &amp;OpdMapper,</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>                                             bool Signed) const {</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>  MachineInstr &amp;MI = OpdMapper.getMI();</pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = OpdMapper.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert basic copies</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>  applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>  unsigned FirstOpnd = isa&lt;GIntrinsic&gt;(MI) ? <div class='tooltip'>2<span class='tooltip-content'>103</span></div> : <div class='tooltip'>1<span class='tooltip-content'>585</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1462' href='#L1462'><span>1462:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103</span>, <span class='None'>False</span>: <span class='covered-line'>585</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>  Register SrcReg = MI.getOperand(FirstOpnd).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>  Register OffsetReg = MI.getOperand(FirstOpnd + 1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>  Register WidthReg = MI.getOperand(FirstOpnd + 2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>  const RegisterBank *DstBank =</pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>    OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>  if (DstBank == &amp;AMDGPU::VGPRRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1469' href='#L1469'><span>1469:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>379</span>, <span class='None'>False</span>: <span class='covered-line'>309</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='covered-line'><pre>379</pre></td><td class='code'><pre>    if (Ty == S32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1470' href='#L1470'><span>1470:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>338</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // There is no 64-bit vgpr bitfield extract instructions so the operation</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is expanded to a sequence of instructions that implement the operation.</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    ApplyRegBankMapping ApplyBank(B, *this, MRI, &amp;AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    const LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Shift the source operand so that extracted bits start at bit 0.</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    auto ShiftOffset = Signed ? <div class='tooltip'>B.buildAShr(S64, SrcReg, OffsetReg)<span class='tooltip-content'>16</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1479' href='#L1479'><span>1479:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>                              : <div class='tooltip'>B.buildLShr(S64, SrcReg, OffsetReg)<span class='tooltip-content'>25</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    auto UnmergeSOffset = B.buildUnmerge({S32, S32}, ShiftOffset);</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // A 64-bit bitfield extract uses the 32-bit bitfield extract instructions</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // if the width is a constant.</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    if (auto ConstWidth = getIConstantVRegValWithLookThrough(WidthReg, MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1485' href='#L1485'><span>1485:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Use the 32-bit bitfield extract instruction if the width is a constant.</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Depending on the width size, use either the low or high 32-bits.</pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      auto Zero = B.buildConstant(S32, 0);</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      auto WidthImm = ConstWidth-&gt;Value.getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      if (WidthImm &lt;= 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1490' href='#L1490'><span>1490:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Use bitfield extract on the lower 32-bit source, and then sign-extend</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // or clear the upper 32-bits.</pre></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        auto Extract =</pre></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>            Signed ? <div class='tooltip'>B.buildSbfx(S32, UnmergeSOffset.getReg(0), Zero, WidthReg)<span class='tooltip-content'>8</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1494' href='#L1494'><span>1494:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>                   : <div class='tooltip'>B.buildUbfx(S32, UnmergeSOffset.getReg(0), Zero, WidthReg)<span class='tooltip-content'>12</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        auto Extend =</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>            Signed ? <div class='tooltip'>B.buildAShr(S32, Extract, B.buildConstant(S32, 31))<span class='tooltip-content'>8</span></div> : <div class='tooltip'>Zero<span class='tooltip-content'>12</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1497' href='#L1497'><span>1497:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        B.buildMergeLikeInstr(DstReg, {Extract, Extend});</pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Use bitfield extract on upper 32-bit source, and combine with lower</pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // 32-bit source.</pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        auto UpperWidth = B.buildConstant(S32, WidthImm - 32);</pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        auto Extract =</pre></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>            Signed</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1504' href='#L1504'><span>1504:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>                ? <div class='tooltip'>B.buildSbfx(S32, UnmergeSOffset.getReg(1), Zero, UpperWidth)<span class='tooltip-content'>2</span></div></pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>                : <div class='tooltip'>B.buildUbfx(S32, UnmergeSOffset.getReg(1), Zero, UpperWidth)<span class='tooltip-content'>7</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        B.buildMergeLikeInstr(DstReg, {UnmergeSOffset.getReg(0), Extract});</pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Expand to Src &gt;&gt; Offset &lt;&lt; (64 - Width) &gt;&gt; (64 - Width) using 64-bit</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // operations.</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    auto ExtShift = B.buildSub(S32, B.buildConstant(S32, 64), WidthReg);</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    auto SignBit = B.buildShl(S64, ShiftOffset, ExtShift);</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    if (Signed)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1517' href='#L1517'><span>1517:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      B.buildAShr(S64, SignBit, ExtShift);</pre></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      B.buildLShr(S64, SignBit, ExtShift);</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The scalar form packs the offset and width in a single operand.</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  ApplyRegBankMapping ApplyBank(B, *this, MRI, &amp;AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Ensure the high bits are clear to insert the offset.</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  auto OffsetMask = B.buildConstant(S32, maskTrailingOnes&lt;unsigned&gt;(6));</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  auto ClampOffset = B.buildAnd(S32, OffsetReg, OffsetMask);</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Zeros out the low bits, so don&apos;t bother clamping the input value.</pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  auto ShiftWidth = B.buildShl(S32, WidthReg, B.buildConstant(S32, 16));</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Transformation function, pack the offset and width of a BFE into</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the format expected by the S_BFE_I32 / S_BFE_U32. In the second</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // source, bits [5:0] contain the offset and bits [22:16] the width.</pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  auto MergedInputs = B.buildOr(S32, ClampOffset, ShiftWidth);</pre></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: It might be worth using a pseudo here to avoid scc clobber and</pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register class constraints.</pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  unsigned Opc = Ty == S32 ? <div class='tooltip'>(<span class='tooltip-content'>285</span></div><div class='tooltip'>Signed<span class='tooltip-content'>285</span></div> ? <div class='tooltip'>AMDGPU::S_BFE_I32<span class='tooltip-content'>103</span></div> : <div class='tooltip'>AMDGPU::S_BFE_U32<span class='tooltip-content'>182</span></div>) :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1543' href='#L1543'><span>1543:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>285</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
  Branch (<span class='line-number'><a name='L1543' href='#L1543'><span>1543:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103</span>, <span class='None'>False</span>: <span class='covered-line'>182</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>                             <div class='tooltip'>(<span class='tooltip-content'>24</span></div><div class='tooltip'>Signed<span class='tooltip-content'>24</span></div> ? <div class='tooltip'>AMDGPU::S_BFE_I64<span class='tooltip-content'>8</span></div> : <div class='tooltip'>AMDGPU::S_BFE_U64<span class='tooltip-content'>16</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1544' href='#L1544'><span>1544:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  auto MIB = B.buildInstr(Opc, {DstReg}, {SrcReg, MergedInputs});</pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  if (!constrainSelectedInstRegOperands(*MIB, *TII, *TRI, *this))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1547' href='#L1547'><span>1547:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>309</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;failed to constrain BFE&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='covered-line'><pre>688</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPURegisterBankInfo::applyMappingMAD_64_32(</pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    MachineIRBuilder &amp;B, const OperandsMapper &amp;OpdMapper) const {</pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  MachineInstr &amp;MI = OpdMapper.getMI();</pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = OpdMapper.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert basic copies.</pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  Register Dst0 = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  Register Dst1 = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  Register Src0 = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  Register Src1 = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  Register Src2 = MI.getOperand(4).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  if (MRI.getRegBankOrNull(Src0) == &amp;AMDGPU::VGPRRegBank)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1568' href='#L1568'><span>1568:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>291</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  bool IsUnsigned = MI.getOpcode() == AMDGPU::G_AMDGPU_MAD_U64_U32;</pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  bool DstOnValu = MRI.getRegBankOrNull(Src2) == &amp;AMDGPU::VGPRRegBank;</pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  bool Accumulate = true;</pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  if (!DstOnValu) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1578' href='#L1578'><span>1578:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>287</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>    if (mi_match(Src2, MRI, m_ZeroInt()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1579' href='#L1579'><span>1579:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>216</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>      Accumulate = false;</pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Keep the multiplication on the SALU.</pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  Register DstHi;</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  Register DstLo = B.buildMul(S32, Src0, Src1).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  bool MulHiInVgpr = false;</pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  MRI.setRegBank(DstLo, AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  if (Subtarget.hasSMulHi()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1590' href='#L1590'><span>1590:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>181</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>181</pre></td><td class='code'><pre>    DstHi = IsUnsigned ? <div class='tooltip'>B.buildUMulH(S32, Src0, Src1).getReg(0)<span class='tooltip-content'>176</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1591' href='#L1591'><span>1591:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>176</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>181</pre></td><td class='code'><pre>                       : <div class='tooltip'>B.buildSMulH(S32, Src0, Src1).getReg(0)<span class='tooltip-content'>5</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='covered-line'><pre>181</pre></td><td class='code'><pre>    MRI.setRegBank(DstHi, AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>181</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    Register VSrc0 = B.buildCopy(S32, Src0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    Register VSrc1 = B.buildCopy(S32, Src1).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    MRI.setRegBank(VSrc0, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    MRI.setRegBank(VSrc1, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    DstHi = IsUnsigned ? <div class='tooltip'>B.buildUMulH(S32, VSrc0, VSrc1).getReg(0)<span class='tooltip-content'>107</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1601' href='#L1601'><span>1601:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>                       : <div class='tooltip'>B.buildSMulH(S32, VSrc0, VSrc1).getReg(0)<span class='tooltip-content'>3</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    MRI.setRegBank(DstHi, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    if (!DstOnValu) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1605' href='#L1605'><span>1605:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>      DstHi = buildReadFirstLane(B, MRI, DstHi);</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      MulHiInVgpr = true;</pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Accumulate and produce the &quot;carry-out&quot; bit.</pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The &quot;carry-out&quot; is defined as bit 64 of the result when computed as a</pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // big integer. For unsigned multiply-add, this matches the usual definition</pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of carry-out. For signed multiply-add, bit 64 is the sign bit of the</pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // result, which is determined as:</pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   sign(Src0 * Src1) + sign(Src2) + carry-out from unsigned 64-bit add</pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  LLT CarryType = DstOnValu ? <div class='tooltip'>S1<span class='tooltip-content'>4</span></div> : <div class='tooltip'>S32<span class='tooltip-content'>287</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1619' href='#L1619'><span>1619:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>287</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  const RegisterBank &amp;CarryBank =</pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>      DstOnValu ? <div class='tooltip'>AMDGPU::VCCRegBank<span class='tooltip-content'>4</span></div> : <div class='tooltip'>AMDGPU::SGPRRegBank<span class='tooltip-content'>287</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1621' href='#L1621'><span>1621:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>287</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  const RegisterBank &amp;DstBank =</pre></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>      DstOnValu ? <div class='tooltip'>AMDGPU::VGPRRegBank<span class='tooltip-content'>4</span></div> : <div class='tooltip'>AMDGPU::SGPRRegBank<span class='tooltip-content'>287</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1623' href='#L1623'><span>1623:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>287</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  Register Carry;</pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  Register Zero;</pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  if (!IsUnsigned) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1627' href='#L1627'><span>1627:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>283</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Zero = B.buildConstant(S32, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    MRI.setRegBank(Zero,</pre></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                   MulHiInVgpr ? <div class='tooltip'>AMDGPU::VGPRRegBank<span class='tooltip-content'>1</span></div> : <div class='tooltip'>AMDGPU::SGPRRegBank<span class='tooltip-content'>7</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1630' href='#L1630'><span>1630:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Carry = B.buildICmp(CmpInst::ICMP_SLT, MulHiInVgpr ? <div class='tooltip'>S1<span class='tooltip-content'>1</span></div> : <div class='tooltip'>S32<span class='tooltip-content'>7</span></div>, DstHi, Zero)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1632' href='#L1632'><span>1632:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    MRI.setRegBank(Carry, MulHiInVgpr ? <div class='tooltip'>AMDGPU::VCCRegBank<span class='tooltip-content'>1</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1634' href='#L1634'><span>1634:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                                      : <div class='tooltip'>AMDGPU::SGPRRegBank<span class='tooltip-content'>7</span></div>);</pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    if (DstOnValu &amp;&amp; <div class='tooltip'>!MulHiInVgpr<span class='tooltip-content'>2</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1637' href='#L1637'><span>1637:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L1637' href='#L1637'><span>1637:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1637'><span>1637:9</span></a></span>) to (<span class='line-number'><a href='#L1637'><span>1637:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1637:9)
     Condition C2 --> (1637:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      Carry = B.buildTrunc(S1, Carry).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      MRI.setRegBank(Carry, AMDGPU::VCCRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  if (Accumulate) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1643' href='#L1643'><span>1643:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>220</span>, <span class='None'>False</span>: <span class='covered-line'>71</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    if (DstOnValu) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1644' href='#L1644'><span>1644:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>216</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      DstLo = B.buildCopy(S32, DstLo).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      DstHi = B.buildCopy(S32, DstHi).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      MRI.setRegBank(DstLo, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      MRI.setRegBank(DstHi, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    auto Unmerge = B.buildUnmerge(S32, Src2);</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    Register Src2Lo = Unmerge.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    Register Src2Hi = Unmerge.getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    MRI.setRegBank(Src2Lo, DstBank);</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    MRI.setRegBank(Src2Hi, DstBank);</pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    if (!IsUnsigned) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1657' href='#L1657'><span>1657:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>215</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      auto Src2Sign = B.buildICmp(CmpInst::ICMP_SLT, CarryType, Src2Hi, Zero);</pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      MRI.setRegBank(Src2Sign.getReg(0), CarryBank);</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      Carry = B.buildXor(CarryType, Carry, Src2Sign).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      MRI.setRegBank(Carry, CarryBank);</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    auto AddLo = B.buildUAddo(S32, CarryType, DstLo, Src2Lo);</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    DstLo = AddLo.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    Register CarryLo = AddLo.getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    MRI.setRegBank(DstLo, DstBank);</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    MRI.setRegBank(CarryLo, CarryBank);</pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    auto AddHi = B.buildUAdde(S32, CarryType, DstHi, Src2Hi, CarryLo);</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    DstHi = AddHi.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    MRI.setRegBank(DstHi, DstBank);</pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    Register CarryHi = AddHi.getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    MRI.setRegBank(CarryHi, CarryBank);</pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    if (IsUnsigned) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1678' href='#L1678'><span>1678:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>215</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='covered-line'><pre>215</pre></td><td class='code'><pre>      Carry = CarryHi;</pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='covered-line'><pre>215</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      Carry = B.buildXor(CarryType, Carry, CarryHi).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      MRI.setRegBank(Carry, CarryBank);</pre></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    if (IsUnsigned) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1685' href='#L1685'><span>1685:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>      Carry = B.buildConstant(CarryType, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>      MRI.setRegBank(Carry, CarryBank);</pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  B.buildMergeLikeInstr(Dst0, {DstLo, DstHi});</pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  if (DstOnValu) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1693' href='#L1693'><span>1693:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>287</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    B.buildCopy(Dst1, Carry);</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>    B.buildTrunc(Dst1, Carry);</pre></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return a suitable opcode for extending the operands of Opc when widening.</pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>static unsigned getExtendOp(unsigned Opc) {</pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  case TargetOpcode::G_ASHR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1706' href='#L1706'><span>1706:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>312</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  case TargetOpcode::G_SMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1707' href='#L1707'><span>1707:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>352</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case TargetOpcode::G_SMAX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1708' href='#L1708'><span>1708:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>352</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    return TargetOpcode::G_SEXT;</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  case TargetOpcode::G_LSHR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1710' href='#L1710'><span>1710:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>276</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>  case TargetOpcode::G_UMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1711' href='#L1711'><span>1711:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>354</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>  case TargetOpcode::G_UMAX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1712' href='#L1712'><span>1712:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>354</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    return TargetOpcode::G_ZEXT;</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1714' href='#L1714'><span>1714:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>220</span>, <span class='None'>False</span>: <span class='covered-line'>136</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='covered-line'><pre>220</pre></td><td class='code'><pre>    return TargetOpcode::G_ANYEXT;</pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Emit a legalized extension from &lt;2 x s16&gt; to 2 32-bit components, avoiding</pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// any illegal vector extend or unmerge operations.</pre></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::pair&lt;Register, Register&gt;</pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='covered-line'><pre>715</pre></td><td class='code'><pre>unpackV2S16ToS32(MachineIRBuilder &amp;B, Register Src, unsigned ExtOpcode) {</pre></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>715</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>715</pre></td><td class='code'><pre>  auto Bitcast = B.buildBitcast(S32, Src);</pre></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='covered-line'><pre>715</pre></td><td class='code'><pre>  if (ExtOpcode == TargetOpcode::G_SEXT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1726' href='#L1726'><span>1726:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>608</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    auto ExtLo = B.buildSExtInReg(S32, Bitcast, 16);</pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    auto ShiftHi = B.buildAShr(S32, Bitcast, B.buildConstant(S32, 16));</pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    return std::pair(ExtLo.getReg(0), ShiftHi.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  auto ShiftHi = B.buildLShr(S32, Bitcast, B.buildConstant(S32, 16));</pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>  if (ExtOpcode == TargetOpcode::G_ZEXT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1733' href='#L1733'><span>1733:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>168</span>, <span class='None'>False</span>: <span class='covered-line'>440</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>    auto ExtLo = B.buildAnd(S32, Bitcast, B.buildConstant(S32, 0xffff));</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>    return std::pair(ExtLo.getReg(0), ShiftHi.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='covered-line'><pre>440</pre></td><td class='code'><pre>  assert(ExtOpcode == TargetOpcode::G_ANYEXT);</pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='covered-line'><pre>440</pre></td><td class='code'><pre>  return std::pair(Bitcast.getReg(0), ShiftHi.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='covered-line'><pre>440</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// For cases where only a single copy is inserted for matching register banks.</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Replace the register in the instruction operand</pre></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool substituteSimpleCopyRegs(</pre></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='covered-line'><pre>1.24k</pre></td><td class='code'><pre>  const AMDGPURegisterBankInfo::OperandsMapper &amp;OpdMapper, unsigned OpIdx) {</pre></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='covered-line'><pre>1.24k</pre></td><td class='code'><pre>  SmallVector&lt;unsigned, 1&gt; SrcReg(OpdMapper.getVRegs(OpIdx));</pre></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='covered-line'><pre>1.24k</pre></td><td class='code'><pre>  if (!SrcReg.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1747' href='#L1747'><span>1747:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>663</span>, <span class='None'>False</span>: <span class='covered-line'>584</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>    assert(SrcReg.size() == 1);</pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>    OpdMapper.getMI().getOperand(OpIdx).setReg(SrcReg[0]);</pre></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='covered-line'><pre>663</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='covered-line'><pre>584</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='covered-line'><pre>1.24k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Handle register layout difference for f16 images for some subtargets.</pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register AMDGPURegisterBankInfo::handleD16VData(MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                                Register Reg) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!Subtarget.hasUnpackedD16VMem()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1760' href='#L1760'><span>1760:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return Reg</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>const LLT S16 = LLT::scalar(16);</span></pre></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  LLT StoreVT = MRI.getType(Reg);</span></pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!StoreVT.isVector()</span><span class='red'> || </span><span class='red'>StoreVT.getElementType() != S16</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1765' href='#L1765'><span>1765:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1765' href='#L1765'><span>1765:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L1765' href='#L1765'><span>1765:30</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1765'><span>1765:7</span></a></span>) to (<span class='line-number'><a href='#L1765'><span>1765:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1765:7)
     Condition C2 --> (1765:30)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return Reg</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>auto Unmerge = B.buildUnmerge(S16, Reg);</span></pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  SmallVector&lt;Register, 4&gt; WideRegs;</span></pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  for (int I = 0, E = Unmerge-&gt;getNumOperands() - 1; </span><span class='red'>I != E</span><span class='red'>; </span><span class='red'>++I</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1772' href='#L1772'><span>1772:54</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>WideRegs.push_back(Unmerge.getReg(I))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const LLT S32 = LLT::scalar(32);</span></pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int NumElts = StoreVT.getNumElements();</span></pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return B.buildMergeLikeInstr(LLT::fixed_vector(NumElts, S32), WideRegs)</span></pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .getReg(0);</span></pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::pair&lt;Register, unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>getBaseWithConstantOffset(MachineRegisterInfo &amp;MRI, Register Reg) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  int64_t Const;</span></pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>mi_match(Reg, MRI, m_ICst(Const))</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1785' href='#L1785'><span>1785:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return std::pair(Register(), Const)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>Register Base;</span></pre></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>mi_match(Reg, MRI, m_GAdd(m_Reg(Base), m_ICst(Const)))</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1789' href='#L1789'><span>1789:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return std::pair(Base, Const)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Handle G_OR used for add case</pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return std::pair(Reg, 0)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::pair&lt;Register, unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPURegisterBankInfo::splitBufferOffsets(MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                           Register OrigOffset) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const unsigned MaxImm = SIInstrInfo::getMaxMUBUFImmOffset(Subtarget);</span></pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Register BaseReg;</span></pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  unsigned ImmOffset;</span></pre></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const LLT S32 = LLT::scalar(32);</span></pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Use AMDGPU::getBaseWithConstantOffset() instead.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  std::tie(BaseReg, ImmOffset) = getBaseWithConstantOffset(*B.getMRI(),</span></pre></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                                           OrigOffset);</span></pre></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  unsigned C1 = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>ImmOffset != 0</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1809' href='#L1809'><span>1809:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the immediate value is too big for the immoffset field, put only bits</pre></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // that would normally fit in the immoffset field. The remaining value that</pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is copied/added for the voffset field is a large power of 2, and it</pre></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // stands more chance of being CSEd with the copy/add for another similar</pre></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // load/store.</pre></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // However, do not do that rounding down if that is a negative</pre></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // number, as it appears to be illegal to have a negative offset in the</pre></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // vgpr, even if adding the immediate offset makes it positive.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    unsigned Overflow = ImmOffset &amp; ~MaxImm;</span></pre></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    ImmOffset -= Overflow;</span></pre></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>(int32_t)Overflow &lt; 0</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1820' href='#L1820'><span>1820:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Overflow += ImmOffset;</span></pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      ImmOffset = 0;</span></pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    C1 = ImmOffset;</span></pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>Overflow != 0</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1826' href='#L1826'><span>1826:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      if (</span><span class='red'>!BaseReg</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1827' href='#L1827'><span>1827:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>BaseReg = B.buildConstant(S32, Overflow).getReg(0)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      else </span><span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        auto OverflowVal = B.buildConstant(S32, Overflow);</span></pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        BaseReg = B.buildAdd(S32, BaseReg, OverflowVal).getReg(0);</span></pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!BaseReg</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1836' href='#L1836'><span>1836:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>BaseReg = B.buildConstant(S32, 0).getReg(0)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return {BaseReg, C1};</span></pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPURegisterBankInfo::buildVCopy(MachineIRBuilder &amp;B, Register DstReg,</pre></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                        Register SrcReg) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  MachineRegisterInfo &amp;MRI = *B.getMRI();</span></pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  LLT SrcTy = MRI.getType(SrcReg);</span></pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>SrcTy.getSizeInBits() == 32</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1846' href='#L1846'><span>1846:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Use a v_mov_b32 here to make the exec dependency explicit.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    B.buildInstr(AMDGPU::V_MOV_B32_e32)</span></pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addDef(DstReg)</span></pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      .addUse(SrcReg);</span></pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return </span><span class='red'>constrainGenericRegister(DstReg, AMDGPU::VGPR_32RegClass, MRI)</span><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1851' href='#L1851'><span>1851:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>           </span><span class='red'>constrainGenericRegister(SrcReg, AMDGPU::SReg_32RegClass, MRI)</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1852' href='#L1852'><span>1852:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1851'><span>1851:12</span></a></span>) to (<span class='line-number'><a href='#L1851'><span>1852:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1851:12)
     Condition C2 --> (1852:12)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>Register TmpReg0 = MRI.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</span></pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Register TmpReg1 = MRI.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</span></pre></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  B.buildInstr(AMDGPU::V_MOV_B32_e32)</span></pre></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    .addDef(TmpReg0)</span></pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    .addUse(SrcReg, 0, AMDGPU::sub0);</span></pre></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  B.buildInstr(AMDGPU::V_MOV_B32_e32)</span></pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    .addDef(TmpReg1)</span></pre></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    .addUse(SrcReg, 0, AMDGPU::sub1);</span></pre></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  B.buildInstr(AMDGPU::REG_SEQUENCE)</span></pre></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    .addDef(DstReg)</span></pre></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    .addUse(TmpReg0)</span></pre></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    .addImm(AMDGPU::sub0)</span></pre></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    .addUse(TmpReg1)</span></pre></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    .addImm(AMDGPU::sub1);</span></pre></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return </span><span class='red'>constrainGenericRegister(SrcReg, AMDGPU::SReg_64RegClass, MRI)</span><span class='red'> &amp;&amp;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1871' href='#L1871'><span>1871:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>         </span><span class='red'>constrainGenericRegister(DstReg, AMDGPU::VReg_64RegClass, MRI)</span><span class='red'>;</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1872' href='#L1872'><span>1872:10</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1871'><span>1871:10</span></a></span>) to (<span class='line-number'><a href='#L1871'><span>1872:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1871:10)
     Condition C2 --> (1872:10)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Utility function for pushing dynamic vector indexes with a constant offset</pre></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// into waterfall loops.</pre></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void reinsertVectorIndexAdd(MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MachineInstr &amp;IdxUseInstr,</pre></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   unsigned OpIdx,</pre></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                   unsigned ConstOffset) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  MachineRegisterInfo &amp;MRI = *B.getMRI();</span></pre></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const LLT S32 = LLT::scalar(32);</span></pre></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Register WaterfallIdx = IdxUseInstr.getOperand(OpIdx).getReg();</span></pre></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  B.setInsertPt(*IdxUseInstr.getParent(), IdxUseInstr.getIterator());</span></pre></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  auto MaterializedOffset = B.buildConstant(S32, ConstOffset);</span></pre></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  auto Add = B.buildAdd(S32, WaterfallIdx, MaterializedOffset);</span></pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  MRI.setRegBank(MaterializedOffset.getReg(0), AMDGPU::SGPRRegBank);</span></pre></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  MRI.setRegBank(Add.getReg(0), AMDGPU::SGPRRegBank);</span></pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  IdxUseInstr.getOperand(OpIdx).setReg(Add.getReg(0));</span></pre></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Implement extending a 32-bit value to a 64-bit value. \p Lo32Reg is the</pre></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// original 32-bit source value (to be inserted in the low part of the combined</pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// 64-bit result), and \p Hi32Reg is the high half of the combined 64-bit</pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// value.</pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void extendLow32IntoHigh32(MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  Register Hi32Reg, Register Lo32Reg,</pre></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  unsigned ExtOpc,</pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                  const RegisterBank &amp;RegBank,</pre></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>                                  bool IsBooleanSrc = false) {</pre></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>  if (ExtOpc == AMDGPU::G_ZEXT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1903' href='#L1903'><span>1903:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>998</span>, <span class='None'>False</span>: <span class='covered-line'>353</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='covered-line'><pre>998</pre></td><td class='code'><pre>    B.buildConstant(Hi32Reg, 0);</pre></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='covered-line'><pre>998</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>353</span></div><div class='tooltip'>ExtOpc == AMDGPU::G_SEXT<span class='tooltip-content'>353</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1905' href='#L1905'><span>1905:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>254</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    if (IsBooleanSrc) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1906' href='#L1906'><span>1906:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>97</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If we know the original source was an s1, the high half is the same as</pre></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // the low.</pre></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      B.buildCopy(Hi32Reg, Lo32Reg);</pre></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Replicate sign bit from 32-bit extended part.</pre></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>      auto ShiftAmt = B.buildConstant(LLT::scalar(32), 31);</pre></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>      B.getMRI()-&gt;setRegBank(ShiftAmt.getReg(0), RegBank);</pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>      B.buildAShr(Hi32Reg, Lo32Reg, ShiftAmt);</pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>    assert(ExtOpc == AMDGPU::G_ANYEXT &amp;&amp; &quot;not an integer extension&quot;);</pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>    B.buildUndef(Hi32Reg);</pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='covered-line'><pre>1.35k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPURegisterBankInfo::foldExtractEltToCmpSelect(</pre></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineIRBuilder &amp;B, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    const OperandsMapper &amp;OpdMapper) const {</pre></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  Register VecReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  Register Idx = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  const RegisterBank &amp;IdxBank =</pre></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    *OpdMapper.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  bool IsDivergentIdx = IdxBank != AMDGPU::SGPRRegBank;</pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  LLT VecTy = MRI.getType(VecReg);</pre></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  unsigned EltSize = VecTy.getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  unsigned NumElem = VecTy.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  if (!SITargetLowering::shouldExpandVectorDynExt(EltSize, NumElem,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1939' href='#L1939'><span>1939:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>151</span>, <span class='None'>False</span>: <span class='covered-line'>344</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>                                                  IsDivergentIdx, &amp;Subtarget))</pre></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  const RegisterBank &amp;DstBank =</pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>    *OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  const RegisterBank &amp;SrcBank =</pre></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>    *OpdMapper.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  const RegisterBank &amp;CCBank =</pre></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>    (DstBank == AMDGPU::SGPRRegBank &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1951' href='#L1951'><span>1951:6</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>283</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>     <div class='tooltip'>SrcBank == AMDGPU::SGPRRegBank<span class='tooltip-content'>61</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1952' href='#L1952'><span>1952:6</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>     <div class='tooltip'>IdxBank == AMDGPU::SGPRRegBank<span class='tooltip-content'>61</span></div>) ? <div class='tooltip'>AMDGPU::SGPRRegBank<span class='tooltip-content'>61</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1953' href='#L1953'><span>1953:6</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1951'><span>1951:6</span></a></span>) to (<span class='line-number'><a href='#L1951'><span>1953:36</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1951:6)
     Condition C2 --> (1952:6)
     Condition C3 --> (1953:6)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>                                     : <div class='tooltip'>AMDGPU::VCCRegBank<span class='tooltip-content'>283</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  LLT CCTy = (CCBank == AMDGPU::SGPRRegBank) ? <div class='tooltip'>S32<span class='tooltip-content'>61</span></div> : <div class='tooltip'>LLT::scalar(1)<span class='tooltip-content'>283</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1955' href='#L1955'><span>1955:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>283</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  if (CCBank == AMDGPU::VCCRegBank &amp;&amp; <div class='tooltip'>IdxBank == AMDGPU::SGPRRegBank<span class='tooltip-content'>283</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1957' href='#L1957'><span>1957:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>283</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
  Branch (<span class='line-number'><a name='L1957' href='#L1957'><span>1957:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51</span>, <span class='None'>False</span>: <span class='covered-line'>232</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1957'><span>1957:7</span></a></span>) to (<span class='line-number'><a href='#L1957'><span>1957:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1957:7)
     Condition C2 --> (1957:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    Idx = B.buildCopy(S32, Idx)-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    MRI.setRegBank(Idx, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  LLT EltTy = VecTy.getScalarType();</pre></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; DstRegs(OpdMapper.getVRegs(0));</pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  unsigned NumLanes = DstRegs.size();</pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  if (!NumLanes)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1965' href='#L1965'><span>1965:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>    NumLanes = 1;</pre></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    EltTy = MRI.getType(DstRegs[0]);</pre></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  auto UnmergeToEltTy = B.buildUnmerge(EltTy, VecReg);</pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; Res(NumLanes);</pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='covered-line'><pre>744</pre></td><td class='code'><pre>  for (unsigned L = 0; L &lt; NumLanes; <div class='tooltip'>++L<span class='tooltip-content'>400</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1972' href='#L1972'><span>1972:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>400</span>, <span class='None'>False</span>: <span class='covered-line'>344</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>    Res[L] = UnmergeToEltTy.getReg(L);</pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='covered-line'><pre>2.19k</pre></td><td class='code'><pre>  for (unsigned I = 1; I &lt; NumElem; <div class='tooltip'>++I<span class='tooltip-content'>1.85k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1975' href='#L1975'><span>1975:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.85k</span>, <span class='None'>False</span>: <span class='covered-line'>344</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>    auto IC = B.buildConstant(S32, I);</pre></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>    MRI.setRegBank(IC-&gt;getOperand(0).getReg(), AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>    auto Cmp = B.buildICmp(CmpInst::ICMP_EQ, CCTy, Idx, IC);</pre></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>    MRI.setRegBank(Cmp-&gt;getOperand(0).getReg(), CCBank);</pre></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>    for (unsigned L = 0; L &lt; NumLanes; <div class='tooltip'>++L<span class='tooltip-content'>2.22k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1981' href='#L1981'><span>1981:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.22k</span>, <span class='None'>False</span>: <span class='covered-line'>1.85k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>      auto S = B.buildSelect(EltTy, Cmp,</pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>                             UnmergeToEltTy.getReg(I * NumLanes + L), Res[L]);</pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>      for (unsigned N : { 0, 2, 3 })</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1985' href='#L1985'><span>1985:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.67k</span>, <span class='None'>False</span>: <span class='covered-line'>2.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='covered-line'><pre>6.67k</pre></td><td class='code'><pre>        MRI.setRegBank(S-&gt;getOperand(N).getReg(), DstBank);</pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>      Res[L] = S-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='covered-line'><pre>2.22k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='covered-line'><pre>744</pre></td><td class='code'><pre>  for (unsigned L = 0; L &lt; NumLanes; <div class='tooltip'>++L<span class='tooltip-content'>400</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1992' href='#L1992'><span>1992:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>400</span>, <span class='None'>False</span>: <span class='covered-line'>344</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>    Register DstReg = (NumLanes == 1) ? <div class='tooltip'>MI.getOperand(0).getReg()<span class='tooltip-content'>288</span></div> : <div class='tooltip'>DstRegs[L]<span class='tooltip-content'>112</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1993' href='#L1993'><span>1993:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>112</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>    B.buildCopy(DstReg, Res[L]);</pre></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>    MRI.setRegBank(DstReg, DstBank);</pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  MRI.setRegBank(MI.getOperand(0).getReg(), DstBank);</pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Insert a cross regbank copy for a register if it already has a bank that</pre></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// differs from the one we want to set.</pre></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Register constrainRegToBank(MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                   MachineIRBuilder &amp;B, Register &amp;Reg,</pre></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>                                   const RegisterBank &amp;Bank) {</pre></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  const RegisterBank *CurrBank = MRI.getRegBankOrNull(Reg);</pre></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>  if (CurrBank &amp;&amp; <div class='tooltip'>*CurrBank != Bank<span class='tooltip-content'>2.14k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2010' href='#L2010'><span>2010:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.14k</span>, <span class='None'>False</span>: <span class='covered-line'>2.14k</span>]
  Branch (<span class='line-number'><a name='L2010' href='#L2010'><span>2010:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>284</span>, <span class='None'>False</span>: <span class='covered-line'>1.86k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2010'><span>2010:7</span></a></span>) to (<span class='line-number'><a href='#L2010'><span>2010:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2010:7)
     Condition C2 --> (2010:19)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>    Register Copy = B.buildCopy(MRI.getType(Reg), Reg).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>    MRI.setRegBank(Copy, Bank);</pre></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>    return Copy;</pre></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='covered-line'><pre>4.01k</pre></td><td class='code'><pre>  MRI.setRegBank(Reg, Bank);</pre></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='covered-line'><pre>4.01k</pre></td><td class='code'><pre>  return Reg;</pre></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='covered-line'><pre>4.29k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPURegisterBankInfo::foldInsertEltToCmpSelect(</pre></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineIRBuilder &amp;B, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    const OperandsMapper &amp;OpdMapper) const {</pre></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  Register VecReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  Register Idx = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  const RegisterBank &amp;IdxBank =</pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    *OpdMapper.getInstrMapping().getOperandMapping(3).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2030' href='#L2030'><pre>2030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2031' href='#L2031'><pre>2031</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  bool IsDivergentIdx = IdxBank != AMDGPU::SGPRRegBank;</pre></td></tr><tr><td class='line-number'><a name='L2032' href='#L2032'><pre>2032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2033' href='#L2033'><pre>2033</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  LLT VecTy = MRI.getType(VecReg);</pre></td></tr><tr><td class='line-number'><a name='L2034' href='#L2034'><pre>2034</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  unsigned EltSize = VecTy.getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L2035' href='#L2035'><pre>2035</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  unsigned NumElem = VecTy.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L2036' href='#L2036'><pre>2036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2037' href='#L2037'><pre>2037</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  if (!SITargetLowering::shouldExpandVectorDynExt(EltSize, NumElem,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2037' href='#L2037'><span>2037:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>127</span>, <span class='None'>False</span>: <span class='covered-line'>369</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2038' href='#L2038'><pre>2038</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>                                                  IsDivergentIdx, &amp;Subtarget))</pre></td></tr><tr><td class='line-number'><a name='L2039' href='#L2039'><pre>2039</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2040' href='#L2040'><pre>2040</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2041' href='#L2041'><pre>2041</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2042' href='#L2042'><pre>2042</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2043' href='#L2043'><pre>2043</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  const RegisterBank &amp;DstBank =</pre></td></tr><tr><td class='line-number'><a name='L2044' href='#L2044'><pre>2044</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>    *OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2045' href='#L2045'><pre>2045</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  const RegisterBank &amp;SrcBank =</pre></td></tr><tr><td class='line-number'><a name='L2046' href='#L2046'><pre>2046</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>    *OpdMapper.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2047' href='#L2047'><pre>2047</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  const RegisterBank &amp;InsBank =</pre></td></tr><tr><td class='line-number'><a name='L2048' href='#L2048'><pre>2048</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>    *OpdMapper.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2049' href='#L2049'><pre>2049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2050' href='#L2050'><pre>2050</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  const RegisterBank &amp;CCBank =</pre></td></tr><tr><td class='line-number'><a name='L2051' href='#L2051'><pre>2051</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>    (DstBank == AMDGPU::SGPRRegBank &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2051' href='#L2051'><span>2051:6</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>332</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2052' href='#L2052'><pre>2052</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>     <div class='tooltip'>SrcBank == AMDGPU::SGPRRegBank<span class='tooltip-content'>37</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2052' href='#L2052'><span>2052:6</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2053' href='#L2053'><pre>2053</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>     <div class='tooltip'>InsBank == AMDGPU::SGPRRegBank<span class='tooltip-content'>37</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2053' href='#L2053'><span>2053:6</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2054' href='#L2054'><pre>2054</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>     <div class='tooltip'>IdxBank == AMDGPU::SGPRRegBank<span class='tooltip-content'>37</span></div>) ? <div class='tooltip'>AMDGPU::SGPRRegBank<span class='tooltip-content'>37</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2054' href='#L2054'><span>2054:6</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2051'><span>2051:6</span></a></span>) to (<span class='line-number'><a href='#L2051'><span>2054:36</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (2051:6)
     Condition C2 --> (2052:6)
     Condition C3 --> (2053:6)
     Condition C4 --> (2054:6)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2055' href='#L2055'><pre>2055</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>                                     : <div class='tooltip'>AMDGPU::VCCRegBank<span class='tooltip-content'>332</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2056' href='#L2056'><pre>2056</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  LLT CCTy = (CCBank == AMDGPU::SGPRRegBank) ? <div class='tooltip'>S32<span class='tooltip-content'>37</span></div> : <div class='tooltip'>LLT::scalar(1)<span class='tooltip-content'>332</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2056' href='#L2056'><span>2056:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>332</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2057' href='#L2057'><pre>2057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2058' href='#L2058'><pre>2058</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  if (CCBank == AMDGPU::VCCRegBank &amp;&amp; <div class='tooltip'>IdxBank == AMDGPU::SGPRRegBank<span class='tooltip-content'>332</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2058' href='#L2058'><span>2058:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>332</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
  Branch (<span class='line-number'><a name='L2058' href='#L2058'><span>2058:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111</span>, <span class='None'>False</span>: <span class='covered-line'>221</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2058'><span>2058:7</span></a></span>) to (<span class='line-number'><a href='#L2058'><span>2058:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2058:7)
     Condition C2 --> (2058:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2059' href='#L2059'><pre>2059</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>    Idx = B.buildCopy(S32, Idx)-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2060' href='#L2060'><pre>2060</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>    MRI.setRegBank(Idx, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2061' href='#L2061'><pre>2061</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2062' href='#L2062'><pre>2062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2063' href='#L2063'><pre>2063</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  LLT EltTy = VecTy.getScalarType();</pre></td></tr><tr><td class='line-number'><a name='L2064' href='#L2064'><pre>2064</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; InsRegs(OpdMapper.getVRegs(2));</pre></td></tr><tr><td class='line-number'><a name='L2065' href='#L2065'><pre>2065</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  unsigned NumLanes = InsRegs.size();</pre></td></tr><tr><td class='line-number'><a name='L2066' href='#L2066'><pre>2066</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  if (!NumLanes) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2066' href='#L2066'><span>2066:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>323</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2067' href='#L2067'><pre>2067</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>    NumLanes = 1;</pre></td></tr><tr><td class='line-number'><a name='L2068' href='#L2068'><pre>2068</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>    InsRegs.push_back(MI.getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L2069' href='#L2069'><pre>2069</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2070' href='#L2070'><pre>2070</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    EltTy = MRI.getType(InsRegs[0]);</pre></td></tr><tr><td class='line-number'><a name='L2071' href='#L2071'><pre>2071</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2072' href='#L2072'><pre>2072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2073' href='#L2073'><pre>2073</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  auto UnmergeToEltTy = B.buildUnmerge(EltTy, VecReg);</pre></td></tr><tr><td class='line-number'><a name='L2074' href='#L2074'><pre>2074</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  SmallVector&lt;Register, 16&gt; Ops(NumElem * NumLanes);</pre></td></tr><tr><td class='line-number'><a name='L2075' href='#L2075'><pre>2075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2076' href='#L2076'><pre>2076</pre></a></td><td class='covered-line'><pre>2.18k</pre></td><td class='code'><pre>  for (unsigned I = 0; I &lt; NumElem; <div class='tooltip'>++I<span class='tooltip-content'>1.81k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2076' href='#L2076'><span>2076:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.81k</span>, <span class='None'>False</span>: <span class='covered-line'>369</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2077' href='#L2077'><pre>2077</pre></a></td><td class='covered-line'><pre>1.81k</pre></td><td class='code'><pre>    auto IC = B.buildConstant(S32, I);</pre></td></tr><tr><td class='line-number'><a name='L2078' href='#L2078'><pre>2078</pre></a></td><td class='covered-line'><pre>1.81k</pre></td><td class='code'><pre>    MRI.setRegBank(IC-&gt;getOperand(0).getReg(), AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2079' href='#L2079'><pre>2079</pre></a></td><td class='covered-line'><pre>1.81k</pre></td><td class='code'><pre>    auto Cmp = B.buildICmp(CmpInst::ICMP_EQ, CCTy, Idx, IC);</pre></td></tr><tr><td class='line-number'><a name='L2080' href='#L2080'><pre>2080</pre></a></td><td class='covered-line'><pre>1.81k</pre></td><td class='code'><pre>    MRI.setRegBank(Cmp-&gt;getOperand(0).getReg(), CCBank);</pre></td></tr><tr><td class='line-number'><a name='L2081' href='#L2081'><pre>2081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2082' href='#L2082'><pre>2082</pre></a></td><td class='covered-line'><pre>3.96k</pre></td><td class='code'><pre>    for (unsigned L = 0; L &lt; NumLanes; <div class='tooltip'>++L<span class='tooltip-content'>2.14k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2082' href='#L2082'><span>2082:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.14k</span>, <span class='None'>False</span>: <span class='covered-line'>1.81k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2083' href='#L2083'><pre>2083</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      Register Op0 = constrainRegToBank(MRI, B, InsRegs[L], DstBank);</pre></td></tr><tr><td class='line-number'><a name='L2084' href='#L2084'><pre>2084</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      Register Op1 = UnmergeToEltTy.getReg(I * NumLanes + L);</pre></td></tr><tr><td class='line-number'><a name='L2085' href='#L2085'><pre>2085</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      Op1 = constrainRegToBank(MRI, B, Op1, DstBank);</pre></td></tr><tr><td class='line-number'><a name='L2086' href='#L2086'><pre>2086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2087' href='#L2087'><pre>2087</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      Register Select = B.buildSelect(EltTy, Cmp, Op0, Op1).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2088' href='#L2088'><pre>2088</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      MRI.setRegBank(Select, DstBank);</pre></td></tr><tr><td class='line-number'><a name='L2089' href='#L2089'><pre>2089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2090' href='#L2090'><pre>2090</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>      Ops[I * NumLanes + L] = Select;</pre></td></tr><tr><td class='line-number'><a name='L2091' href='#L2091'><pre>2091</pre></a></td><td class='covered-line'><pre>2.14k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2092' href='#L2092'><pre>2092</pre></a></td><td class='covered-line'><pre>1.81k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2093' href='#L2093'><pre>2093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2094' href='#L2094'><pre>2094</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  LLT MergeTy = LLT::fixed_vector(Ops.size(), EltTy);</pre></td></tr><tr><td class='line-number'><a name='L2095' href='#L2095'><pre>2095</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  if (MergeTy == MRI.getType(MI.getOperand(0).getReg())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2095' href='#L2095'><span>2095:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>323</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2096' href='#L2096'><pre>2096</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>    B.buildBuildVector(MI.getOperand(0), Ops);</pre></td></tr><tr><td class='line-number'><a name='L2097' href='#L2097'><pre>2097</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2098' href='#L2098'><pre>2098</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    auto Vec = B.buildBuildVector(MergeTy, Ops);</pre></td></tr><tr><td class='line-number'><a name='L2099' href='#L2099'><pre>2099</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    MRI.setRegBank(Vec-&gt;getOperand(0).getReg(), DstBank);</pre></td></tr><tr><td class='line-number'><a name='L2100' href='#L2100'><pre>2100</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    B.buildBitcast(MI.getOperand(0).getReg(), Vec);</pre></td></tr><tr><td class='line-number'><a name='L2101' href='#L2101'><pre>2101</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2102' href='#L2102'><pre>2102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2103' href='#L2103'><pre>2103</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  MRI.setRegBank(MI.getOperand(0).getReg(), DstBank);</pre></td></tr><tr><td class='line-number'><a name='L2104' href='#L2104'><pre>2104</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2105' href='#L2105'><pre>2105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2106' href='#L2106'><pre>2106</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2107' href='#L2107'><pre>2107</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2108' href='#L2108'><pre>2108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2109' href='#L2109'><pre>2109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Break s_mul_u64 into 32-bit vector operations.</pre></td></tr><tr><td class='line-number'><a name='L2110' href='#L2110'><pre>2110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPURegisterBankInfo::applyMappingSMULU64(</pre></td></tr><tr><td class='line-number'><a name='L2111' href='#L2111'><pre>2111</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    MachineIRBuilder &amp;B, const OperandsMapper &amp;OpdMapper) const {</pre></td></tr><tr><td class='line-number'><a name='L2112' href='#L2112'><pre>2112</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; DefRegs(OpdMapper.getVRegs(0));</pre></td></tr><tr><td class='line-number'><a name='L2113' href='#L2113'><pre>2113</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; Src0Regs(OpdMapper.getVRegs(1));</pre></td></tr><tr><td class='line-number'><a name='L2114' href='#L2114'><pre>2114</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; Src1Regs(OpdMapper.getVRegs(2));</pre></td></tr><tr><td class='line-number'><a name='L2115' href='#L2115'><pre>2115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2116' href='#L2116'><pre>2116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // All inputs are SGPRs, nothing special to do.</pre></td></tr><tr><td class='line-number'><a name='L2117' href='#L2117'><pre>2117</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  if (DefRegs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2117' href='#L2117'><span>2117:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2118' href='#L2118'><pre>2118</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    assert(Src0Regs.empty() &amp;&amp; Src1Regs.empty());</pre></td></tr><tr><td class='line-number'><a name='L2119' href='#L2119'><pre>2119</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L2120' href='#L2120'><pre>2120</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2121' href='#L2121'><pre>2121</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2122' href='#L2122'><pre>2122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2123' href='#L2123'><pre>2123</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  assert(DefRegs.size() == 2);</pre></td></tr><tr><td class='line-number'><a name='L2124' href='#L2124'><pre>2124</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  assert(Src0Regs.size() == Src1Regs.size() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2125' href='#L2125'><pre>2125</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>         (Src0Regs.empty() || Src0Regs.size() == 2));</pre></td></tr><tr><td class='line-number'><a name='L2126' href='#L2126'><pre>2126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2127' href='#L2127'><pre>2127</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = OpdMapper.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L2128' href='#L2128'><pre>2128</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MachineInstr &amp;MI = OpdMapper.getMI();</pre></td></tr><tr><td class='line-number'><a name='L2129' href='#L2129'><pre>2129</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2130' href='#L2130'><pre>2130</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  LLT HalfTy = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2131' href='#L2131'><pre>2131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2132' href='#L2132'><pre>2132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Depending on where the source registers came from, the generic code may</pre></td></tr><tr><td class='line-number'><a name='L2133' href='#L2133'><pre>2133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // have decided to split the inputs already or not. If not, we still need to</pre></td></tr><tr><td class='line-number'><a name='L2134' href='#L2134'><pre>2134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // extract the values.</pre></td></tr><tr><td class='line-number'><a name='L2135' href='#L2135'><pre>2135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2136' href='#L2136'><pre>2136</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  if (Src0Regs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2136' href='#L2136'><span>2136:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2137' href='#L2137'><pre>2137</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    split64BitValueForMapping(B, Src0Regs, HalfTy, MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L2138' href='#L2138'><pre>2138</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L2139' href='#L2139'><pre>2139</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>setRegsToType(MRI, Src0Regs, HalfTy)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2140' href='#L2140'><pre>2140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2141' href='#L2141'><pre>2141</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  if (Src1Regs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2141' href='#L2141'><span>2141:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2142' href='#L2142'><pre>2142</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    split64BitValueForMapping(B, Src1Regs, HalfTy, MI.getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L2143' href='#L2143'><pre>2143</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L2144' href='#L2144'><pre>2144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>setRegsToType(MRI, Src1Regs, HalfTy)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2145' href='#L2145'><pre>2145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2146' href='#L2146'><pre>2146</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  setRegsToType(MRI, DefRegs, HalfTy);</pre></td></tr><tr><td class='line-number'><a name='L2147' href='#L2147'><pre>2147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2148' href='#L2148'><pre>2148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The multiplication is done as follows:</pre></td></tr><tr><td class='line-number'><a name='L2149' href='#L2149'><pre>2149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L2150' href='#L2150'><pre>2150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                            Op1H  Op1L</pre></td></tr><tr><td class='line-number'><a name='L2151' href='#L2151'><pre>2151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                          * Op0H  Op0L</pre></td></tr><tr><td class='line-number'><a name='L2152' href='#L2152'><pre>2152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                       --------------------</pre></td></tr><tr><td class='line-number'><a name='L2153' href='#L2153'><pre>2153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                       Op1H*Op0L  Op1L*Op0L</pre></td></tr><tr><td class='line-number'><a name='L2154' href='#L2154'><pre>2154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //          + Op1H*Op0H  Op1L*Op0H</pre></td></tr><tr><td class='line-number'><a name='L2155' href='#L2155'><pre>2155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // -----------------------------------------</pre></td></tr><tr><td class='line-number'><a name='L2156' href='#L2156'><pre>2156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // (Op1H*Op0L + Op1L*Op0H + carry)  Op1L*Op0L</pre></td></tr><tr><td class='line-number'><a name='L2157' href='#L2157'><pre>2157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L2158' href='#L2158'><pre>2158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  We drop Op1H*Op0H because the result of the multiplication is a 64-bit</pre></td></tr><tr><td class='line-number'><a name='L2159' href='#L2159'><pre>2159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  value and that would overflow.</pre></td></tr><tr><td class='line-number'><a name='L2160' href='#L2160'><pre>2160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  The low 32-bit value is Op1L*Op0L.</pre></td></tr><tr><td class='line-number'><a name='L2161' href='#L2161'><pre>2161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  The high 32-bit value is Op1H*Op0L + Op1L*Op0H + carry (from</pre></td></tr><tr><td class='line-number'><a name='L2162' href='#L2162'><pre>2162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //  Op1L*Op0L).</pre></td></tr><tr><td class='line-number'><a name='L2163' href='#L2163'><pre>2163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2164' href='#L2164'><pre>2164</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  ApplyRegBankMapping ApplyBank(B, *this, MRI, &amp;AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2165' href='#L2165'><pre>2165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2166' href='#L2166'><pre>2166</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  Register Hi = B.buildUMulH(HalfTy, Src0Regs[0], Src1Regs[0]).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2167' href='#L2167'><pre>2167</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  Register MulLoHi = B.buildMul(HalfTy, Src0Regs[0], Src1Regs[1]).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2168' href='#L2168'><pre>2168</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  Register Add = B.buildAdd(HalfTy, Hi, MulLoHi).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2169' href='#L2169'><pre>2169</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  Register MulHiLo = B.buildMul(HalfTy, Src0Regs[1], Src1Regs[0]).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2170' href='#L2170'><pre>2170</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  B.buildAdd(DefRegs[1], Add, MulHiLo);</pre></td></tr><tr><td class='line-number'><a name='L2171' href='#L2171'><pre>2171</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  B.buildMul(DefRegs[0], Src0Regs[0], Src1Regs[0]);</pre></td></tr><tr><td class='line-number'><a name='L2172' href='#L2172'><pre>2172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2173' href='#L2173'><pre>2173</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MRI.setRegBank(DstReg, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2174' href='#L2174'><pre>2174</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2175' href='#L2175'><pre>2175</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2176' href='#L2176'><pre>2176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2177' href='#L2177'><pre>2177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPURegisterBankInfo::applyMappingImpl(</pre></td></tr><tr><td class='line-number'><a name='L2178' href='#L2178'><pre>2178</pre></a></td><td class='covered-line'><pre>380k</pre></td><td class='code'><pre>    MachineIRBuilder &amp;B, const OperandsMapper &amp;OpdMapper) const {</pre></td></tr><tr><td class='line-number'><a name='L2179' href='#L2179'><pre>2179</pre></a></td><td class='covered-line'><pre>380k</pre></td><td class='code'><pre>  MachineInstr &amp;MI = OpdMapper.getMI();</pre></td></tr><tr><td class='line-number'><a name='L2180' href='#L2180'><pre>2180</pre></a></td><td class='covered-line'><pre>380k</pre></td><td class='code'><pre>  B.setInstrAndDebugLoc(MI);</pre></td></tr><tr><td class='line-number'><a name='L2181' href='#L2181'><pre>2181</pre></a></td><td class='covered-line'><pre>380k</pre></td><td class='code'><pre>  unsigned Opc = MI.getOpcode();</pre></td></tr><tr><td class='line-number'><a name='L2182' href='#L2182'><pre>2182</pre></a></td><td class='covered-line'><pre>380k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = OpdMapper.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L2183' href='#L2183'><pre>2183</pre></a></td><td class='covered-line'><pre>380k</pre></td><td class='code'><pre>  switch (Opc) {</pre></td></tr><tr><td class='line-number'><a name='L2184' href='#L2184'><pre>2184</pre></a></td><td class='covered-line'><pre>31.4k</pre></td><td class='code'><pre>  case AMDGPU::G_CONSTANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2184' href='#L2184'><span>2184:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.4k</span>, <span class='None'>False</span>: <span class='covered-line'>349k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2185' href='#L2185'><pre>2185</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>  case AMDGPU::G_IMPLICIT_DEF: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2185' href='#L2185'><span>2185:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.53k</span>, <span class='None'>False</span>: <span class='covered-line'>379k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2186' href='#L2186'><pre>2186</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2187' href='#L2187'><pre>2187</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2188' href='#L2188'><pre>2188</pre></a></td><td class='covered-line'><pre>32.9k</pre></td><td class='code'><pre>    if (DstTy != LLT::scalar(1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2188' href='#L2188'><span>2188:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.7k</span>, <span class='None'>False</span>: <span class='covered-line'>257</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2189' href='#L2189'><pre>2189</pre></a></td><td class='covered-line'><pre>32.7k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2190' href='#L2190'><pre>2190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2191' href='#L2191'><pre>2191</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>    const RegisterBank *DstBank =</pre></td></tr><tr><td class='line-number'><a name='L2192' href='#L2192'><pre>2192</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>        OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2193' href='#L2193'><pre>2193</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>    if (DstBank == &amp;AMDGPU::VCCRegBank)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2193' href='#L2193'><span>2193:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>255</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2194' href='#L2194'><pre>2194</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2195' href='#L2195'><pre>2195</pre></a></td><td class='covered-line'><pre>255</pre></td><td class='code'><pre>    SmallVector&lt;Register, 1&gt; DefRegs(OpdMapper.getVRegs(0));</pre></td></tr><tr><td class='line-number'><a name='L2196' href='#L2196'><pre>2196</pre></a></td><td class='covered-line'><pre>255</pre></td><td class='code'><pre>    if (DefRegs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2196' href='#L2196'><span>2196:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>253</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2197' href='#L2197'><pre>2197</pre></a></td><td class='covered-line'><pre>253</pre></td><td class='code'><pre>      DefRegs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2198' href='#L2198'><pre>2198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2199' href='#L2199'><pre>2199</pre></a></td><td class='covered-line'><pre>255</pre></td><td class='code'><pre>    B.setInsertPt(*MI.getParent(), ++MI.getIterator());</pre></td></tr><tr><td class='line-number'><a name='L2200' href='#L2200'><pre>2200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2201' href='#L2201'><pre>2201</pre></a></td><td class='covered-line'><pre>255</pre></td><td class='code'><pre>    Register NewDstReg = MRI.createGenericVirtualRegister(LLT::scalar(32));</pre></td></tr><tr><td class='line-number'><a name='L2202' href='#L2202'><pre>2202</pre></a></td><td class='covered-line'><pre>255</pre></td><td class='code'><pre>    LLVMContext &amp;Ctx = B.getMF().getFunction().getContext();</pre></td></tr><tr><td class='line-number'><a name='L2203' href='#L2203'><pre>2203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2204' href='#L2204'><pre>2204</pre></a></td><td class='covered-line'><pre>255</pre></td><td class='code'><pre>    MI.getOperand(0).setReg(NewDstReg);</pre></td></tr><tr><td class='line-number'><a name='L2205' href='#L2205'><pre>2205</pre></a></td><td class='covered-line'><pre>255</pre></td><td class='code'><pre>    if (Opc != AMDGPU::G_IMPLICIT_DEF) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2205' href='#L2205'><span>2205:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>244</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2206' href='#L2206'><pre>2206</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>      uint64_t ConstVal = MI.getOperand(1).getCImm()-&gt;getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L2207' href='#L2207'><pre>2207</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>      MI.getOperand(1).setCImm(</pre></td></tr><tr><td class='line-number'><a name='L2208' href='#L2208'><pre>2208</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>          ConstantInt::get(IntegerType::getInt32Ty(Ctx), ConstVal));</pre></td></tr><tr><td class='line-number'><a name='L2209' href='#L2209'><pre>2209</pre></a></td><td class='covered-line'><pre>244</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2210' href='#L2210'><pre>2210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2211' href='#L2211'><pre>2211</pre></a></td><td class='covered-line'><pre>255</pre></td><td class='code'><pre>    MRI.setRegBank(NewDstReg, *DstBank);</pre></td></tr><tr><td class='line-number'><a name='L2212' href='#L2212'><pre>2212</pre></a></td><td class='covered-line'><pre>255</pre></td><td class='code'><pre>    B.buildTrunc(DefRegs[0], NewDstReg);</pre></td></tr><tr><td class='line-number'><a name='L2213' href='#L2213'><pre>2213</pre></a></td><td class='covered-line'><pre>255</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2214' href='#L2214'><pre>2214</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2215' href='#L2215'><pre>2215</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>  case AMDGPU::G_PHI: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2215' href='#L2215'><span>2215:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>639</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2216' href='#L2216'><pre>2216</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2217' href='#L2217'><pre>2217</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>    LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2218' href='#L2218'><pre>2218</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>    if (DstTy != LLT::scalar(1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2218' href='#L2218'><span>2218:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>548</span>, <span class='None'>False</span>: <span class='covered-line'>91</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2219' href='#L2219'><pre>2219</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2220' href='#L2220'><pre>2220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2221' href='#L2221'><pre>2221</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2222' href='#L2222'><pre>2222</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    const RegisterBank *DstBank =</pre></td></tr><tr><td class='line-number'><a name='L2223' href='#L2223'><pre>2223</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>      OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2224' href='#L2224'><pre>2224</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    if (DstBank == &amp;AMDGPU::VCCRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2224' href='#L2224'><span>2224:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2225' href='#L2225'><pre>2225</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L2226' href='#L2226'><pre>2226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The standard handling only considers the result register bank for</pre></td></tr><tr><td class='line-number'><a name='L2227' href='#L2227'><pre>2227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // phis. For VCC, blindly inserting a copy when the phi is lowered will</pre></td></tr><tr><td class='line-number'><a name='L2228' href='#L2228'><pre>2228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // produce an invalid copy. We can only copy with some kind of compare to</pre></td></tr><tr><td class='line-number'><a name='L2229' href='#L2229'><pre>2229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // get a vector boolean result. Insert a register bank copy that will be</pre></td></tr><tr><td class='line-number'><a name='L2230' href='#L2230'><pre>2230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // correctly lowered to a compare.</pre></td></tr><tr><td class='line-number'><a name='L2231' href='#L2231'><pre>2231</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>      for (unsigned I = 1, E = MI.getNumOperands(); I != E; <div class='tooltip'>I += 2<span class='tooltip-content'>44</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2231' href='#L2231'><span>2231:53</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2232' href='#L2232'><pre>2232</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        Register SrcReg = MI.getOperand(I).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2233' href='#L2233'><pre>2233</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        const RegisterBank *SrcBank = getRegBank(SrcReg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L2234' href='#L2234'><pre>2234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2235' href='#L2235'><pre>2235</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        if (SrcBank != &amp;AMDGPU::VCCRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2235' href='#L2235'><span>2235:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2236' href='#L2236'><pre>2236</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>          MachineBasicBlock *SrcMBB = MI.getOperand(I + 1).getMBB();</pre></td></tr><tr><td class='line-number'><a name='L2237' href='#L2237'><pre>2237</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>          B.setInsertPt(*SrcMBB, SrcMBB-&gt;getFirstTerminator());</pre></td></tr><tr><td class='line-number'><a name='L2238' href='#L2238'><pre>2238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2239' href='#L2239'><pre>2239</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>          auto Copy = B.buildCopy(LLT::scalar(1), SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L2240' href='#L2240'><pre>2240</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>          MRI.setRegBank(Copy.getReg(0), AMDGPU::VCCRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2241' href='#L2241'><pre>2241</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>          MI.getOperand(I).setReg(Copy.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L2242' href='#L2242'><pre>2242</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L2243' href='#L2243'><pre>2243</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2244' href='#L2244'><pre>2244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2245' href='#L2245'><pre>2245</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2246' href='#L2246'><pre>2246</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2247' href='#L2247'><pre>2247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2248' href='#L2248'><pre>2248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Phi handling is strange and only considers the bank of the destination.</pre></td></tr><tr><td class='line-number'><a name='L2249' href='#L2249'><pre>2249</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    substituteSimpleCopyRegs(OpdMapper, 0);</pre></td></tr><tr><td class='line-number'><a name='L2250' href='#L2250'><pre>2250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2251' href='#L2251'><pre>2251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Promote SGPR/VGPR booleans to s32</pre></td></tr><tr><td class='line-number'><a name='L2252' href='#L2252'><pre>2252</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    ApplyRegBankMapping ApplyBank(B, *this, MRI, DstBank);</pre></td></tr><tr><td class='line-number'><a name='L2253' href='#L2253'><pre>2253</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    B.setInsertPt(B.getMBB(), MI);</pre></td></tr><tr><td class='line-number'><a name='L2254' href='#L2254'><pre>2254</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    LegalizerHelper Helper(B.getMF(), ApplyBank, B);</pre></td></tr><tr><td class='line-number'><a name='L2255' href='#L2255'><pre>2255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2256' href='#L2256'><pre>2256</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    if (Helper.widenScalar(MI, 0, S32) != LegalizerHelper::Legalized)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2256' href='#L2256'><span>2256:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2257' href='#L2257'><pre>2257</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>llvm_unreachable</span>(&quot;widen scalar should have succeeded&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2258' href='#L2258'><pre>2258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2259' href='#L2259'><pre>2259</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2260' href='#L2260'><pre>2260</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2261' href='#L2261'><pre>2261</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>  case AMDGPU::G_FCMP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2261' href='#L2261'><span>2261:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.99k</span>, <span class='None'>False</span>: <span class='covered-line'>378k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2262' href='#L2262'><pre>2262</pre></a></td><td class='covered-line'><pre>1.99k</pre></td><td class='code'><pre>    if (!Subtarget.hasSALUFloatInsts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2262' href='#L2262'><span>2262:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.93k</span>, <span class='None'>False</span>: <span class='covered-line'>57</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2263' href='#L2263'><pre>2263</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2264' href='#L2264'><pre>2264</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L2265' href='#L2265'><pre>2265</pre></a></td><td class='covered-line'><pre>4.47k</pre></td><td class='code'><pre>  case AMDGPU::G_ICMP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2265' href='#L2265'><span>2265:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.42k</span>, <span class='None'>False</span>: <span class='covered-line'>376k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2266' href='#L2266'><pre>2266</pre></a></td><td class='covered-line'><pre>6.94k</pre></td><td class='code'><pre>  case AMDGPU::G_UADDO:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2266' href='#L2266'><span>2266:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.46k</span>, <span class='None'>False</span>: <span class='covered-line'>378k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2267' href='#L2267'><pre>2267</pre></a></td><td class='covered-line'><pre>7.70k</pre></td><td class='code'><pre>  case AMDGPU::G_USUBO:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2267' href='#L2267'><span>2267:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>762</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2268' href='#L2268'><pre>2268</pre></a></td><td class='covered-line'><pre>9.03k</pre></td><td class='code'><pre>  case AMDGPU::G_UADDE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2268' href='#L2268'><span>2268:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='None'>False</span>: <span class='covered-line'>379k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2269' href='#L2269'><pre>2269</pre></a></td><td class='covered-line'><pre>9.04k</pre></td><td class='code'><pre>  case AMDGPU::G_SADDE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2269' href='#L2269'><span>2269:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2270' href='#L2270'><pre>2270</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  case AMDGPU::G_USUBE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2270' href='#L2270'><span>2270:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16k</span>, <span class='None'>False</span>: <span class='covered-line'>379k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2271' href='#L2271'><pre>2271</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  case AMDGPU::G_SSUBE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2271' href='#L2271'><span>2271:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2272' href='#L2272'><pre>2272</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>    unsigned BoolDstOp =</pre></td></tr><tr><td class='line-number'><a name='L2273' href='#L2273'><pre>2273</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>        (Opc == AMDGPU::G_ICMP || <div class='tooltip'>Opc == AMDGPU::G_FCMP<span class='tooltip-content'>5.79k</span></div>) ? <div class='tooltip'>0<span class='tooltip-content'>4.47k</span></div> : <div class='tooltip'>1<span class='tooltip-content'>5.74k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2273' href='#L2273'><span>2273:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.42k</span>, <span class='None'>False</span>: <span class='covered-line'>5.79k</span>]
  Branch (<span class='line-number'><a name='L2273' href='#L2273'><span>2273:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='None'>False</span>: <span class='covered-line'>5.74k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2273'><span>2273:10</span></a></span>) to (<span class='line-number'><a href='#L2273'><span>2273:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2273:10)
     Condition C2 --> (2273:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2274' href='#L2274'><pre>2274</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(BoolDstOp).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2275' href='#L2275'><pre>2275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2276' href='#L2276'><pre>2276</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>    const RegisterBank *DstBank =</pre></td></tr><tr><td class='line-number'><a name='L2277' href='#L2277'><pre>2277</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>      OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2278' href='#L2278'><pre>2278</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>    if (DstBank != &amp;AMDGPU::SGPRRegBank)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2278' href='#L2278'><span>2278:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.63k</span>, <span class='None'>False</span>: <span class='covered-line'>1.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2279' href='#L2279'><pre>2279</pre></a></td><td class='covered-line'><pre>8.63k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2280' href='#L2280'><pre>2280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2281' href='#L2281'><pre>2281</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    const bool HasCarryIn = MI.getNumOperands() == 5;</pre></td></tr><tr><td class='line-number'><a name='L2282' href='#L2282'><pre>2282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2283' href='#L2283'><pre>2283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this is a scalar compare, promote the result to s32, as the selection</pre></td></tr><tr><td class='line-number'><a name='L2284' href='#L2284'><pre>2284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // will end up using a copy to a 32-bit vreg.</pre></td></tr><tr><td class='line-number'><a name='L2285' href='#L2285'><pre>2285</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2286' href='#L2286'><pre>2286</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    Register NewDstReg = MRI.createGenericVirtualRegister(S32);</pre></td></tr><tr><td class='line-number'><a name='L2287' href='#L2287'><pre>2287</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    MRI.setRegBank(NewDstReg, AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2288' href='#L2288'><pre>2288</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    MI.getOperand(BoolDstOp).setReg(NewDstReg);</pre></td></tr><tr><td class='line-number'><a name='L2289' href='#L2289'><pre>2289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2290' href='#L2290'><pre>2290</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    if (HasCarryIn) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2290' href='#L2290'><span>2290:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>499</span>, <span class='None'>False</span>: <span class='covered-line'>1.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2291' href='#L2291'><pre>2291</pre></a></td><td class='covered-line'><pre>499</pre></td><td class='code'><pre>      Register NewSrcReg = MRI.createGenericVirtualRegister(S32);</pre></td></tr><tr><td class='line-number'><a name='L2292' href='#L2292'><pre>2292</pre></a></td><td class='covered-line'><pre>499</pre></td><td class='code'><pre>      MRI.setRegBank(NewSrcReg, AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2293' href='#L2293'><pre>2293</pre></a></td><td class='covered-line'><pre>499</pre></td><td class='code'><pre>      B.buildZExt(NewSrcReg, MI.getOperand(4).getReg());</pre></td></tr><tr><td class='line-number'><a name='L2294' href='#L2294'><pre>2294</pre></a></td><td class='covered-line'><pre>499</pre></td><td class='code'><pre>      MI.getOperand(4).setReg(NewSrcReg);</pre></td></tr><tr><td class='line-number'><a name='L2295' href='#L2295'><pre>2295</pre></a></td><td class='covered-line'><pre>499</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2296' href='#L2296'><pre>2296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2297' href='#L2297'><pre>2297</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L2298' href='#L2298'><pre>2298</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    B.setInsertPt(*MBB, std::next(MI.getIterator()));</pre></td></tr><tr><td class='line-number'><a name='L2299' href='#L2299'><pre>2299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2300' href='#L2300'><pre>2300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we had a constrained VCC result register, a copy was inserted to VCC</pre></td></tr><tr><td class='line-number'><a name='L2301' href='#L2301'><pre>2301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // from SGPR.</pre></td></tr><tr><td class='line-number'><a name='L2302' href='#L2302'><pre>2302</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    SmallVector&lt;Register, 1&gt; DefRegs(OpdMapper.getVRegs(0));</pre></td></tr><tr><td class='line-number'><a name='L2303' href='#L2303'><pre>2303</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    if (DefRegs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2303' href='#L2303'><span>2303:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.58k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2304' href='#L2304'><pre>2304</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>      DefRegs.push_back(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2305' href='#L2305'><pre>2305</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    B.buildTrunc(DefRegs[0], NewDstReg);</pre></td></tr><tr><td class='line-number'><a name='L2306' href='#L2306'><pre>2306</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2307' href='#L2307'><pre>2307</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2308' href='#L2308'><pre>2308</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>  case AMDGPU::G_SELECT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2308' href='#L2308'><span>2308:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.19k</span>, <span class='None'>False</span>: <span class='covered-line'>374k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2309' href='#L2309'><pre>2309</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2310' href='#L2310'><pre>2310</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2311' href='#L2311'><pre>2311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2312' href='#L2312'><pre>2312</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    SmallVector&lt;Register, 1&gt; CondRegs(OpdMapper.getVRegs(1));</pre></td></tr><tr><td class='line-number'><a name='L2313' href='#L2313'><pre>2313</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    if (CondRegs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2313' href='#L2313'><span>2313:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.81k</span>, <span class='None'>False</span>: <span class='covered-line'>371</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2314' href='#L2314'><pre>2314</pre></a></td><td class='covered-line'><pre>5.81k</pre></td><td class='code'><pre>      CondRegs.push_back(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L2315' href='#L2315'><pre>2315</pre></a></td><td class='covered-line'><pre>371</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L2316' href='#L2316'><pre>2316</pre></a></td><td class='covered-line'><pre>371</pre></td><td class='code'><pre>      assert(CondRegs.size() == 1);</pre></td></tr><tr><td class='line-number'><a name='L2317' href='#L2317'><pre>2317</pre></a></td><td class='covered-line'><pre>371</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2318' href='#L2318'><pre>2318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2319' href='#L2319'><pre>2319</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    const RegisterBank *CondBank = getRegBank(CondRegs[0], MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L2320' href='#L2320'><pre>2320</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    if (CondBank == &amp;AMDGPU::SGPRRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2320' href='#L2320'><span>2320:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>463</span>, <span class='None'>False</span>: <span class='covered-line'>5.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2321' href='#L2321'><pre>2321</pre></a></td><td class='covered-line'><pre>463</pre></td><td class='code'><pre>      const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2322' href='#L2322'><pre>2322</pre></a></td><td class='covered-line'><pre>463</pre></td><td class='code'><pre>      Register NewCondReg = MRI.createGenericVirtualRegister(S32);</pre></td></tr><tr><td class='line-number'><a name='L2323' href='#L2323'><pre>2323</pre></a></td><td class='covered-line'><pre>463</pre></td><td class='code'><pre>      MRI.setRegBank(NewCondReg, AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2324' href='#L2324'><pre>2324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2325' href='#L2325'><pre>2325</pre></a></td><td class='covered-line'><pre>463</pre></td><td class='code'><pre>      MI.getOperand(1).setReg(NewCondReg);</pre></td></tr><tr><td class='line-number'><a name='L2326' href='#L2326'><pre>2326</pre></a></td><td class='covered-line'><pre>463</pre></td><td class='code'><pre>      B.buildZExt(NewCondReg, CondRegs[0]);</pre></td></tr><tr><td class='line-number'><a name='L2327' href='#L2327'><pre>2327</pre></a></td><td class='covered-line'><pre>463</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2328' href='#L2328'><pre>2328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2329' href='#L2329'><pre>2329</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    if (DstTy.getSizeInBits() != 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2329' href='#L2329'><span>2329:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.30k</span>, <span class='None'>False</span>: <span class='covered-line'>1.88k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2330' href='#L2330'><pre>2330</pre></a></td><td class='covered-line'><pre>4.30k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2331' href='#L2331'><pre>2331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2332' href='#L2332'><pre>2332</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>    LLT HalfTy = getHalfSizedType(DstTy);</pre></td></tr><tr><td class='line-number'><a name='L2333' href='#L2333'><pre>2333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2334' href='#L2334'><pre>2334</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>    SmallVector&lt;Register, 2&gt; DefRegs(OpdMapper.getVRegs(0));</pre></td></tr><tr><td class='line-number'><a name='L2335' href='#L2335'><pre>2335</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>    SmallVector&lt;Register, 2&gt; Src1Regs(OpdMapper.getVRegs(2));</pre></td></tr><tr><td class='line-number'><a name='L2336' href='#L2336'><pre>2336</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>    SmallVector&lt;Register, 2&gt; Src2Regs(OpdMapper.getVRegs(3));</pre></td></tr><tr><td class='line-number'><a name='L2337' href='#L2337'><pre>2337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2338' href='#L2338'><pre>2338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All inputs are SGPRs, nothing special to do.</pre></td></tr><tr><td class='line-number'><a name='L2339' href='#L2339'><pre>2339</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>    if (DefRegs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2339' href='#L2339'><span>2339:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>412</span>, <span class='None'>False</span>: <span class='covered-line'>1.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2340' href='#L2340'><pre>2340</pre></a></td><td class='covered-line'><pre>412</pre></td><td class='code'><pre>      assert(Src1Regs.empty() &amp;&amp; Src2Regs.empty());</pre></td></tr><tr><td class='line-number'><a name='L2341' href='#L2341'><pre>2341</pre></a></td><td class='covered-line'><pre>412</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2342' href='#L2342'><pre>2342</pre></a></td><td class='covered-line'><pre>412</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2343' href='#L2343'><pre>2343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2344' href='#L2344'><pre>2344</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    if (Src1Regs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2344' href='#L2344'><span>2344:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2345' href='#L2345'><pre>2345</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>split64BitValueForMapping(B, Src1Regs, HalfTy, MI.getOperand(2).getReg())</span>;</pre></td></tr><tr><td class='line-number'><a name='L2346' href='#L2346'><pre>2346</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    else {</pre></td></tr><tr><td class='line-number'><a name='L2347' href='#L2347'><pre>2347</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>      setRegsToType(MRI, Src1Regs, HalfTy);</pre></td></tr><tr><td class='line-number'><a name='L2348' href='#L2348'><pre>2348</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2349' href='#L2349'><pre>2349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2350' href='#L2350'><pre>2350</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    if (Src2Regs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2350' href='#L2350'><span>2350:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2351' href='#L2351'><pre>2351</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>split64BitValueForMapping(B, Src2Regs, HalfTy, MI.getOperand(3).getReg())</span>;</pre></td></tr><tr><td class='line-number'><a name='L2352' href='#L2352'><pre>2352</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L2353' href='#L2353'><pre>2353</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>      setRegsToType(MRI, Src2Regs, HalfTy);</pre></td></tr><tr><td class='line-number'><a name='L2354' href='#L2354'><pre>2354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2355' href='#L2355'><pre>2355</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    setRegsToType(MRI, DefRegs, HalfTy);</pre></td></tr><tr><td class='line-number'><a name='L2356' href='#L2356'><pre>2356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2357' href='#L2357'><pre>2357</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    B.buildSelect(DefRegs[0], CondRegs[0], Src1Regs[0], Src2Regs[0]);</pre></td></tr><tr><td class='line-number'><a name='L2358' href='#L2358'><pre>2358</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    B.buildSelect(DefRegs[1], CondRegs[0], Src1Regs[1], Src2Regs[1]);</pre></td></tr><tr><td class='line-number'><a name='L2359' href='#L2359'><pre>2359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2360' href='#L2360'><pre>2360</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    MRI.setRegBank(DstReg, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2361' href='#L2361'><pre>2361</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2362' href='#L2362'><pre>2362</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2363' href='#L2363'><pre>2363</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2364' href='#L2364'><pre>2364</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>  case AMDGPU::G_BRCOND: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2364' href='#L2364'><span>2364:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>285</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2365' href='#L2365'><pre>2365</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>    Register CondReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2366' href='#L2366'><pre>2366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Should use legalizer helper, but should change bool ext type.</pre></td></tr><tr><td class='line-number'><a name='L2367' href='#L2367'><pre>2367</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>    const RegisterBank *CondBank =</pre></td></tr><tr><td class='line-number'><a name='L2368' href='#L2368'><pre>2368</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>      OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2369' href='#L2369'><pre>2369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2370' href='#L2370'><pre>2370</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>    if (CondBank == &amp;AMDGPU::SGPRRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2370' href='#L2370'><span>2370:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>223</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2371' href='#L2371'><pre>2371</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>      const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2372' href='#L2372'><pre>2372</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>      Register NewCondReg = MRI.createGenericVirtualRegister(S32);</pre></td></tr><tr><td class='line-number'><a name='L2373' href='#L2373'><pre>2373</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>      MRI.setRegBank(NewCondReg, AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2374' href='#L2374'><pre>2374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2375' href='#L2375'><pre>2375</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>      MI.getOperand(0).setReg(NewCondReg);</pre></td></tr><tr><td class='line-number'><a name='L2376' href='#L2376'><pre>2376</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>      B.buildZExt(NewCondReg, CondReg);</pre></td></tr><tr><td class='line-number'><a name='L2377' href='#L2377'><pre>2377</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2378' href='#L2378'><pre>2378</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2379' href='#L2379'><pre>2379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2380' href='#L2380'><pre>2380</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2381' href='#L2381'><pre>2381</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2382' href='#L2382'><pre>2382</pre></a></td><td class='covered-line'><pre>5.91k</pre></td><td class='code'><pre>  case AMDGPU::G_AND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2382' href='#L2382'><span>2382:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.91k</span>, <span class='None'>False</span>: <span class='covered-line'>374k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2383' href='#L2383'><pre>2383</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  case AMDGPU::G_OR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2383' href='#L2383'><span>2383:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.46k</span>, <span class='None'>False</span>: <span class='covered-line'>375k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2384' href='#L2384'><pre>2384</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>  case AMDGPU::G_XOR: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2384' href='#L2384'><span>2384:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.76k</span>, <span class='None'>False</span>: <span class='covered-line'>378k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2385' href='#L2385'><pre>2385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 64-bit and is only available on the SALU, so split into 2 32-bit ops if</pre></td></tr><tr><td class='line-number'><a name='L2386' href='#L2386'><pre>2386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // there is a VGPR input.</pre></td></tr><tr><td class='line-number'><a name='L2387' href='#L2387'><pre>2387</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2388' href='#L2388'><pre>2388</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>    LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2389' href='#L2389'><pre>2389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2390' href='#L2390'><pre>2390</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>    if (DstTy.getSizeInBits() == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2390' href='#L2390'><span>2390:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>592</span>, <span class='None'>False</span>: <span class='covered-line'>13.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2391' href='#L2391'><pre>2391</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>      const RegisterBank *DstBank =</pre></td></tr><tr><td class='line-number'><a name='L2392' href='#L2392'><pre>2392</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>        OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2393' href='#L2393'><pre>2393</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>      if (DstBank == &amp;AMDGPU::VCCRegBank)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2393' href='#L2393'><span>2393:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>403</span>, <span class='None'>False</span>: <span class='covered-line'>189</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2394' href='#L2394'><pre>2394</pre></a></td><td class='covered-line'><pre>403</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L2395' href='#L2395'><pre>2395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2396' href='#L2396'><pre>2396</pre></a></td><td class='covered-line'><pre>189</pre></td><td class='code'><pre>      MachineFunction *MF = MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L2397' href='#L2397'><pre>2397</pre></a></td><td class='covered-line'><pre>189</pre></td><td class='code'><pre>      ApplyRegBankMapping ApplyBank(B, *this, MRI, DstBank);</pre></td></tr><tr><td class='line-number'><a name='L2398' href='#L2398'><pre>2398</pre></a></td><td class='covered-line'><pre>189</pre></td><td class='code'><pre>      LegalizerHelper Helper(*MF, ApplyBank, B);</pre></td></tr><tr><td class='line-number'><a name='L2399' href='#L2399'><pre>2399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2400' href='#L2400'><pre>2400</pre></a></td><td class='covered-line'><pre>189</pre></td><td class='code'><pre>      if (Helper.widenScalar(MI, 0, LLT::scalar(32)) !=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2400' href='#L2400'><span>2400:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>189</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2401' href='#L2401'><pre>2401</pre></a></td><td class='covered-line'><pre>189</pre></td><td class='code'><pre>          LegalizerHelper::Legalized)</pre></td></tr><tr><td class='line-number'><a name='L2402' href='#L2402'><pre>2402</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>llvm_unreachable</span>(&quot;widen scalar should have succeeded&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2403' href='#L2403'><pre>2403</pre></a></td><td class='covered-line'><pre>189</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2404' href='#L2404'><pre>2404</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2405' href='#L2405'><pre>2405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2406' href='#L2406'><pre>2406</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>    if (DstTy.getSizeInBits() != 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2406' href='#L2406'><span>2406:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.7k</span>, <span class='None'>False</span>: <span class='covered-line'>2.77k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2407' href='#L2407'><pre>2407</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2408' href='#L2408'><pre>2408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2409' href='#L2409'><pre>2409</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    LLT HalfTy = getHalfSizedType(DstTy);</pre></td></tr><tr><td class='line-number'><a name='L2410' href='#L2410'><pre>2410</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    SmallVector&lt;Register, 2&gt; DefRegs(OpdMapper.getVRegs(0));</pre></td></tr><tr><td class='line-number'><a name='L2411' href='#L2411'><pre>2411</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    SmallVector&lt;Register, 2&gt; Src0Regs(OpdMapper.getVRegs(1));</pre></td></tr><tr><td class='line-number'><a name='L2412' href='#L2412'><pre>2412</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    SmallVector&lt;Register, 2&gt; Src1Regs(OpdMapper.getVRegs(2));</pre></td></tr><tr><td class='line-number'><a name='L2413' href='#L2413'><pre>2413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2414' href='#L2414'><pre>2414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All inputs are SGPRs, nothing special to do.</pre></td></tr><tr><td class='line-number'><a name='L2415' href='#L2415'><pre>2415</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    if (DefRegs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2415' href='#L2415'><span>2415:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06k</span>, <span class='None'>False</span>: <span class='covered-line'>1.70k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2416' href='#L2416'><pre>2416</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>      assert(Src0Regs.empty() &amp;&amp; Src1Regs.empty());</pre></td></tr><tr><td class='line-number'><a name='L2417' href='#L2417'><pre>2417</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2418' href='#L2418'><pre>2418</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2419' href='#L2419'><pre>2419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2420' href='#L2420'><pre>2420</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    assert(DefRegs.size() == 2);</pre></td></tr><tr><td class='line-number'><a name='L2421' href='#L2421'><pre>2421</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    assert(Src0Regs.size() == Src1Regs.size() &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2422' href='#L2422'><pre>2422</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>           (Src0Regs.empty() || Src0Regs.size() == 2));</pre></td></tr><tr><td class='line-number'><a name='L2423' href='#L2423'><pre>2423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2424' href='#L2424'><pre>2424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Depending on where the source registers came from, the generic code may</pre></td></tr><tr><td class='line-number'><a name='L2425' href='#L2425'><pre>2425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // have decided to split the inputs already or not. If not, we still need to</pre></td></tr><tr><td class='line-number'><a name='L2426' href='#L2426'><pre>2426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // extract the values.</pre></td></tr><tr><td class='line-number'><a name='L2427' href='#L2427'><pre>2427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2428' href='#L2428'><pre>2428</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    if (Src0Regs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2428' href='#L2428'><span>2428:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2429' href='#L2429'><pre>2429</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>      split64BitValueForMapping(B, Src0Regs, HalfTy, MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L2430' href='#L2430'><pre>2430</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L2431' href='#L2431'><pre>2431</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>setRegsToType(MRI, Src0Regs, HalfTy)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2432' href='#L2432'><pre>2432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2433' href='#L2433'><pre>2433</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    if (Src1Regs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2433' href='#L2433'><span>2433:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2434' href='#L2434'><pre>2434</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>      split64BitValueForMapping(B, Src1Regs, HalfTy, MI.getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L2435' href='#L2435'><pre>2435</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L2436' href='#L2436'><pre>2436</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>setRegsToType(MRI, Src1Regs, HalfTy)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2437' href='#L2437'><pre>2437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2438' href='#L2438'><pre>2438</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    setRegsToType(MRI, DefRegs, HalfTy);</pre></td></tr><tr><td class='line-number'><a name='L2439' href='#L2439'><pre>2439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2440' href='#L2440'><pre>2440</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    B.buildInstr(Opc, {DefRegs[0]}, {Src0Regs[0], Src1Regs[0]});</pre></td></tr><tr><td class='line-number'><a name='L2441' href='#L2441'><pre>2441</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    B.buildInstr(Opc, {DefRegs[1]}, {Src0Regs[1], Src1Regs[1]});</pre></td></tr><tr><td class='line-number'><a name='L2442' href='#L2442'><pre>2442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2443' href='#L2443'><pre>2443</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    MRI.setRegBank(DstReg, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2444' href='#L2444'><pre>2444</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2445' href='#L2445'><pre>2445</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2446' href='#L2446'><pre>2446</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2447' href='#L2447'><pre>2447</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  case AMDGPU::G_ABS: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2447' href='#L2447'><span>2447:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2448' href='#L2448'><pre>2448</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2449' href='#L2449'><pre>2449</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    const RegisterBank *SrcBank = MRI.getRegBankOrNull(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L2450' href='#L2450'><pre>2450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2451' href='#L2451'><pre>2451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // There is no VALU abs instruction so we need to replace it with a sub and</pre></td></tr><tr><td class='line-number'><a name='L2452' href='#L2452'><pre>2452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // max combination.</pre></td></tr><tr><td class='line-number'><a name='L2453' href='#L2453'><pre>2453</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    if (SrcBank &amp;&amp; SrcBank == &amp;AMDGPU::VGPRRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2453' href='#L2453'><span>2453:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2453' href='#L2453'><span>2453:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2453'><span>2453:9</span></a></span>) to (<span class='line-number'><a href='#L2453'><span>2453:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2453:9)
     Condition C2 --> (2453:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2454' href='#L2454'><pre>2454</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      MachineFunction *MF = MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L2455' href='#L2455'><pre>2455</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      ApplyRegBankMapping Apply(B, *this, MRI, &amp;AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2456' href='#L2456'><pre>2456</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      LegalizerHelper Helper(*MF, Apply, B);</pre></td></tr><tr><td class='line-number'><a name='L2457' href='#L2457'><pre>2457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2458' href='#L2458'><pre>2458</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      if (Helper.lowerAbsToMaxNeg(MI) != LegalizerHelper::Legalized)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2458' href='#L2458'><span>2458:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2459' href='#L2459'><pre>2459</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>llvm_unreachable</span>(&quot;lowerAbsToMaxNeg should have succeeded&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2460' href='#L2460'><pre>2460</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2461' href='#L2461'><pre>2461</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2462' href='#L2462'><pre>2462</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L2463' href='#L2463'><pre>2463</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2464' href='#L2464'><pre>2464</pre></a></td><td class='covered-line'><pre>6.07k</pre></td><td class='code'><pre>  case AMDGPU::G_ADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2464' href='#L2464'><span>2464:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.02k</span>, <span class='None'>False</span>: <span class='covered-line'>374k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2465' href='#L2465'><pre>2465</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  case AMDGPU::G_SUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2465' href='#L2465'><span>2465:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.98k</span>, <span class='None'>False</span>: <span class='covered-line'>376k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2466' href='#L2466'><pre>2466</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>  case AMDGPU::G_MUL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2466' href='#L2466'><span>2466:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.47k</span>, <span class='None'>False</span>: <span class='covered-line'>377k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2467' href='#L2467'><pre>2467</pre></a></td><td class='covered-line'><pre>21.7k</pre></td><td class='code'><pre>  case AMDGPU::G_SHL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2467' href='#L2467'><span>2467:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.26k</span>, <span class='None'>False</span>: <span class='covered-line'>372k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2468' href='#L2468'><pre>2468</pre></a></td><td class='covered-line'><pre>27.8k</pre></td><td class='code'><pre>  case AMDGPU::G_LSHR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2468' href='#L2468'><span>2468:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.04k</span>, <span class='None'>False</span>: <span class='covered-line'>374k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2469' href='#L2469'><pre>2469</pre></a></td><td class='covered-line'><pre>29.5k</pre></td><td class='code'><pre>  case AMDGPU::G_ASHR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2469' href='#L2469'><span>2469:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.72k</span>, <span class='None'>False</span>: <span class='covered-line'>379k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2470' href='#L2470'><pre>2470</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>  case AMDGPU::G_SMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2470' href='#L2470'><span>2470:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.18k</span>, <span class='None'>False</span>: <span class='covered-line'>379k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2471' href='#L2471'><pre>2471</pre></a></td><td class='covered-line'><pre>31.9k</pre></td><td class='code'><pre>  case AMDGPU::G_SMAX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2471' href='#L2471'><span>2471:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.18k</span>, <span class='None'>False</span>: <span class='covered-line'>379k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2472' href='#L2472'><pre>2472</pre></a></td><td class='covered-line'><pre>32.3k</pre></td><td class='code'><pre>  case AMDGPU::G_UMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2472' href='#L2472'><span>2472:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>376</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2473' href='#L2473'><pre>2473</pre></a></td><td class='covered-line'><pre>32.3k</pre></td><td class='code'><pre>  case AMDGPU::G_UMAX: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2473' href='#L2473'><span>2473:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2474' href='#L2474'><pre>2474</pre></a></td><td class='covered-line'><pre>32.3k</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2475' href='#L2475'><pre>2475</pre></a></td><td class='covered-line'><pre>32.3k</pre></td><td class='code'><pre>    LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2476' href='#L2476'><pre>2476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2477' href='#L2477'><pre>2477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Special case for s_mul_u64. There is not a vector equivalent of</pre></td></tr><tr><td class='line-number'><a name='L2478' href='#L2478'><pre>2478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // s_mul_u64. Hence, we have to break down s_mul_u64 into 32-bit vector</pre></td></tr><tr><td class='line-number'><a name='L2479' href='#L2479'><pre>2479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // multiplications.</pre></td></tr><tr><td class='line-number'><a name='L2480' href='#L2480'><pre>2480</pre></a></td><td class='covered-line'><pre>32.3k</pre></td><td class='code'><pre>    if (Opc == AMDGPU::G_MUL &amp;&amp; <div class='tooltip'>DstTy.getSizeInBits() == 64<span class='tooltip-content'>3.47k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2480' href='#L2480'><span>2480:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>32.3k</span>]
  Branch (<span class='line-number'><a name='L2480' href='#L2480'><span>2480:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.47k</span>, <span class='None'>False</span>: <span class='covered-line'>28.9k</span>]
  Branch (<span class='line-number'><a name='L2480' href='#L2480'><span>2480:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>3.47k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2480'><span>2480:9</span></a></span>) to (<span class='line-number'><a href='#L2480'><span>2480:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2480:9)
     Condition C2 --> (2480:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2481' href='#L2481'><pre>2481</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      applyMappingSMULU64(B, OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L2482' href='#L2482'><pre>2482</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2483' href='#L2483'><pre>2483</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2484' href='#L2484'><pre>2484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2485' href='#L2485'><pre>2485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 16-bit operations are VALU only, but can be promoted to 32-bit SALU.</pre></td></tr><tr><td class='line-number'><a name='L2486' href='#L2486'><pre>2486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Packed 16-bit operations need to be scalarized and promoted.</pre></td></tr><tr><td class='line-number'><a name='L2487' href='#L2487'><pre>2487</pre></a></td><td class='covered-line'><pre>32.3k</pre></td><td class='code'><pre>    if (DstTy != LLT::scalar(16) &amp;&amp; <div class='tooltip'>DstTy != LLT::fixed_vector(2, 16)<span class='tooltip-content'>28.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2487' href='#L2487'><span>2487:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.1k</span>, <span class='None'>False</span>: <span class='covered-line'>5.18k</span>]
  Branch (<span class='line-number'><a name='L2487' href='#L2487'><span>2487:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28.7k</span>, <span class='None'>False</span>: <span class='covered-line'>3.66k</span>]
  Branch (<span class='line-number'><a name='L2487' href='#L2487'><span>2487:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.52k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2487'><span>2487:9</span></a></span>) to (<span class='line-number'><a href='#L2487'><span>2487:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2487:9)
     Condition C2 --> (2487:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2488' href='#L2488'><pre>2488</pre></a></td><td class='covered-line'><pre>27.1k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2489' href='#L2489'><pre>2489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2490' href='#L2490'><pre>2490</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>    const RegisterBank *DstBank =</pre></td></tr><tr><td class='line-number'><a name='L2491' href='#L2491'><pre>2491</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>        OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2492' href='#L2492'><pre>2492</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>    if (DstBank == &amp;AMDGPU::VGPRRegBank)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2492' href='#L2492'><span>2492:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.66k</span>, <span class='None'>False</span>: <span class='covered-line'>1.52k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2493' href='#L2493'><pre>2493</pre></a></td><td class='covered-line'><pre>3.66k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2494' href='#L2494'><pre>2494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2495' href='#L2495'><pre>2495</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2496' href='#L2496'><pre>2496</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L2497' href='#L2497'><pre>2497</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    MachineFunction *MF = MBB-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L2498' href='#L2498'><pre>2498</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    ApplyRegBankMapping ApplySALU(B, *this, MRI, &amp;AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2499' href='#L2499'><pre>2499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2500' href='#L2500'><pre>2500</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    if (DstTy.isVector() &amp;&amp; <div class='tooltip'>Opc == AMDGPU::G_ABS<span class='tooltip-content'>359</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2500' href='#L2500'><span>2500:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>359</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
  Branch (<span class='line-number'><a name='L2500' href='#L2500'><span>2500:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>356</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2500'><span>2500:9</span></a></span>) to (<span class='line-number'><a href='#L2500'><span>2500:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2500:9)
     Condition C2 --> (2500:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2501' href='#L2501'><pre>2501</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      Register WideSrcLo, WideSrcHi;</pre></td></tr><tr><td class='line-number'><a name='L2502' href='#L2502'><pre>2502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2503' href='#L2503'><pre>2503</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      std::tie(WideSrcLo, WideSrcHi) =</pre></td></tr><tr><td class='line-number'><a name='L2504' href='#L2504'><pre>2504</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          unpackV2S16ToS32(B, MI.getOperand(1).getReg(), TargetOpcode::G_SEXT);</pre></td></tr><tr><td class='line-number'><a name='L2505' href='#L2505'><pre>2505</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      auto Lo = B.buildInstr(AMDGPU::G_ABS, {S32}, {WideSrcLo});</pre></td></tr><tr><td class='line-number'><a name='L2506' href='#L2506'><pre>2506</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      auto Hi = B.buildInstr(AMDGPU::G_ABS, {S32}, {WideSrcHi});</pre></td></tr><tr><td class='line-number'><a name='L2507' href='#L2507'><pre>2507</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      B.buildBuildVectorTrunc(DstReg, {Lo.getReg(0), Hi.getReg(0)});</pre></td></tr><tr><td class='line-number'><a name='L2508' href='#L2508'><pre>2508</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2509' href='#L2509'><pre>2509</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2510' href='#L2510'><pre>2510</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2511' href='#L2511'><pre>2511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2512' href='#L2512'><pre>2512</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    if (DstTy.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2512' href='#L2512'><span>2512:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>356</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2513' href='#L2513'><pre>2513</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>      Register WideSrc0Lo, WideSrc0Hi;</pre></td></tr><tr><td class='line-number'><a name='L2514' href='#L2514'><pre>2514</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>      Register WideSrc1Lo, WideSrc1Hi;</pre></td></tr><tr><td class='line-number'><a name='L2515' href='#L2515'><pre>2515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2516' href='#L2516'><pre>2516</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>      unsigned ExtendOp = getExtendOp(MI.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L2517' href='#L2517'><pre>2517</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>      std::tie(WideSrc0Lo, WideSrc0Hi)</pre></td></tr><tr><td class='line-number'><a name='L2518' href='#L2518'><pre>2518</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>        = unpackV2S16ToS32(B, MI.getOperand(1).getReg(), ExtendOp);</pre></td></tr><tr><td class='line-number'><a name='L2519' href='#L2519'><pre>2519</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>      std::tie(WideSrc1Lo, WideSrc1Hi)</pre></td></tr><tr><td class='line-number'><a name='L2520' href='#L2520'><pre>2520</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>        = unpackV2S16ToS32(B, MI.getOperand(2).getReg(), ExtendOp);</pre></td></tr><tr><td class='line-number'><a name='L2521' href='#L2521'><pre>2521</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>      auto Lo = B.buildInstr(MI.getOpcode(), {S32}, {WideSrc0Lo, WideSrc1Lo});</pre></td></tr><tr><td class='line-number'><a name='L2522' href='#L2522'><pre>2522</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>      auto Hi = B.buildInstr(MI.getOpcode(), {S32}, {WideSrc0Hi, WideSrc1Hi});</pre></td></tr><tr><td class='line-number'><a name='L2523' href='#L2523'><pre>2523</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>      B.buildBuildVectorTrunc(DstReg, {Lo.getReg(0), Hi.getReg(0)});</pre></td></tr><tr><td class='line-number'><a name='L2524' href='#L2524'><pre>2524</pre></a></td><td class='covered-line'><pre>356</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2525' href='#L2525'><pre>2525</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L2526' href='#L2526'><pre>2526</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>      LegalizerHelper Helper(*MF, ApplySALU, B);</pre></td></tr><tr><td class='line-number'><a name='L2527' href='#L2527'><pre>2527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2528' href='#L2528'><pre>2528</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>      if (Helper.widenScalar(MI, 0, S32) != LegalizerHelper::Legalized)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2528' href='#L2528'><span>2528:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2529' href='#L2529'><pre>2529</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>llvm_unreachable</span>(&quot;widen scalar should have succeeded&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2530' href='#L2530'><pre>2530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2531' href='#L2531'><pre>2531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: s16 shift amounts should be legal.</pre></td></tr><tr><td class='line-number'><a name='L2532' href='#L2532'><pre>2532</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>      if (Opc == AMDGPU::G_SHL || <div class='tooltip'>Opc == AMDGPU::G_LSHR<span class='tooltip-content'>759</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2532' href='#L2532'><span>2532:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>409</span>, <span class='None'>False</span>: <span class='covered-line'>759</span>]
  Branch (<span class='line-number'><a name='L2532' href='#L2532'><span>2532:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>253</span>, <span class='None'>False</span>: <span class='covered-line'>506</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2533' href='#L2533'><pre>2533</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>          <div class='tooltip'>Opc == AMDGPU::G_ASHR<span class='tooltip-content'>506</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2533' href='#L2533'><span>2533:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>483</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2532'><span>2532:11</span></a></span>) to (<span class='line-number'><a href='#L2532'><span>2533:32</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2532:11)
     Condition C2 --> (2532:35)
     Condition C3 --> (2533:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2534' href='#L2534'><pre>2534</pre></a></td><td class='covered-line'><pre>685</pre></td><td class='code'><pre>        B.setInsertPt(*MBB, MI.getIterator());</pre></td></tr><tr><td class='line-number'><a name='L2535' href='#L2535'><pre>2535</pre></a></td><td class='covered-line'><pre>685</pre></td><td class='code'><pre>        if (Helper.widenScalar(MI, 1, S32) != LegalizerHelper::Legalized)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2535' href='#L2535'><span>2535:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>685</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2536' href='#L2536'><pre>2536</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>llvm_unreachable</span>(&quot;widen scalar should have succeeded&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2537' href='#L2537'><pre>2537</pre></a></td><td class='covered-line'><pre>685</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2538' href='#L2538'><pre>2538</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2539' href='#L2539'><pre>2539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2540' href='#L2540'><pre>2540</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2541' href='#L2541'><pre>2541</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2542' href='#L2542'><pre>2542</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_MUL_I64_I32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2542' href='#L2542'><span>2542:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2543' href='#L2543'><pre>2543</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_MUL_U64_U32: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2543' href='#L2543'><span>2543:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2544' href='#L2544'><pre>2544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This is a special case for s_mul_u64. We use</pre></td></tr><tr><td class='line-number'><a name='L2545' href='#L2545'><pre>2545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // G_AMDGPU_S_MUL_I64_I32 opcode to represent an s_mul_u64 operation</pre></td></tr><tr><td class='line-number'><a name='L2546' href='#L2546'><pre>2546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // where the 33 higher bits are sign-extended and</pre></td></tr><tr><td class='line-number'><a name='L2547' href='#L2547'><pre>2547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // G_AMDGPU_S_MUL_U64_U32 opcode to represent an s_mul_u64 operation</pre></td></tr><tr><td class='line-number'><a name='L2548' href='#L2548'><pre>2548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // where the 32 higher bits are zero-extended. In case scalar registers are</pre></td></tr><tr><td class='line-number'><a name='L2549' href='#L2549'><pre>2549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // selected, both opcodes are lowered as s_mul_u64. If the vector registers</pre></td></tr><tr><td class='line-number'><a name='L2550' href='#L2550'><pre>2550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // are selected, then G_AMDGPU_S_MUL_I64_I32 and</pre></td></tr><tr><td class='line-number'><a name='L2551' href='#L2551'><pre>2551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // G_AMDGPU_S_MUL_U64_U32 are lowered with a vector mad instruction.</pre></td></tr><tr><td class='line-number'><a name='L2552' href='#L2552'><pre>2552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2553' href='#L2553'><pre>2553</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Insert basic copies.</pre></td></tr><tr><td class='line-number'><a name='L2554' href='#L2554'><pre>2554</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L2555' href='#L2555'><pre>2555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2556' href='#L2556'><pre>2556</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2557' href='#L2557'><pre>2557</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Register SrcReg0 = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2558' href='#L2558'><pre>2558</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Register SrcReg1 = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2559' href='#L2559'><pre>2559</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2560' href='#L2560'><pre>2560</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    const LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L2561' href='#L2561'><pre>2561</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    assert(MRI.getType(DstReg) == S64 &amp;&amp; &quot;This is a special case for s_mul_u64 &quot;</pre></td></tr><tr><td class='line-number'><a name='L2562' href='#L2562'><pre>2562</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>                                         &quot;that handles only 64-bit operands.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2563' href='#L2563'><pre>2563</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    const RegisterBank *DstBank =</pre></td></tr><tr><td class='line-number'><a name='L2564' href='#L2564'><pre>2564</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2565' href='#L2565'><pre>2565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2566' href='#L2566'><pre>2566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Replace G_AMDGPU_S_MUL_I64_I32 and G_AMDGPU_S_MUL_U64_U32</pre></td></tr><tr><td class='line-number'><a name='L2567' href='#L2567'><pre>2567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // with s_mul_u64 operation.</pre></td></tr><tr><td class='line-number'><a name='L2568' href='#L2568'><pre>2568</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    if (DstBank == &amp;AMDGPU::SGPRRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2568' href='#L2568'><span>2568:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2569' href='#L2569'><pre>2569</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      MI.setDesc(TII-&gt;get(AMDGPU::S_MUL_U64));</pre></td></tr><tr><td class='line-number'><a name='L2570' href='#L2570'><pre>2570</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      MRI.setRegClass(DstReg, &amp;AMDGPU::SGPR_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2571' href='#L2571'><pre>2571</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      MRI.setRegClass(SrcReg0, &amp;AMDGPU::SGPR_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2572' href='#L2572'><pre>2572</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      MRI.setRegClass(SrcReg1, &amp;AMDGPU::SGPR_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2573' href='#L2573'><pre>2573</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2574' href='#L2574'><pre>2574</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2575' href='#L2575'><pre>2575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2576' href='#L2576'><pre>2576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Replace G_AMDGPU_S_MUL_I64_I32 and G_AMDGPU_S_MUL_U64_U32</pre></td></tr><tr><td class='line-number'><a name='L2577' href='#L2577'><pre>2577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // with a vector mad.</pre></td></tr><tr><td class='line-number'><a name='L2578' href='#L2578'><pre>2578</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    assert(MRI.getRegBankOrNull(DstReg) == &amp;AMDGPU::VGPRRegBank &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2579' href='#L2579'><pre>2579</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>           &quot;The destination operand should be in vector registers.&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2580' href='#L2580'><pre>2580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2581' href='#L2581'><pre>2581</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    DebugLoc DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L2582' href='#L2582'><pre>2582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2583' href='#L2583'><pre>2583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Extract the lower subregister from the first operand.</pre></td></tr><tr><td class='line-number'><a name='L2584' href='#L2584'><pre>2584</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Register Op0L = MRI.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2585' href='#L2585'><pre>2585</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MRI.setRegClass(Op0L, &amp;AMDGPU::VGPR_32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2586' href='#L2586'><pre>2586</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MRI.setType(Op0L, S32);</pre></td></tr><tr><td class='line-number'><a name='L2587' href='#L2587'><pre>2587</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    B.buildTrunc(Op0L, SrcReg0);</pre></td></tr><tr><td class='line-number'><a name='L2588' href='#L2588'><pre>2588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2589' href='#L2589'><pre>2589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Extract the lower subregister from the second operand.</pre></td></tr><tr><td class='line-number'><a name='L2590' href='#L2590'><pre>2590</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Register Op1L = MRI.createVirtualRegister(&amp;AMDGPU::VGPR_32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2591' href='#L2591'><pre>2591</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MRI.setRegClass(Op1L, &amp;AMDGPU::VGPR_32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2592' href='#L2592'><pre>2592</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MRI.setType(Op1L, S32);</pre></td></tr><tr><td class='line-number'><a name='L2593' href='#L2593'><pre>2593</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    B.buildTrunc(Op1L, SrcReg1);</pre></td></tr><tr><td class='line-number'><a name='L2594' href='#L2594'><pre>2594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2595' href='#L2595'><pre>2595</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    unsigned NewOpc = Opc == AMDGPU::G_AMDGPU_S_MUL_U64_U32</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2595' href='#L2595'><span>2595:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2596' href='#L2596'><pre>2596</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                          ? <div class='tooltip'>AMDGPU::G_AMDGPU_MAD_U64_U32<span class='tooltip-content'>2</span></div></pre></td></tr><tr><td class='line-number'><a name='L2597' href='#L2597'><pre>2597</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                          : <div class='tooltip'>AMDGPU::G_AMDGPU_MAD_I64_I32<span class='tooltip-content'>2</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2598' href='#L2598'><pre>2598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2599' href='#L2599'><pre>2599</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MachineIRBuilder B(MI);</pre></td></tr><tr><td class='line-number'><a name='L2600' href='#L2600'><pre>2600</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Register Zero64 = B.buildConstant(S64, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2601' href='#L2601'><pre>2601</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MRI.setRegClass(Zero64, &amp;AMDGPU::VReg_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2602' href='#L2602'><pre>2602</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    Register CarryOut = MRI.createVirtualRegister(&amp;AMDGPU::VReg_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2603' href='#L2603'><pre>2603</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MRI.setRegClass(CarryOut, &amp;AMDGPU::VReg_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2604' href='#L2604'><pre>2604</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    B.buildInstr(NewOpc, {DstReg, CarryOut}, {Op0L, Op1L, Zero64});</pre></td></tr><tr><td class='line-number'><a name='L2605' href='#L2605'><pre>2605</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2606' href='#L2606'><pre>2606</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2607' href='#L2607'><pre>2607</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2608' href='#L2608'><pre>2608</pre></a></td><td class='covered-line'><pre>896</pre></td><td class='code'><pre>  case AMDGPU::G_SEXT_INREG: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2608' href='#L2608'><span>2608:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>896</span>, <span class='None'>False</span>: <span class='covered-line'>379k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2609' href='#L2609'><pre>2609</pre></a></td><td class='covered-line'><pre>896</pre></td><td class='code'><pre>    SmallVector&lt;Register, 2&gt; SrcRegs(OpdMapper.getVRegs(1));</pre></td></tr><tr><td class='line-number'><a name='L2610' href='#L2610'><pre>2610</pre></a></td><td class='covered-line'><pre>896</pre></td><td class='code'><pre>    if (SrcRegs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2610' href='#L2610'><span>2610:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>789</span>, <span class='None'>False</span>: <span class='covered-line'>107</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2611' href='#L2611'><pre>2611</pre></a></td><td class='covered-line'><pre>789</pre></td><td class='code'><pre>      break; // Nothing to repair</pre></td></tr><tr><td class='line-number'><a name='L2612' href='#L2612'><pre>2612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2613' href='#L2613'><pre>2613</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2614' href='#L2614'><pre>2614</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    ApplyRegBankMapping O(B, *this, MRI, &amp;AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2615' href='#L2615'><pre>2615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2616' href='#L2616'><pre>2616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t use LegalizerHelper&apos;s narrowScalar. It produces unwanted G_SEXTs</pre></td></tr><tr><td class='line-number'><a name='L2617' href='#L2617'><pre>2617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // we would need to further expand, and doesn&apos;t let us directly set the</pre></td></tr><tr><td class='line-number'><a name='L2618' href='#L2618'><pre>2618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // result registers.</pre></td></tr><tr><td class='line-number'><a name='L2619' href='#L2619'><pre>2619</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    SmallVector&lt;Register, 2&gt; DstRegs(OpdMapper.getVRegs(0));</pre></td></tr><tr><td class='line-number'><a name='L2620' href='#L2620'><pre>2620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2621' href='#L2621'><pre>2621</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    int Amt = MI.getOperand(2).getImm();</pre></td></tr><tr><td class='line-number'><a name='L2622' href='#L2622'><pre>2622</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    if (Amt &lt;= 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2622' href='#L2622'><span>2622:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2623' href='#L2623'><pre>2623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Downstream users have expectations for the high bit behavior, so freeze</pre></td></tr><tr><td class='line-number'><a name='L2624' href='#L2624'><pre>2624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // incoming undefined bits.</pre></td></tr><tr><td class='line-number'><a name='L2625' href='#L2625'><pre>2625</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>      if (Amt == 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2625' href='#L2625'><span>2625:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>41</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2626' href='#L2626'><pre>2626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // The low bits are unchanged.</pre></td></tr><tr><td class='line-number'><a name='L2627' href='#L2627'><pre>2627</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        B.buildFreeze(DstRegs[0], SrcRegs[0]);</pre></td></tr><tr><td class='line-number'><a name='L2628' href='#L2628'><pre>2628</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L2629' href='#L2629'><pre>2629</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>        auto Freeze = B.buildFreeze(S32, SrcRegs[0]);</pre></td></tr><tr><td class='line-number'><a name='L2630' href='#L2630'><pre>2630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Extend in the low bits and propagate the sign bit to the high half.</pre></td></tr><tr><td class='line-number'><a name='L2631' href='#L2631'><pre>2631</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>        B.buildSExtInReg(DstRegs[0], Freeze, Amt);</pre></td></tr><tr><td class='line-number'><a name='L2632' href='#L2632'><pre>2632</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2633' href='#L2633'><pre>2633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2634' href='#L2634'><pre>2634</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>      B.buildAShr(DstRegs[1], DstRegs[0], B.buildConstant(S32, 31));</pre></td></tr><tr><td class='line-number'><a name='L2635' href='#L2635'><pre>2635</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L2636' href='#L2636'><pre>2636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The low bits are unchanged, and extend in the high bits.</pre></td></tr><tr><td class='line-number'><a name='L2637' href='#L2637'><pre>2637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // No freeze required</pre></td></tr><tr><td class='line-number'><a name='L2638' href='#L2638'><pre>2638</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      B.buildCopy(DstRegs[0], SrcRegs[0]);</pre></td></tr><tr><td class='line-number'><a name='L2639' href='#L2639'><pre>2639</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      B.buildSExtInReg(DstRegs[1], DstRegs[0], Amt - 32);</pre></td></tr><tr><td class='line-number'><a name='L2640' href='#L2640'><pre>2640</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2641' href='#L2641'><pre>2641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2642' href='#L2642'><pre>2642</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2643' href='#L2643'><pre>2643</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    MRI.setRegBank(DstReg, AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2644' href='#L2644'><pre>2644</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2645' href='#L2645'><pre>2645</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2646' href='#L2646'><pre>2646</pre></a></td><td class='covered-line'><pre>896</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2647' href='#L2647'><pre>2647</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  case AMDGPU::G_CTPOP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2647' href='#L2647'><span>2647:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2648' href='#L2648'><pre>2648</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>  case AMDGPU::G_BITREVERSE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2648' href='#L2648'><span>2648:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2649' href='#L2649'><pre>2649</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    const RegisterBank *DstBank =</pre></td></tr><tr><td class='line-number'><a name='L2650' href='#L2650'><pre>2650</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>      OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2651' href='#L2651'><pre>2651</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>    if (DstBank == &amp;AMDGPU::SGPRRegBank)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2651' href='#L2651'><span>2651:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2652' href='#L2652'><pre>2652</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2653' href='#L2653'><pre>2653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2654' href='#L2654'><pre>2654</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2655' href='#L2655'><pre>2655</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2656' href='#L2656'><pre>2656</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    LLT Ty = MRI.getType(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L2657' href='#L2657'><pre>2657</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    if (Ty == S32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2657' href='#L2657'><span>2657:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2658' href='#L2658'><pre>2658</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2659' href='#L2659'><pre>2659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2660' href='#L2660'><pre>2660</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    ApplyRegBankMapping ApplyVALU(B, *this, MRI, &amp;AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2661' href='#L2661'><pre>2661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2662' href='#L2662'><pre>2662</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L2663' href='#L2663'><pre>2663</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    LegalizerHelper Helper(MF, ApplyVALU, B);</pre></td></tr><tr><td class='line-number'><a name='L2664' href='#L2664'><pre>2664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2665' href='#L2665'><pre>2665</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    if (Helper.narrowScalar(MI, 1, S32) != LegalizerHelper::Legalized)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2665' href='#L2665'><span>2665:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2666' href='#L2666'><pre>2666</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>llvm_unreachable</span>(&quot;narrowScalar should have succeeded&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2667' href='#L2667'><pre>2667</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2668' href='#L2668'><pre>2668</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2669' href='#L2669'><pre>2669</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_FFBH_U32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2669' href='#L2669'><span>2669:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2670' href='#L2670'><pre>2670</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_FFBL_B32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2670' href='#L2670'><span>2670:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2671' href='#L2671'><pre>2671</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  case AMDGPU::G_CTLZ_ZERO_UNDEF:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2671' href='#L2671'><span>2671:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2672' href='#L2672'><pre>2672</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>  case AMDGPU::G_CTTZ_ZERO_UNDEF: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2672' href='#L2672'><span>2672:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2673' href='#L2673'><pre>2673</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>    const RegisterBank *DstBank =</pre></td></tr><tr><td class='line-number'><a name='L2674' href='#L2674'><pre>2674</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>        OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2675' href='#L2675'><pre>2675</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>    if (DstBank == &amp;AMDGPU::SGPRRegBank)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2675' href='#L2675'><span>2675:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>163</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2676' href='#L2676'><pre>2676</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2677' href='#L2677'><pre>2677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2678' href='#L2678'><pre>2678</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>    Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2679' href='#L2679'><pre>2679</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>    const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2680' href='#L2680'><pre>2680</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>    LLT Ty = MRI.getType(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L2681' href='#L2681'><pre>2681</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>    if (Ty == S32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2681' href='#L2681'><span>2681:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2682' href='#L2682'><pre>2682</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L2683' href='#L2683'><pre>2683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2684' href='#L2684'><pre>2684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We can narrow this more efficiently than Helper can by using ffbh/ffbl</pre></td></tr><tr><td class='line-number'><a name='L2685' href='#L2685'><pre>2685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // which return -1 when the input is zero:</pre></td></tr><tr><td class='line-number'><a name='L2686' href='#L2686'><pre>2686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (ctlz_zero_undef hi:lo) -&gt; (umin (ffbh hi), (add (ffbh lo), 32))</pre></td></tr><tr><td class='line-number'><a name='L2687' href='#L2687'><pre>2687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (cttz_zero_undef hi:lo) -&gt; (umin (add (ffbl hi), 32), (ffbl lo))</pre></td></tr><tr><td class='line-number'><a name='L2688' href='#L2688'><pre>2688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (ffbh hi:lo) -&gt; (umin (ffbh hi), (uaddsat (ffbh lo), 32))</pre></td></tr><tr><td class='line-number'><a name='L2689' href='#L2689'><pre>2689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (ffbl hi:lo) -&gt; (umin (uaddsat (ffbh hi), 32), (ffbh lo))</pre></td></tr><tr><td class='line-number'><a name='L2690' href='#L2690'><pre>2690</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    ApplyRegBankMapping ApplyVALU(B, *this, MRI, &amp;AMDGPU::VGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2691' href='#L2691'><pre>2691</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    SmallVector&lt;Register, 2&gt; SrcRegs(OpdMapper.getVRegs(1));</pre></td></tr><tr><td class='line-number'><a name='L2692' href='#L2692'><pre>2692</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    unsigned NewOpc = Opc == AMDGPU::G_CTLZ_ZERO_UNDEF</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2692' href='#L2692'><span>2692:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2693' href='#L2693'><pre>2693</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>                          ? <div class='tooltip'>(unsigned)AMDGPU::G_AMDGPU_FFBH_U32<span class='tooltip-content'>65</span></div></pre></td></tr><tr><td class='line-number'><a name='L2694' href='#L2694'><pre>2694</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>                          : <div class='tooltip'>Opc == AMDGPU::G_CTTZ_ZERO_UNDEF<span class='tooltip-content'>7</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2694' href='#L2694'><span>2694:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2695' href='#L2695'><pre>2695</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                                ? <div class='tooltip'>(unsigned)AMDGPU::G_AMDGPU_FFBL_B32<span class='tooltip-content'>3</span></div></pre></td></tr><tr><td class='line-number'><a name='L2696' href='#L2696'><pre>2696</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                                : <div class='tooltip'>Opc<span class='tooltip-content'>4</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2697' href='#L2697'><pre>2697</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    unsigned Idx = NewOpc == AMDGPU::G_AMDGPU_FFBH_U32;</pre></td></tr><tr><td class='line-number'><a name='L2698' href='#L2698'><pre>2698</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    auto X = B.buildInstr(NewOpc, {S32}, {SrcRegs[Idx]});</pre></td></tr><tr><td class='line-number'><a name='L2699' href='#L2699'><pre>2699</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    auto Y = B.buildInstr(NewOpc, {S32}, {SrcRegs[Idx ^ 1]});</pre></td></tr><tr><td class='line-number'><a name='L2700' href='#L2700'><pre>2700</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    unsigned AddOpc =</pre></td></tr><tr><td class='line-number'><a name='L2701' href='#L2701'><pre>2701</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>        Opc == AMDGPU::G_CTLZ_ZERO_UNDEF || <div class='tooltip'>Opc == AMDGPU::G_CTTZ_ZERO_UNDEF<span class='tooltip-content'>7</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2701' href='#L2701'><span>2701:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L2701' href='#L2701'><span>2701:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2701'><span>2701:9</span></a></span>) to (<span class='line-number'><a href='#L2701'><span>2701:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2701:9)
     Condition C2 --> (2701:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2702' href='#L2702'><pre>2702</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>            ? <div class='tooltip'>AMDGPU::G_ADD<span class='tooltip-content'>68</span></div></pre></td></tr><tr><td class='line-number'><a name='L2703' href='#L2703'><pre>2703</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>            : <div class='tooltip'>AMDGPU::G_UADDSAT<span class='tooltip-content'>4</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2704' href='#L2704'><pre>2704</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    Y = B.buildInstr(AddOpc, {S32}, {Y, B.buildConstant(S32, 32)});</pre></td></tr><tr><td class='line-number'><a name='L2705' href='#L2705'><pre>2705</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2706' href='#L2706'><pre>2706</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    B.buildUMin(DstReg, X, Y);</pre></td></tr><tr><td class='line-number'><a name='L2707' href='#L2707'><pre>2707</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2708' href='#L2708'><pre>2708</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L2709' href='#L2709'><pre>2709</pre></a></td><td class='covered-line'><pre>163</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2710' href='#L2710'><pre>2710</pre></a></td><td class='covered-line'><pre>702</pre></td><td class='code'><pre>  case AMDGPU::G_SEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2710' href='#L2710'><span>2710:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>702</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2711' href='#L2711'><pre>2711</pre></a></td><td class='covered-line'><pre>5.32k</pre></td><td class='code'><pre>  case AMDGPU::G_ZEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2711' href='#L2711'><span>2711:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.62k</span>, <span class='None'>False</span>: <span class='covered-line'>376k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2712' href='#L2712'><pre>2712</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>  case AMDGPU::G_ANYEXT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2712' href='#L2712'><span>2712:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.41k</span>, <span class='None'>False</span>: <span class='covered-line'>377k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2713' href='#L2713'><pre>2713</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>    Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2714' href='#L2714'><pre>2714</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>    LLT SrcTy = MRI.getType(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L2715' href='#L2715'><pre>2715</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>    const bool Signed = Opc == AMDGPU::G_SEXT;</pre></td></tr><tr><td class='line-number'><a name='L2716' href='#L2716'><pre>2716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2717' href='#L2717'><pre>2717</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>    assert(OpdMapper.getVRegs(1).empty());</pre></td></tr><tr><td class='line-number'><a name='L2718' href='#L2718'><pre>2718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2719' href='#L2719'><pre>2719</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>    const RegisterBank *SrcBank =</pre></td></tr><tr><td class='line-number'><a name='L2720' href='#L2720'><pre>2720</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>      OpdMapper.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2721' href='#L2721'><pre>2721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2722' href='#L2722'><pre>2722</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2723' href='#L2723'><pre>2723</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>    LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2724' href='#L2724'><pre>2724</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>    if (DstTy.isScalar() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2724' href='#L2724'><span>2724:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='None'>False</span>: <span class='covered-line'>7.40k</span>]
  Branch (<span class='line-number'><a name='L2724' href='#L2724'><span>2724:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.74k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2725' href='#L2725'><pre>2725</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>        SrcBank != &amp;AMDGPU::SGPRRegBank &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2725' href='#L2725'><span>2725:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.78k</span>, <span class='None'>False</span>: <span class='covered-line'>954</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2726' href='#L2726'><pre>2726</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>        <div class='tooltip'>SrcBank != &amp;AMDGPU::VCCRegBank<span class='tooltip-content'>7.78k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2726' href='#L2726'><span>2726:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.48k</span>, <span class='None'>False</span>: <span class='covered-line'>3.30k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2727' href='#L2727'><pre>2727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // FIXME: Should handle any type that round to s64 when irregular</pre></td></tr><tr><td class='line-number'><a name='L2728' href='#L2728'><pre>2728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // breakdowns supported.</pre></td></tr><tr><td class='line-number'><a name='L2729' href='#L2729'><pre>2729</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>        <div class='tooltip'>DstTy.getSizeInBits() == 64<span class='tooltip-content'>4.48k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2729' href='#L2729'><span>2729:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='None'>False</span>: <span class='covered-line'>3.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2730' href='#L2730'><pre>2730</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>        <div class='tooltip'>SrcTy.getSizeInBits() &lt;= 32<span class='tooltip-content'>1.33k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2730' href='#L2730'><span>2730:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2724'><span>2724:9</span></a></span>) to (<span class='line-number'><a href='#L2724'><span>2730:36</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (2724:9)
     Condition C2 --> (2725:9)
     Condition C3 --> (2726:9)
     Condition C4 --> (2729:9)
     Condition C5 --> (2730:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { T,  F,  -,  -,  -  = F      }
  2 { T,  T,  F,  -,  -  = F      }
  3 { T,  T,  T,  F,  -  = F      }
  4 { T,  T,  T,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (2,4)
  C4-Pair: covered: (3,4)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 60.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2731' href='#L2731'><pre>2731</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>      SmallVector&lt;Register, 2&gt; DefRegs(OpdMapper.getVRegs(0));</pre></td></tr><tr><td class='line-number'><a name='L2732' href='#L2732'><pre>2732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2733' href='#L2733'><pre>2733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Extend to 32-bit, and then extend the low half.</pre></td></tr><tr><td class='line-number'><a name='L2734' href='#L2734'><pre>2734</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>      if (Signed) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2734' href='#L2734'><span>2734:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97</span>, <span class='None'>False</span>: <span class='covered-line'>1.23k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2735' href='#L2735'><pre>2735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // TODO: Should really be buildSExtOrCopy</pre></td></tr><tr><td class='line-number'><a name='L2736' href='#L2736'><pre>2736</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>        B.buildSExtOrTrunc(DefRegs[0], SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L2737' href='#L2737'><pre>2737</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>      } else if (Opc == AMDGPU::G_ZEXT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2737' href='#L2737'><span>2737:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>990</span>, <span class='None'>False</span>: <span class='covered-line'>248</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2738' href='#L2738'><pre>2738</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>        B.buildZExtOrTrunc(DefRegs[0], SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L2739' href='#L2739'><pre>2739</pre></a></td><td class='covered-line'><pre>990</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L2740' href='#L2740'><pre>2740</pre></a></td><td class='covered-line'><pre>248</pre></td><td class='code'><pre>        B.buildAnyExtOrTrunc(DefRegs[0], SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L2741' href='#L2741'><pre>2741</pre></a></td><td class='covered-line'><pre>248</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2742' href='#L2742'><pre>2742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2743' href='#L2743'><pre>2743</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>      extendLow32IntoHigh32(B, DefRegs[1], DefRegs[0], Opc, *SrcBank);</pre></td></tr><tr><td class='line-number'><a name='L2744' href='#L2744'><pre>2744</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>      MRI.setRegBank(DstReg, *SrcBank);</pre></td></tr><tr><td class='line-number'><a name='L2745' href='#L2745'><pre>2745</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2746' href='#L2746'><pre>2746</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2747' href='#L2747'><pre>2747</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2748' href='#L2748'><pre>2748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2749' href='#L2749'><pre>2749</pre></a></td><td class='covered-line'><pre>7.40k</pre></td><td class='code'><pre>    if (SrcTy != LLT::scalar(1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2749' href='#L2749'><span>2749:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.91k</span>, <span class='None'>False</span>: <span class='covered-line'>3.49k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2750' href='#L2750'><pre>2750</pre></a></td><td class='covered-line'><pre>3.91k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2751' href='#L2751'><pre>2751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2752' href='#L2752'><pre>2752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // It is not legal to have a legalization artifact with a VCC source. Rather</pre></td></tr><tr><td class='line-number'><a name='L2753' href='#L2753'><pre>2753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // than introducing a copy, insert the select we would have to select the</pre></td></tr><tr><td class='line-number'><a name='L2754' href='#L2754'><pre>2754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // copy to.</pre></td></tr><tr><td class='line-number'><a name='L2755' href='#L2755'><pre>2755</pre></a></td><td class='covered-line'><pre>3.49k</pre></td><td class='code'><pre>    if (SrcBank == &amp;AMDGPU::VCCRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2755' href='#L2755'><span>2755:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.30k</span>, <span class='None'>False</span>: <span class='covered-line'>192</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2756' href='#L2756'><pre>2756</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      SmallVector&lt;Register, 2&gt; DefRegs(OpdMapper.getVRegs(0));</pre></td></tr><tr><td class='line-number'><a name='L2757' href='#L2757'><pre>2757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2758' href='#L2758'><pre>2758</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      const RegisterBank *DstBank = &amp;AMDGPU::VGPRRegBank;</pre></td></tr><tr><td class='line-number'><a name='L2759' href='#L2759'><pre>2759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2760' href='#L2760'><pre>2760</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      unsigned DstSize = DstTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L2761' href='#L2761'><pre>2761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // 64-bit select is SGPR only</pre></td></tr><tr><td class='line-number'><a name='L2762' href='#L2762'><pre>2762</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      const bool UseSel64 = DstSize &gt; 32 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2762' href='#L2762'><span>2762:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2763' href='#L2763'><pre>2763</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>        <div class='tooltip'>SrcBank-&gt;getID() == AMDGPU::SGPRRegBankID<span class='tooltip-content'>16</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2763' href='#L2763'><span>2763:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2762'><span>2762:29</span></a></span>) to (<span class='line-number'><a href='#L2762'><span>2763:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2762:29)
     Condition C2 --> (2763:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2764' href='#L2764'><pre>2764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2765' href='#L2765'><pre>2765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: Should s16 select be legal?</pre></td></tr><tr><td class='line-number'><a name='L2766' href='#L2766'><pre>2766</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      LLT SelType = UseSel64 ? <div class='tooltip'><span class='red'>LLT::scalar(64)</span><span class='tooltip-content'>0</span></div> : LLT::scalar(32);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2766' href='#L2766'><span>2766:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.30k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2767' href='#L2767'><pre>2767</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      auto True = B.buildConstant(SelType, Signed ? <div class='tooltip'>-1<span class='tooltip-content'>404</span></div> : <div class='tooltip'>1<span class='tooltip-content'>2.89k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2767' href='#L2767'><span>2767:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>404</span>, <span class='None'>False</span>: <span class='covered-line'>2.89k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2768' href='#L2768'><pre>2768</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      auto False = B.buildConstant(SelType, 0);</pre></td></tr><tr><td class='line-number'><a name='L2769' href='#L2769'><pre>2769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2770' href='#L2770'><pre>2770</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      MRI.setRegBank(True.getReg(0), *DstBank);</pre></td></tr><tr><td class='line-number'><a name='L2771' href='#L2771'><pre>2771</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      MRI.setRegBank(False.getReg(0), *DstBank);</pre></td></tr><tr><td class='line-number'><a name='L2772' href='#L2772'><pre>2772</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      MRI.setRegBank(DstReg, *DstBank);</pre></td></tr><tr><td class='line-number'><a name='L2773' href='#L2773'><pre>2773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2774' href='#L2774'><pre>2774</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      if (DstSize &gt; 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2774' href='#L2774'><span>2774:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2775' href='#L2775'><pre>2775</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        B.buildSelect(DefRegs[0], SrcReg, True, False);</pre></td></tr><tr><td class='line-number'><a name='L2776' href='#L2776'><pre>2776</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        extendLow32IntoHigh32(B, DefRegs[1], DefRegs[0], Opc, *SrcBank, true);</pre></td></tr><tr><td class='line-number'><a name='L2777' href='#L2777'><pre>2777</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>      } else if (DstSize &lt; 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2777' href='#L2777'><span>2777:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>339</span>, <span class='None'>False</span>: <span class='covered-line'>2.94k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2778' href='#L2778'><pre>2778</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>        auto Sel = B.buildSelect(SelType, SrcReg, True, False);</pre></td></tr><tr><td class='line-number'><a name='L2779' href='#L2779'><pre>2779</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>        MRI.setRegBank(Sel.getReg(0), *DstBank);</pre></td></tr><tr><td class='line-number'><a name='L2780' href='#L2780'><pre>2780</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>        B.buildTrunc(DstReg, Sel);</pre></td></tr><tr><td class='line-number'><a name='L2781' href='#L2781'><pre>2781</pre></a></td><td class='covered-line'><pre>2.94k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L2782' href='#L2782'><pre>2782</pre></a></td><td class='covered-line'><pre>2.94k</pre></td><td class='code'><pre>        B.buildSelect(DstReg, SrcReg, True, False);</pre></td></tr><tr><td class='line-number'><a name='L2783' href='#L2783'><pre>2783</pre></a></td><td class='covered-line'><pre>2.94k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2784' href='#L2784'><pre>2784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2785' href='#L2785'><pre>2785</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2786' href='#L2786'><pre>2786</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2787' href='#L2787'><pre>2787</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2788' href='#L2788'><pre>2788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2789' href='#L2789'><pre>2789</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L2790' href='#L2790'><pre>2790</pre></a></td><td class='covered-line'><pre>3.49k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2791' href='#L2791'><pre>2791</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  case AMDGPU::G_EXTRACT_VECTOR_ELT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2791' href='#L2791'><span>2791:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>495</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2792' href='#L2792'><pre>2792</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    SmallVector&lt;Register, 2&gt; DstRegs(OpdMapper.getVRegs(0));</pre></td></tr><tr><td class='line-number'><a name='L2793' href='#L2793'><pre>2793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2794' href='#L2794'><pre>2794</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    assert(OpdMapper.getVRegs(1).empty() &amp;&amp; OpdMapper.getVRegs(2).empty());</pre></td></tr><tr><td class='line-number'><a name='L2795' href='#L2795'><pre>2795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2796' href='#L2796'><pre>2796</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2797' href='#L2797'><pre>2797</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2798' href='#L2798'><pre>2798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2799' href='#L2799'><pre>2799</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2800' href='#L2800'><pre>2800</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2801' href='#L2801'><pre>2801</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    LLT SrcTy = MRI.getType(SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L2802' href='#L2802'><pre>2802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2803' href='#L2803'><pre>2803</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    if (foldExtractEltToCmpSelect(B, MI, OpdMapper))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2803' href='#L2803'><span>2803:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>344</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2804' href='#L2804'><pre>2804</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2805' href='#L2805'><pre>2805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2806' href='#L2806'><pre>2806</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    const ValueMapping &amp;DstMapping</pre></td></tr><tr><td class='line-number'><a name='L2807' href='#L2807'><pre>2807</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      = OpdMapper.getInstrMapping().getOperandMapping(0);</pre></td></tr><tr><td class='line-number'><a name='L2808' href='#L2808'><pre>2808</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    const RegisterBank *DstBank = DstMapping.BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2809' href='#L2809'><pre>2809</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    const RegisterBank *SrcBank =</pre></td></tr><tr><td class='line-number'><a name='L2810' href='#L2810'><pre>2810</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      OpdMapper.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2811' href='#L2811'><pre>2811</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    const RegisterBank *IdxBank =</pre></td></tr><tr><td class='line-number'><a name='L2812' href='#L2812'><pre>2812</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>        OpdMapper.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2813' href='#L2813'><pre>2813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2814' href='#L2814'><pre>2814</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    Register BaseIdxReg;</pre></td></tr><tr><td class='line-number'><a name='L2815' href='#L2815'><pre>2815</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    unsigned ConstOffset;</pre></td></tr><tr><td class='line-number'><a name='L2816' href='#L2816'><pre>2816</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    std::tie(BaseIdxReg, ConstOffset) =</pre></td></tr><tr><td class='line-number'><a name='L2817' href='#L2817'><pre>2817</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>        AMDGPU::getBaseWithConstantOffset(MRI, MI.getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L2818' href='#L2818'><pre>2818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2819' href='#L2819'><pre>2819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // See if the index is an add of a constant which will be foldable by moving</pre></td></tr><tr><td class='line-number'><a name='L2820' href='#L2820'><pre>2820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the base register of the index later if this is going to be executed in a</pre></td></tr><tr><td class='line-number'><a name='L2821' href='#L2821'><pre>2821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // waterfall loop. This is essentially to reassociate the add of a constant</pre></td></tr><tr><td class='line-number'><a name='L2822' href='#L2822'><pre>2822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // with the readfirstlane.</pre></td></tr><tr><td class='line-number'><a name='L2823' href='#L2823'><pre>2823</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    bool ShouldMoveIndexIntoLoop = IdxBank != &amp;AMDGPU::SGPRRegBank &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2823' href='#L2823'><span>2823:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2824' href='#L2824'><pre>2824</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>                                   <div class='tooltip'><span class='red'>ConstOffset &gt; 0</span><span class='tooltip-content'>0</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2824' href='#L2824'><span>2824:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2825' href='#L2825'><pre>2825</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>                                   <div class='tooltip'><span class='red'>ConstOffset &lt; SrcTy.getNumElements()</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2825' href='#L2825'><span>2825:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2823'><span>2823:36</span></a></span>) to (<span class='line-number'><a href='#L2823'><span>2825:72</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2823:36)
     Condition C2 --> (2824:36)
     Condition C3 --> (2825:36)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2826' href='#L2826'><pre>2826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2827' href='#L2827'><pre>2827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Move the base register. We&apos;ll re-insert the add later.</pre></td></tr><tr><td class='line-number'><a name='L2828' href='#L2828'><pre>2828</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    if (ShouldMoveIndexIntoLoop)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2828' href='#L2828'><span>2828:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2829' href='#L2829'><pre>2829</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>MI.getOperand(2).setReg(BaseIdxReg)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2830' href='#L2830'><pre>2830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2831' href='#L2831'><pre>2831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this is a VGPR result only because the index was a VGPR result, the</pre></td></tr><tr><td class='line-number'><a name='L2832' href='#L2832'><pre>2832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // actual indexing will be done on the SGPR source vector, which will</pre></td></tr><tr><td class='line-number'><a name='L2833' href='#L2833'><pre>2833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // produce a scalar result. We need to copy to the VGPR result inside the</pre></td></tr><tr><td class='line-number'><a name='L2834' href='#L2834'><pre>2834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // waterfall loop.</pre></td></tr><tr><td class='line-number'><a name='L2835' href='#L2835'><pre>2835</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    const bool NeedCopyToVGPR = DstBank == &amp;AMDGPU::VGPRRegBank &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2835' href='#L2835'><span>2835:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>104</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2836' href='#L2836'><pre>2836</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>                                <div class='tooltip'>SrcBank == &amp;AMDGPU::SGPRRegBank<span class='tooltip-content'>47</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2836' href='#L2836'><span>2836:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2835'><span>2835:33</span></a></span>) to (<span class='line-number'><a href='#L2835'><span>2836:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2835:33)
     Condition C2 --> (2836:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2837' href='#L2837'><pre>2837</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>    if (DstRegs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2837' href='#L2837'><span>2837:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>131</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2838' href='#L2838'><pre>2838</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>      applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L2839' href='#L2839'><pre>2839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2840' href='#L2840'><pre>2840</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>      executeInWaterfallLoop(B, MI, {2});</pre></td></tr><tr><td class='line-number'><a name='L2841' href='#L2841'><pre>2841</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2842' href='#L2842'><pre>2842</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>      if (NeedCopyToVGPR) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2842' href='#L2842'><span>2842:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>131</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2843' href='#L2843'><pre>2843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // We don&apos;t want a phi for this temporary reg.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2844' href='#L2844'><pre>2844</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        Register TmpReg = MRI.createGenericVirtualRegister(DstTy);</span></pre></td></tr><tr><td class='line-number'><a name='L2845' href='#L2845'><pre>2845</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        MRI.setRegBank(TmpReg, AMDGPU::SGPRRegBank);</span></pre></td></tr><tr><td class='line-number'><a name='L2846' href='#L2846'><pre>2846</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        MI.getOperand(0).setReg(TmpReg);</span></pre></td></tr><tr><td class='line-number'><a name='L2847' href='#L2847'><pre>2847</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        B.setInsertPt(*MI.getParent(), ++MI.getIterator());</span></pre></td></tr><tr><td class='line-number'><a name='L2848' href='#L2848'><pre>2848</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2849' href='#L2849'><pre>2849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Use a v_mov_b32 here to make the exec dependency explicit.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2850' href='#L2850'><pre>2850</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        buildVCopy(B, DstReg, TmpReg);</span></pre></td></tr><tr><td class='line-number'><a name='L2851' href='#L2851'><pre>2851</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2852' href='#L2852'><pre>2852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2853' href='#L2853'><pre>2853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Re-insert the constant offset add inside the waterfall loop.</pre></td></tr><tr><td class='line-number'><a name='L2854' href='#L2854'><pre>2854</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>      if (ShouldMoveIndexIntoLoop)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2854' href='#L2854'><span>2854:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>131</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2855' href='#L2855'><pre>2855</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>reinsertVectorIndexAdd(B, MI, 2, ConstOffset)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2856' href='#L2856'><pre>2856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2857' href='#L2857'><pre>2857</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2858' href='#L2858'><pre>2858</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2859' href='#L2859'><pre>2859</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2860' href='#L2860'><pre>2860</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    assert(DstTy.getSizeInBits() == 64);</pre></td></tr><tr><td class='line-number'><a name='L2861' href='#L2861'><pre>2861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2862' href='#L2862'><pre>2862</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    LLT Vec32 = LLT::fixed_vector(2 * SrcTy.getNumElements(), 32);</pre></td></tr><tr><td class='line-number'><a name='L2863' href='#L2863'><pre>2863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2864' href='#L2864'><pre>2864</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    auto CastSrc = B.buildBitcast(Vec32, SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L2865' href='#L2865'><pre>2865</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    auto One = B.buildConstant(S32, 1);</pre></td></tr><tr><td class='line-number'><a name='L2866' href='#L2866'><pre>2866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2867' href='#L2867'><pre>2867</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    MachineBasicBlock::iterator MII = MI.getIterator();</pre></td></tr><tr><td class='line-number'><a name='L2868' href='#L2868'><pre>2868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2869' href='#L2869'><pre>2869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Split the vector index into 32-bit pieces. Prepare to move all of the</pre></td></tr><tr><td class='line-number'><a name='L2870' href='#L2870'><pre>2870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // new instructions into a waterfall loop if necessary.</pre></td></tr><tr><td class='line-number'><a name='L2871' href='#L2871'><pre>2871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L2872' href='#L2872'><pre>2872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t put the bitcast or constant in the loop.</pre></td></tr><tr><td class='line-number'><a name='L2873' href='#L2873'><pre>2873</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    MachineInstrSpan Span(MII, &amp;B.getMBB());</pre></td></tr><tr><td class='line-number'><a name='L2874' href='#L2874'><pre>2874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2875' href='#L2875'><pre>2875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Compute 32-bit element indices, (2 * OrigIdx, 2 * OrigIdx + 1).</pre></td></tr><tr><td class='line-number'><a name='L2876' href='#L2876'><pre>2876</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    auto IdxLo = B.buildShl(S32, BaseIdxReg, One);</pre></td></tr><tr><td class='line-number'><a name='L2877' href='#L2877'><pre>2877</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    auto IdxHi = B.buildAdd(S32, IdxLo, One);</pre></td></tr><tr><td class='line-number'><a name='L2878' href='#L2878'><pre>2878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2879' href='#L2879'><pre>2879</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    auto Extract0 = B.buildExtractVectorElement(DstRegs[0], CastSrc, IdxLo);</pre></td></tr><tr><td class='line-number'><a name='L2880' href='#L2880'><pre>2880</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    auto Extract1 = B.buildExtractVectorElement(DstRegs[1], CastSrc, IdxHi);</pre></td></tr><tr><td class='line-number'><a name='L2881' href='#L2881'><pre>2881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2882' href='#L2882'><pre>2882</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    MRI.setRegBank(DstReg, *DstBank);</pre></td></tr><tr><td class='line-number'><a name='L2883' href='#L2883'><pre>2883</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    MRI.setRegBank(CastSrc.getReg(0), *SrcBank);</pre></td></tr><tr><td class='line-number'><a name='L2884' href='#L2884'><pre>2884</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    MRI.setRegBank(One.getReg(0), AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2885' href='#L2885'><pre>2885</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    MRI.setRegBank(IdxLo.getReg(0), AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2886' href='#L2886'><pre>2886</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    MRI.setRegBank(IdxHi.getReg(0), AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L2887' href='#L2887'><pre>2887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2888' href='#L2888'><pre>2888</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    SmallSet&lt;Register, 4&gt; OpsToWaterfall;</pre></td></tr><tr><td class='line-number'><a name='L2889' href='#L2889'><pre>2889</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    if (!collectWaterfallOperands(OpsToWaterfall, MI, MRI, { 2 })) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2889' href='#L2889'><span>2889:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2890' href='#L2890'><pre>2890</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2891' href='#L2891'><pre>2891</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2892' href='#L2892'><pre>2892</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2893' href='#L2893'><pre>2893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2894' href='#L2894'><pre>2894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Remove the original instruction to avoid potentially confusing the</pre></td></tr><tr><td class='line-number'><a name='L2895' href='#L2895'><pre>2895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // waterfall loop logic.</pre></td></tr><tr><td class='line-number'><a name='L2896' href='#L2896'><pre>2896</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>B.setInstr(*Span.begin());</span></pre></td></tr><tr><td class='line-number'><a name='L2897' href='#L2897'><pre>2897</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MI.eraseFromParent();</span></pre></td></tr><tr><td class='line-number'><a name='L2898' href='#L2898'><pre>2898</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    executeInWaterfallLoop(B, make_range(Span.begin(), Span.end()),</span></pre></td></tr><tr><td class='line-number'><a name='L2899' href='#L2899'><pre>2899</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                           OpsToWaterfall);</span></pre></td></tr><tr><td class='line-number'><a name='L2900' href='#L2900'><pre>2900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2901' href='#L2901'><pre>2901</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>NeedCopyToVGPR</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2901' href='#L2901'><span>2901:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2902' href='#L2902'><pre>2902</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MachineBasicBlock *LoopBB = Extract1-&gt;getParent();</span></pre></td></tr><tr><td class='line-number'><a name='L2903' href='#L2903'><pre>2903</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Register TmpReg0 = MRI.createGenericVirtualRegister(S32);</span></pre></td></tr><tr><td class='line-number'><a name='L2904' href='#L2904'><pre>2904</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Register TmpReg1 = MRI.createGenericVirtualRegister(S32);</span></pre></td></tr><tr><td class='line-number'><a name='L2905' href='#L2905'><pre>2905</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MRI.setRegBank(TmpReg0, AMDGPU::SGPRRegBank);</span></pre></td></tr><tr><td class='line-number'><a name='L2906' href='#L2906'><pre>2906</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MRI.setRegBank(TmpReg1, AMDGPU::SGPRRegBank);</span></pre></td></tr><tr><td class='line-number'><a name='L2907' href='#L2907'><pre>2907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2908' href='#L2908'><pre>2908</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Extract0-&gt;getOperand(0).setReg(TmpReg0);</span></pre></td></tr><tr><td class='line-number'><a name='L2909' href='#L2909'><pre>2909</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      Extract1-&gt;getOperand(0).setReg(TmpReg1);</span></pre></td></tr><tr><td class='line-number'><a name='L2910' href='#L2910'><pre>2910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2911' href='#L2911'><pre>2911</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      B.setInsertPt(*LoopBB, ++Extract1-&gt;getIterator());</span></pre></td></tr><tr><td class='line-number'><a name='L2912' href='#L2912'><pre>2912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2913' href='#L2913'><pre>2913</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      buildVCopy(B, DstRegs[0], TmpReg0);</span></pre></td></tr><tr><td class='line-number'><a name='L2914' href='#L2914'><pre>2914</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      buildVCopy(B, DstRegs[1], TmpReg1);</span></pre></td></tr><tr><td class='line-number'><a name='L2915' href='#L2915'><pre>2915</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L2916' href='#L2916'><pre>2916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2917' href='#L2917'><pre>2917</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ShouldMoveIndexIntoLoop</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2917' href='#L2917'><span>2917:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2918' href='#L2918'><pre>2918</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>reinsertVectorIndexAdd(B, *IdxLo, 1, ConstOffset)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L2919' href='#L2919'><pre>2919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2920' href='#L2920'><pre>2920</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return</span>;</pre></td></tr><tr><td class='line-number'><a name='L2921' href='#L2921'><pre>2921</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2922' href='#L2922'><pre>2922</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  case AMDGPU::G_INSERT_VECTOR_ELT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2922' href='#L2922'><span>2922:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>496</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2923' href='#L2923'><pre>2923</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    SmallVector&lt;Register, 2&gt; InsRegs(OpdMapper.getVRegs(2));</pre></td></tr><tr><td class='line-number'><a name='L2924' href='#L2924'><pre>2924</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2925' href='#L2925'><pre>2925</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2926' href='#L2926'><pre>2926</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    LLT VecTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2927' href='#L2927'><pre>2927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2928' href='#L2928'><pre>2928</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    assert(OpdMapper.getVRegs(0).empty());</pre></td></tr><tr><td class='line-number'><a name='L2929' href='#L2929'><pre>2929</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    assert(OpdMapper.getVRegs(3).empty());</pre></td></tr><tr><td class='line-number'><a name='L2930' href='#L2930'><pre>2930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2931' href='#L2931'><pre>2931</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    if (substituteSimpleCopyRegs(OpdMapper, 1))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2931' href='#L2931'><span>2931:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>170</span>, <span class='None'>False</span>: <span class='covered-line'>326</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2932' href='#L2932'><pre>2932</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>      MRI.setType(MI.getOperand(1).getReg(), VecTy);</pre></td></tr><tr><td class='line-number'><a name='L2933' href='#L2933'><pre>2933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2934' href='#L2934'><pre>2934</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    if (foldInsertEltToCmpSelect(B, MI, OpdMapper))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2934' href='#L2934'><span>2934:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>369</span>, <span class='None'>False</span>: <span class='covered-line'>127</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2935' href='#L2935'><pre>2935</pre></a></td><td class='covered-line'><pre>369</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2936' href='#L2936'><pre>2936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2937' href='#L2937'><pre>2937</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    const RegisterBank *IdxBank =</pre></td></tr><tr><td class='line-number'><a name='L2938' href='#L2938'><pre>2938</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>      OpdMapper.getInstrMapping().getOperandMapping(3).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2939' href='#L2939'><pre>2939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2940' href='#L2940'><pre>2940</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2941' href='#L2941'><pre>2941</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    Register InsReg = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2942' href='#L2942'><pre>2942</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    LLT InsTy = MRI.getType(InsReg);</pre></td></tr><tr><td class='line-number'><a name='L2943' href='#L2943'><pre>2943</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    (void)InsTy;</pre></td></tr><tr><td class='line-number'><a name='L2944' href='#L2944'><pre>2944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2945' href='#L2945'><pre>2945</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    Register BaseIdxReg;</pre></td></tr><tr><td class='line-number'><a name='L2946' href='#L2946'><pre>2946</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    unsigned ConstOffset;</pre></td></tr><tr><td class='line-number'><a name='L2947' href='#L2947'><pre>2947</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    std::tie(BaseIdxReg, ConstOffset) =</pre></td></tr><tr><td class='line-number'><a name='L2948' href='#L2948'><pre>2948</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>        AMDGPU::getBaseWithConstantOffset(MRI, MI.getOperand(3).getReg());</pre></td></tr><tr><td class='line-number'><a name='L2949' href='#L2949'><pre>2949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2950' href='#L2950'><pre>2950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // See if the index is an add of a constant which will be foldable by moving</pre></td></tr><tr><td class='line-number'><a name='L2951' href='#L2951'><pre>2951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the base register of the index later if this is going to be executed in a</pre></td></tr><tr><td class='line-number'><a name='L2952' href='#L2952'><pre>2952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // waterfall loop. This is essentially to reassociate the add of a constant</pre></td></tr><tr><td class='line-number'><a name='L2953' href='#L2953'><pre>2953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // with the readfirstlane.</pre></td></tr><tr><td class='line-number'><a name='L2954' href='#L2954'><pre>2954</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    bool ShouldMoveIndexIntoLoop = IdxBank != &amp;AMDGPU::SGPRRegBank &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2954' href='#L2954'><span>2954:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>127</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2955' href='#L2955'><pre>2955</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>      <div class='tooltip'><span class='red'>ConstOffset &gt; 0</span><span class='tooltip-content'>0</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2955' href='#L2955'><span>2955:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2956' href='#L2956'><pre>2956</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>      <div class='tooltip'><span class='red'>ConstOffset &lt; VecTy.getNumElements()</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2956' href='#L2956'><span>2956:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2954'><span>2954:36</span></a></span>) to (<span class='line-number'><a href='#L2954'><span>2956:43</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2954:36)
     Condition C2 --> (2955:7)
     Condition C3 --> (2956:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2957' href='#L2957'><pre>2957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2958' href='#L2958'><pre>2958</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Move the base register. We&apos;ll re-insert the add later.</pre></td></tr><tr><td class='line-number'><a name='L2959' href='#L2959'><pre>2959</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    if (ShouldMoveIndexIntoLoop)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2959' href='#L2959'><span>2959:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>127</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2960' href='#L2960'><pre>2960</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>MI.getOperand(3).setReg(BaseIdxReg)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2961' href='#L2961'><pre>2961</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2962' href='#L2962'><pre>2962</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2963' href='#L2963'><pre>2963</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    if (InsRegs.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2963' href='#L2963'><span>2963:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2964' href='#L2964'><pre>2964</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>      executeInWaterfallLoop(B, MI, {3});</pre></td></tr><tr><td class='line-number'><a name='L2965' href='#L2965'><pre>2965</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2966' href='#L2966'><pre>2966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Re-insert the constant offset add inside the waterfall loop.</pre></td></tr><tr><td class='line-number'><a name='L2967' href='#L2967'><pre>2967</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>      if (ShouldMoveIndexIntoLoop) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2967' href='#L2967'><span>2967:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>100</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2968' href='#L2968'><pre>2968</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        reinsertVectorIndexAdd(B, MI, 3, ConstOffset);</span></pre></td></tr><tr><td class='line-number'><a name='L2969' href='#L2969'><pre>2969</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L2970' href='#L2970'><pre>2970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2971' href='#L2971'><pre>2971</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L2972' href='#L2972'><pre>2972</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2973' href='#L2973'><pre>2973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2974' href='#L2974'><pre>2974</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    assert(InsTy.getSizeInBits() == 64);</pre></td></tr><tr><td class='line-number'><a name='L2975' href='#L2975'><pre>2975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2976' href='#L2976'><pre>2976</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2977' href='#L2977'><pre>2977</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    LLT Vec32 = LLT::fixed_vector(2 * VecTy.getNumElements(), 32);</pre></td></tr><tr><td class='line-number'><a name='L2978' href='#L2978'><pre>2978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2979' href='#L2979'><pre>2979</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    auto CastSrc = B.buildBitcast(Vec32, SrcReg);</pre></td></tr><tr><td class='line-number'><a name='L2980' href='#L2980'><pre>2980</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    auto One = B.buildConstant(S32, 1);</pre></td></tr><tr><td class='line-number'><a name='L2981' href='#L2981'><pre>2981</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2982' href='#L2982'><pre>2982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Split the vector index into 32-bit pieces. Prepare to move all of the</pre></td></tr><tr><td class='line-number'><a name='L2983' href='#L2983'><pre>2983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // new instructions into a waterfall loop if necessary.</pre></td></tr><tr><td class='line-number'><a name='L2984' href='#L2984'><pre>2984</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L2985' href='#L2985'><pre>2985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t put the bitcast or constant in the loop.</pre></td></tr><tr><td class='line-number'><a name='L2986' href='#L2986'><pre>2986</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    MachineInstrSpan Span(MachineBasicBlock::iterator(&amp;MI), &amp;B.getMBB());</pre></td></tr><tr><td class='line-number'><a name='L2987' href='#L2987'><pre>2987</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2988' href='#L2988'><pre>2988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Compute 32-bit element indices, (2 * OrigIdx, 2 * OrigIdx + 1).</pre></td></tr><tr><td class='line-number'><a name='L2989' href='#L2989'><pre>2989</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    auto IdxLo = B.buildShl(S32, BaseIdxReg, One);</pre></td></tr><tr><td class='line-number'><a name='L2990' href='#L2990'><pre>2990</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    auto IdxHi = B.buildAdd(S32, IdxLo, One);</pre></td></tr><tr><td class='line-number'><a name='L2991' href='#L2991'><pre>2991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2992' href='#L2992'><pre>2992</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    auto InsLo = B.buildInsertVectorElement(Vec32, CastSrc, InsRegs[0], IdxLo);</pre></td></tr><tr><td class='line-number'><a name='L2993' href='#L2993'><pre>2993</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    auto InsHi = B.buildInsertVectorElement(Vec32, InsLo, InsRegs[1], IdxHi);</pre></td></tr><tr><td class='line-number'><a name='L2994' href='#L2994'><pre>2994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2995' href='#L2995'><pre>2995</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    const RegisterBank *DstBank =</pre></td></tr><tr><td class='line-number'><a name='L2996' href='#L2996'><pre>2996</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      OpdMapper.getInstrMapping().getOperandMapping(0).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2997' href='#L2997'><pre>2997</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    const RegisterBank *SrcBank =</pre></td></tr><tr><td class='line-number'><a name='L2998' href='#L2998'><pre>2998</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      OpdMapper.getInstrMapping().getOperandMapping(1).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L2999' href='#L2999'><pre>2999</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    const RegisterBank *InsSrcBank =</pre></td></tr><tr><td class='line-number'><a name='L3000' href='#L3000'><pre>3000</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      OpdMapper.getInstrMapping().getOperandMapping(2).BreakDown[0].RegBank;</pre></td></tr><tr><td class='line-number'><a name='L3001' href='#L3001'><pre>3001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3002' href='#L3002'><pre>3002</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    MRI.setRegBank(InsReg, *InsSrcBank);</pre></td></tr><tr><td class='line-number'><a name='L3003' href='#L3003'><pre>3003</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    MRI.setRegBank(CastSrc.getReg(0), *SrcBank);</pre></td></tr><tr><td class='line-number'><a name='L3004' href='#L3004'><pre>3004</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    MRI.setRegBank(InsLo.getReg(0), *DstBank);</pre></td></tr><tr><td class='line-number'><a name='L3005' href='#L3005'><pre>3005</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    MRI.setRegBank(InsHi.getReg(0), *DstBank);</pre></td></tr><tr><td class='line-number'><a name='L3006' href='#L3006'><pre>3006</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    MRI.setRegBank(One.getReg(0), AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L3007' href='#L3007'><pre>3007</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    MRI.setRegBank(IdxLo.getReg(0), AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L3008' href='#L3008'><pre>3008</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    MRI.setRegBank(IdxHi.getReg(0), AMDGPU::SGPRRegBank);</pre></td></tr><tr><td class='line-number'><a name='L3009' href='#L3009'><pre>3009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3010' href='#L3010'><pre>3010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3011' href='#L3011'><pre>3011</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    SmallSet&lt;Register, 4&gt; OpsToWaterfall;</pre></td></tr><tr><td class='line-number'><a name='L3012' href='#L3012'><pre>3012</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    if (!collectWaterfallOperands(OpsToWaterfall, MI, MRI, { 3 })) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3012' href='#L3012'><span>3012:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3013' href='#L3013'><pre>3013</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      B.setInsertPt(B.getMBB(), MI);</pre></td></tr><tr><td class='line-number'><a name='L3014' href='#L3014'><pre>3014</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      B.buildBitcast(DstReg, InsHi);</pre></td></tr><tr><td class='line-number'><a name='L3015' href='#L3015'><pre>3015</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3016' href='#L3016'><pre>3016</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3017' href='#L3017'><pre>3017</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3018' href='#L3018'><pre>3018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3019' href='#L3019'><pre>3019</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>B.setInstr(*Span.begin());</span></pre></td></tr><tr><td class='line-number'><a name='L3020' href='#L3020'><pre>3020</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MI.eraseFromParent();</span></pre></td></tr><tr><td class='line-number'><a name='L3021' href='#L3021'><pre>3021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3022' href='#L3022'><pre>3022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Figure out the point after the waterfall loop before mangling the control</pre></td></tr><tr><td class='line-number'><a name='L3023' href='#L3023'><pre>3023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // flow.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L3024' href='#L3024'><pre>3024</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    executeInWaterfallLoop(B, make_range(Span.begin(), Span.end()),</span></pre></td></tr><tr><td class='line-number'><a name='L3025' href='#L3025'><pre>3025</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                           OpsToWaterfall);</span></pre></td></tr><tr><td class='line-number'><a name='L3026' href='#L3026'><pre>3026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3027' href='#L3027'><pre>3027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The insertion point is now right after the original instruction.</pre></td></tr><tr><td class='line-number'><a name='L3028' href='#L3028'><pre>3028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L3029' href='#L3029'><pre>3029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Keep the bitcast to the original vector type out of the loop. Doing this</pre></td></tr><tr><td class='line-number'><a name='L3030' href='#L3030'><pre>3030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // saved an extra phi we don&apos;t need inside the loop.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L3031' href='#L3031'><pre>3031</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    B.buildBitcast(DstReg, InsHi);</span></pre></td></tr><tr><td class='line-number'><a name='L3032' href='#L3032'><pre>3032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3033' href='#L3033'><pre>3033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Re-insert the constant offset add inside the waterfall loop.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L3034' href='#L3034'><pre>3034</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    if (</span><span class='red'>ShouldMoveIndexIntoLoop</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3034' href='#L3034'><span>3034:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3035' href='#L3035'><pre>3035</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      </span><span class='red'>reinsertVectorIndexAdd(B, *IdxLo, 1, ConstOffset)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L3036' href='#L3036'><pre>3036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L3037' href='#L3037'><pre>3037</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return</span>;</pre></td></tr><tr><td class='line-number'><a name='L3038' href='#L3038'><pre>3038</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3039' href='#L3039'><pre>3039</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3039' href='#L3039'><span>3039:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>247</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3040' href='#L3040'><pre>3040</pre></a></td><td class='covered-line'><pre>266</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3040' href='#L3040'><span>3040:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3041' href='#L3041'><pre>3041</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_SSHORT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3041' href='#L3041'><span>3041:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3042' href='#L3042'><pre>3042</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3042' href='#L3042'><span>3042:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3043' href='#L3043'><pre>3043</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_SBYTE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3043' href='#L3043'><span>3043:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3044' href='#L3044'><pre>3044</pre></a></td><td class='covered-line'><pre>351</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3044' href='#L3044'><span>3044:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3045' href='#L3045'><pre>3045</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_TFE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3045' href='#L3045'><span>3045:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3046' href='#L3046'><pre>3046</pre></a></td><td class='covered-line'><pre>423</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3046' href='#L3046'><span>3046:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3047' href='#L3047'><pre>3047</pre></a></td><td class='covered-line'><pre>553</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3047' href='#L3047'><span>3047:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3048' href='#L3048'><pre>3048</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3048' href='#L3048'><span>3048:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3049' href='#L3049'><pre>3049</pre></a></td><td class='covered-line'><pre>854</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_STORE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3049' href='#L3049'><span>3049:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>207</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3050' href='#L3050'><pre>3050</pre></a></td><td class='covered-line'><pre>860</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3050' href='#L3050'><span>3050:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3051' href='#L3051'><pre>3051</pre></a></td><td class='covered-line'><pre>869</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3051' href='#L3051'><span>3051:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3052' href='#L3052'><pre>3052</pre></a></td><td class='covered-line'><pre>953</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3052' href='#L3052'><span>3052:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3053' href='#L3053'><pre>3053</pre></a></td><td class='covered-line'><pre>1.03k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3053' href='#L3053'><span>3053:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3054' href='#L3054'><pre>3054</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3054' href='#L3054'><span>3054:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3055' href='#L3055'><pre>3055</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3055' href='#L3055'><span>3055:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3056' href='#L3056'><pre>3056</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3057' href='#L3057'><pre>3057</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    executeInWaterfallLoop(B, MI, {1, 4});</pre></td></tr><tr><td class='line-number'><a name='L3058' href='#L3058'><pre>3058</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L3059' href='#L3059'><pre>3059</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3060' href='#L3060'><pre>3060</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3060' href='#L3060'><span>3060:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3061' href='#L3061'><pre>3061</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre><span class='red'>  </span>case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3061' href='#L3061'><span>3061:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3062' href='#L3062'><pre>3062</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3062' href='#L3062'><span>3062:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3063' href='#L3063'><pre>3063</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3063' href='#L3063'><span>3063:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3064' href='#L3064'><pre>3064</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3064' href='#L3064'><span>3064:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3065' href='#L3065'><pre>3065</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3065' href='#L3065'><span>3065:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3066' href='#L3066'><pre>3066</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3066' href='#L3066'><span>3066:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3067' href='#L3067'><pre>3067</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3067' href='#L3067'><span>3067:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3068' href='#L3068'><pre>3068</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3068' href='#L3068'><span>3068:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3069' href='#L3069'><pre>3069</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3069' href='#L3069'><span>3069:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3070' href='#L3070'><pre>3070</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3070' href='#L3070'><span>3070:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3071' href='#L3071'><pre>3071</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3071' href='#L3071'><span>3071:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3072' href='#L3072'><pre>3072</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3073' href='#L3073'><pre>3073</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    executeInWaterfallLoop(B, MI, {2, 5});</pre></td></tr><tr><td class='line-number'><a name='L3074' href='#L3074'><pre>3074</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L3075' href='#L3075'><pre>3075</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3076' href='#L3076'><pre>3076</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3076' href='#L3076'><span>3076:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>262</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3077' href='#L3077'><pre>3077</pre></a></td><td class='covered-line'><pre>266</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD_BF16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3077' href='#L3077'><span>3077:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3078' href='#L3078'><pre>3078</pre></a></td><td class='covered-line'><pre>347</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3078' href='#L3078'><span>3078:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3079' href='#L3079'><pre>3079</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMAX: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3079' href='#L3079'><span>3079:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3080' href='#L3080'><pre>3080</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>    applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3081' href='#L3081'><pre>3081</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>    executeInWaterfallLoop(B, MI, {2, 5});</pre></td></tr><tr><td class='line-number'><a name='L3082' href='#L3082'><pre>3082</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L3083' href='#L3083'><pre>3083</pre></a></td><td class='covered-line'><pre>347</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3084' href='#L3084'><pre>3084</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3084' href='#L3084'><span>3084:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3085' href='#L3085'><pre>3085</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3086' href='#L3086'><pre>3086</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    executeInWaterfallLoop(B, MI, {3, 6});</pre></td></tr><tr><td class='line-number'><a name='L3087' href='#L3087'><pre>3087</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L3088' href='#L3088'><pre>3088</pre></a></td><td class='covered-line'><pre>347</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3089' href='#L3089'><pre>3089</pre></a></td><td class='covered-line'><pre>383</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_BUFFER_LOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3089' href='#L3089'><span>3089:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>383</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3090' href='#L3090'><pre>3090</pre></a></td><td class='covered-line'><pre>387</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_BUFFER_LOAD_UBYTE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3090' href='#L3090'><span>3090:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3091' href='#L3091'><pre>3091</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_BUFFER_LOAD_SBYTE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3091' href='#L3091'><span>3091:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3092' href='#L3092'><pre>3092</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_BUFFER_LOAD_USHORT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3092' href='#L3092'><span>3092:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3093' href='#L3093'><pre>3093</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_BUFFER_LOAD_SSHORT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3093' href='#L3093'><span>3093:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3094' href='#L3094'><pre>3094</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    applyMappingSBufferLoad(B, OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3095' href='#L3095'><pre>3095</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L3096' href='#L3096'><pre>3096</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3097' href='#L3097'><pre>3097</pre></a></td><td class='covered-line'><pre>8.16k</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3097' href='#L3097'><span>3097:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.16k</span>, <span class='None'>False</span>: <span class='covered-line'>372k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3098' href='#L3098'><pre>3098</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC_CONVERGENT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3098' href='#L3098'><span>3098:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.81k</span>, <span class='None'>False</span>: <span class='covered-line'>372k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3099' href='#L3099'><pre>3099</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>    switch (cast&lt;GIntrinsic&gt;(MI).getIntrinsicID()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3099' href='#L3099'><span>3099:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.3k</span>, <span class='None'>False</span>: <span class='covered-line'>591</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3100' href='#L3100'><pre>3100</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_readlane: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3100' href='#L3100'><span>3100:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3101' href='#L3101'><pre>3101</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      substituteSimpleCopyRegs(OpdMapper, 2);</pre></td></tr><tr><td class='line-number'><a name='L3102' href='#L3102'><pre>3102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3103' href='#L3103'><pre>3103</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      assert(OpdMapper.getVRegs(0).empty());</pre></td></tr><tr><td class='line-number'><a name='L3104' href='#L3104'><pre>3104</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      assert(OpdMapper.getVRegs(3).empty());</pre></td></tr><tr><td class='line-number'><a name='L3105' href='#L3105'><pre>3105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3106' href='#L3106'><pre>3106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Make sure the index is an SGPR. It doesn&apos;t make sense to run this in a</pre></td></tr><tr><td class='line-number'><a name='L3107' href='#L3107'><pre>3107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // waterfall loop, so assume it&apos;s a uniform value.</pre></td></tr><tr><td class='line-number'><a name='L3108' href='#L3108'><pre>3108</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 3); // Index</pre></td></tr><tr><td class='line-number'><a name='L3109' href='#L3109'><pre>3109</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3110' href='#L3110'><pre>3110</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3111' href='#L3111'><pre>3111</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_writelane: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3111' href='#L3111'><span>3111:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3112' href='#L3112'><pre>3112</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      assert(OpdMapper.getVRegs(0).empty());</pre></td></tr><tr><td class='line-number'><a name='L3113' href='#L3113'><pre>3113</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      assert(OpdMapper.getVRegs(2).empty());</pre></td></tr><tr><td class='line-number'><a name='L3114' href='#L3114'><pre>3114</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      assert(OpdMapper.getVRegs(3).empty());</pre></td></tr><tr><td class='line-number'><a name='L3115' href='#L3115'><pre>3115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3116' href='#L3116'><pre>3116</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      substituteSimpleCopyRegs(OpdMapper, 4); // VGPR input val</pre></td></tr><tr><td class='line-number'><a name='L3117' href='#L3117'><pre>3117</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 2); // Source value</pre></td></tr><tr><td class='line-number'><a name='L3118' href='#L3118'><pre>3118</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 3); // Index</pre></td></tr><tr><td class='line-number'><a name='L3119' href='#L3119'><pre>3119</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3120' href='#L3120'><pre>3120</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3121' href='#L3121'><pre>3121</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_p1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3121' href='#L3121'><span>3121:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3122' href='#L3122'><pre>3122</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_p2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3122' href='#L3122'><span>3122:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3123' href='#L3123'><pre>3123</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_mov:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3123' href='#L3123'><span>3123:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3124' href='#L3124'><pre>3124</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_p1_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3124' href='#L3124'><span>3124:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3125' href='#L3125'><pre>3125</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_p2_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3125' href='#L3125'><span>3125:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3126' href='#L3126'><pre>3126</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_lds_param_load: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3126' href='#L3126'><span>3126:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3127' href='#L3127'><pre>3127</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3128' href='#L3128'><pre>3128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3129' href='#L3129'><pre>3129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Readlane for m0 value, which is always the last operand.</pre></td></tr><tr><td class='line-number'><a name='L3130' href='#L3130'><pre>3130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Should this be a waterfall loop instead?</pre></td></tr><tr><td class='line-number'><a name='L3131' href='#L3131'><pre>3131</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, MI.getNumOperands() - 1); // Index</pre></td></tr><tr><td class='line-number'><a name='L3132' href='#L3132'><pre>3132</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3133' href='#L3133'><pre>3133</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3134' href='#L3134'><pre>3134</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_inreg_p10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3134' href='#L3134'><span>3134:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3135' href='#L3135'><pre>3135</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_inreg_p2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3135' href='#L3135'><span>3135:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3136' href='#L3136'><pre>3136</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_inreg_p10_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3136' href='#L3136'><span>3136:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3137' href='#L3137'><pre>3137</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_inreg_p2_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3137' href='#L3137'><span>3137:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3138' href='#L3138'><pre>3138</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_p10_rtz_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3138' href='#L3138'><span>3138:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3139' href='#L3139'><pre>3139</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_p2_rtz_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3139' href='#L3139'><span>3139:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3140' href='#L3140'><pre>3140</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3141' href='#L3141'><pre>3141</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3142' href='#L3142'><pre>3142</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_permlane16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3142' href='#L3142'><span>3142:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3143' href='#L3143'><pre>3143</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_permlanex16: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3143' href='#L3143'><span>3143:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3144' href='#L3144'><pre>3144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Doing a waterfall loop over these wouldn&apos;t make any sense.</pre></td></tr><tr><td class='line-number'><a name='L3145' href='#L3145'><pre>3145</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      substituteSimpleCopyRegs(OpdMapper, 2);</pre></td></tr><tr><td class='line-number'><a name='L3146' href='#L3146'><pre>3146</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      substituteSimpleCopyRegs(OpdMapper, 3);</pre></td></tr><tr><td class='line-number'><a name='L3147' href='#L3147'><pre>3147</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 4);</pre></td></tr><tr><td class='line-number'><a name='L3148' href='#L3148'><pre>3148</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 5);</pre></td></tr><tr><td class='line-number'><a name='L3149' href='#L3149'><pre>3149</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3150' href='#L3150'><pre>3150</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3151' href='#L3151'><pre>3151</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_sbfe:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3151' href='#L3151'><span>3151:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3152' href='#L3152'><pre>3152</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>      applyMappingBFE(B, OpdMapper, true);</pre></td></tr><tr><td class='line-number'><a name='L3153' href='#L3153'><pre>3153</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3154' href='#L3154'><pre>3154</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ubfe:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3154' href='#L3154'><span>3154:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3155' href='#L3155'><pre>3155</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>      applyMappingBFE(B, OpdMapper, false);</pre></td></tr><tr><td class='line-number'><a name='L3156' href='#L3156'><pre>3156</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3157' href='#L3157'><pre>3157</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_inverse_ballot:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3157' href='#L3157'><span>3157:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3158' href='#L3158'><pre>3158</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_bitreplicate:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3158' href='#L3158'><span>3158:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3159' href='#L3159'><pre>3159</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_quadmask:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3159' href='#L3159'><span>3159:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3160' href='#L3160'><pre>3160</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_wqm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3160' href='#L3160'><span>3160:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3161' href='#L3161'><pre>3161</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3162' href='#L3162'><pre>3162</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 2); // Mask</pre></td></tr><tr><td class='line-number'><a name='L3163' href='#L3163'><pre>3163</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3164' href='#L3164'><pre>3164</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ballot:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3164' href='#L3164'><span>3164:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121</span>, <span class='None'>False</span>: <span class='covered-line'>16.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3165' href='#L3165'><pre>3165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Use default handling and insert copy to vcc source.</pre></td></tr><tr><td class='line-number'><a name='L3166' href='#L3166'><pre>3166</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L3167' href='#L3167'><pre>3167</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3168' href='#L3168'><pre>3168</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L3169' href='#L3169'><pre>3169</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3170' href='#L3170'><pre>3170</pre></a></td><td class='covered-line'><pre>16.5k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3170' href='#L3170'><span>3170:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.04k</span>, <span class='None'>False</span>: <span class='covered-line'>379k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3171' href='#L3171'><pre>3171</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD_D16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3171' href='#L3171'><span>3171:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3172' href='#L3172'><pre>3172</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3172' href='#L3172'><span>3172:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3173' href='#L3173'><pre>3173</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE_D16: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3173' href='#L3173'><span>3173:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3174' href='#L3174'><pre>3174</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    const AMDGPU::RsrcIntrinsic *RSrcIntrin =</pre></td></tr><tr><td class='line-number'><a name='L3175' href='#L3175'><pre>3175</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>        AMDGPU::lookupRsrcIntrinsic(AMDGPU::getIntrinsicID(MI));</pre></td></tr><tr><td class='line-number'><a name='L3176' href='#L3176'><pre>3176</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    assert(RSrcIntrin &amp;&amp; RSrcIntrin-&gt;IsImage);</pre></td></tr><tr><td class='line-number'><a name='L3177' href='#L3177'><pre>3177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Non-images can have complications from operands that allow both SGPR</pre></td></tr><tr><td class='line-number'><a name='L3178' href='#L3178'><pre>3178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // and VGPR. For now it&apos;s too complicated to figure out the final opcode</pre></td></tr><tr><td class='line-number'><a name='L3179' href='#L3179'><pre>3179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to derive the register bank from the MCInstrDesc.</pre></td></tr><tr><td class='line-number'><a name='L3180' href='#L3180'><pre>3180</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    applyMappingImage(B, MI, OpdMapper, RSrcIntrin-&gt;RsrcArg);</pre></td></tr><tr><td class='line-number'><a name='L3181' href='#L3181'><pre>3181</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L3182' href='#L3182'><pre>3182</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3183' href='#L3183'><pre>3183</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3183' href='#L3183'><span>3183:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3184' href='#L3184'><pre>3184</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    unsigned N = MI.getNumExplicitOperands() - 2;</pre></td></tr><tr><td class='line-number'><a name='L3185' href='#L3185'><pre>3185</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3186' href='#L3186'><pre>3186</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    executeInWaterfallLoop(B, MI, {N});</pre></td></tr><tr><td class='line-number'><a name='L3187' href='#L3187'><pre>3187</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L3188' href='#L3188'><pre>3188</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3189' href='#L3189'><pre>3189</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3189' href='#L3189'><span>3189:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09k</span>, <span class='None'>False</span>: <span class='covered-line'>379k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3190' href='#L3190'><pre>3190</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC_CONVERGENT_W_SIDE_EFFECTS: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3190' href='#L3190'><span>3190:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>350</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3191' href='#L3191'><pre>3191</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    auto IntrID = cast&lt;GIntrinsic&gt;(MI).getIntrinsicID();</pre></td></tr><tr><td class='line-number'><a name='L3192' href='#L3192'><pre>3192</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    switch (IntrID) {</pre></td></tr><tr><td class='line-number'><a name='L3193' href='#L3193'><pre>3193</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_ordered_add:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3193' href='#L3193'><span>3193:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>1.37k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3194' href='#L3194'><pre>3194</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_ordered_swap: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3194' href='#L3194'><span>3194:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3195' href='#L3195'><pre>3195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This is only allowed to execute with 1 lane, so readfirstlane is safe.</pre></td></tr><tr><td class='line-number'><a name='L3196' href='#L3196'><pre>3196</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>      assert(OpdMapper.getVRegs(0).empty());</pre></td></tr><tr><td class='line-number'><a name='L3197' href='#L3197'><pre>3197</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>      substituteSimpleCopyRegs(OpdMapper, 3);</pre></td></tr><tr><td class='line-number'><a name='L3198' href='#L3198'><pre>3198</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 2); // M0</pre></td></tr><tr><td class='line-number'><a name='L3199' href='#L3199'><pre>3199</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3200' href='#L3200'><pre>3200</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3201' href='#L3201'><pre>3201</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_gws_init:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3201' href='#L3201'><span>3201:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3202' href='#L3202'><pre>3202</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_gws_barrier:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3202' href='#L3202'><span>3202:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>116</span>, <span class='None'>False</span>: <span class='covered-line'>1.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3203' href='#L3203'><pre>3203</pre></a></td><td class='covered-line'><pre>212</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_gws_sema_br: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3203' href='#L3203'><span>3203:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3204' href='#L3204'><pre>3204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Only the first lane is executes, so readfirstlane is safe.</pre></td></tr><tr><td class='line-number'><a name='L3205' href='#L3205'><pre>3205</pre></a></td><td class='covered-line'><pre>212</pre></td><td class='code'><pre>      substituteSimpleCopyRegs(OpdMapper, 1);</pre></td></tr><tr><td class='line-number'><a name='L3206' href='#L3206'><pre>3206</pre></a></td><td class='covered-line'><pre>212</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 2); // M0</pre></td></tr><tr><td class='line-number'><a name='L3207' href='#L3207'><pre>3207</pre></a></td><td class='covered-line'><pre>212</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3208' href='#L3208'><pre>3208</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3209' href='#L3209'><pre>3209</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_gws_sema_v:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3209' href='#L3209'><span>3209:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3210' href='#L3210'><pre>3210</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_gws_sema_p:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3210' href='#L3210'><span>3210:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3211' href='#L3211'><pre>3211</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_gws_sema_release_all: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3211' href='#L3211'><span>3211:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3212' href='#L3212'><pre>3212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Only the first lane is executes, so readfirstlane is safe.</pre></td></tr><tr><td class='line-number'><a name='L3213' href='#L3213'><pre>3213</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 1); // M0</pre></td></tr><tr><td class='line-number'><a name='L3214' href='#L3214'><pre>3214</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3215' href='#L3215'><pre>3215</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3216' href='#L3216'><pre>3216</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_append:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3216' href='#L3216'><span>3216:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3217' href='#L3217'><pre>3217</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_consume: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3217' href='#L3217'><span>3217:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3218' href='#L3218'><pre>3218</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 2); // M0</pre></td></tr><tr><td class='line-number'><a name='L3219' href='#L3219'><pre>3219</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3220' href='#L3220'><pre>3220</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3221' href='#L3221'><pre>3221</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_sendmsg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3221' href='#L3221'><span>3221:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3222' href='#L3222'><pre>3222</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_sendmsghalt: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3222' href='#L3222'><span>3222:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3223' href='#L3223'><pre>3223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Should this use a waterfall loop?</pre></td></tr><tr><td class='line-number'><a name='L3224' href='#L3224'><pre>3224</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 2); // M0</pre></td></tr><tr><td class='line-number'><a name='L3225' href='#L3225'><pre>3225</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3226' href='#L3226'><pre>3226</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3227' href='#L3227'><pre>3227</pre></a></td><td class='covered-line'><pre>245</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_setreg: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3227' href='#L3227'><span>3227:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>245</span>, <span class='None'>False</span>: <span class='covered-line'>1.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3228' href='#L3228'><pre>3228</pre></a></td><td class='covered-line'><pre>245</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 2);</pre></td></tr><tr><td class='line-number'><a name='L3229' href='#L3229'><pre>3229</pre></a></td><td class='covered-line'><pre>245</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3230' href='#L3230'><pre>3230</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3231' href='#L3231'><pre>3231</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_ttracedata:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3231' href='#L3231'><span>3231:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3232' href='#L3232'><pre>3232</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 1); // M0</pre></td></tr><tr><td class='line-number'><a name='L3233' href='#L3233'><pre>3233</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3234' href='#L3234'><pre>3234</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_raw_buffer_load_lds:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3234' href='#L3234'><span>3234:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3235' href='#L3235'><pre>3235</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_raw_ptr_buffer_load_lds: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3235' href='#L3235'><span>3235:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3236' href='#L3236'><pre>3236</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3237' href='#L3237'><pre>3237</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 1); // rsrc</pre></td></tr><tr><td class='line-number'><a name='L3238' href='#L3238'><pre>3238</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 2); // M0</pre></td></tr><tr><td class='line-number'><a name='L3239' href='#L3239'><pre>3239</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 5); // soffset</pre></td></tr><tr><td class='line-number'><a name='L3240' href='#L3240'><pre>3240</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3241' href='#L3241'><pre>3241</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3242' href='#L3242'><pre>3242</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_struct_buffer_load_lds:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3242' href='#L3242'><span>3242:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3243' href='#L3243'><pre>3243</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_struct_ptr_buffer_load_lds: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3243' href='#L3243'><span>3243:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3244' href='#L3244'><pre>3244</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3245' href='#L3245'><pre>3245</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 1); // rsrc</pre></td></tr><tr><td class='line-number'><a name='L3246' href='#L3246'><pre>3246</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 2); // M0</pre></td></tr><tr><td class='line-number'><a name='L3247' href='#L3247'><pre>3247</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 6); // soffset</pre></td></tr><tr><td class='line-number'><a name='L3248' href='#L3248'><pre>3248</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3249' href='#L3249'><pre>3249</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3250' href='#L3250'><pre>3250</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_global_load_lds: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3250' href='#L3250'><span>3250:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3251' href='#L3251'><pre>3251</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3252' href='#L3252'><pre>3252</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 2);</pre></td></tr><tr><td class='line-number'><a name='L3253' href='#L3253'><pre>3253</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3254' href='#L3254'><pre>3254</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3255' href='#L3255'><pre>3255</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_lds_direct_load: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3255' href='#L3255'><span>3255:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3256' href='#L3256'><pre>3256</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3257' href='#L3257'><pre>3257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Readlane for m0 value, which is always the last operand.</pre></td></tr><tr><td class='line-number'><a name='L3258' href='#L3258'><pre>3258</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, MI.getNumOperands() - 1); // Index</pre></td></tr><tr><td class='line-number'><a name='L3259' href='#L3259'><pre>3259</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3260' href='#L3260'><pre>3260</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3261' href='#L3261'><pre>3261</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_exp_row:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3261' href='#L3261'><span>3261:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3262' href='#L3262'><pre>3262</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3263' href='#L3263'><pre>3263</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 8); // M0</pre></td></tr><tr><td class='line-number'><a name='L3264' href='#L3264'><pre>3264</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3265' href='#L3265'><pre>3265</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_sleep_var:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3265' href='#L3265'><span>3265:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3266' href='#L3266'><pre>3266</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      assert(OpdMapper.getVRegs(1).empty());</pre></td></tr><tr><td class='line-number'><a name='L3267' href='#L3267'><pre>3267</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 1);</pre></td></tr><tr><td class='line-number'><a name='L3268' href='#L3268'><pre>3268</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3269' href='#L3269'><pre>3269</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_barrier_signal_var:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3269' href='#L3269'><span>3269:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3270' href='#L3270'><pre>3270</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_barrier_join:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3270' href='#L3270'><span>3270:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3271' href='#L3271'><pre>3271</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_wakeup_barrier:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3271' href='#L3271'><span>3271:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3272' href='#L3272'><pre>3272</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 1);</pre></td></tr><tr><td class='line-number'><a name='L3273' href='#L3273'><pre>3273</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3274' href='#L3274'><pre>3274</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_barrier_signal_isfirst_var:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3274' href='#L3274'><span>3274:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3275' href='#L3275'><pre>3275</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 2);</pre></td></tr><tr><td class='line-number'><a name='L3276' href='#L3276'><pre>3276</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3277' href='#L3277'><pre>3277</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_barrier_init:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3277' href='#L3277'><span>3277:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3278' href='#L3278'><pre>3278</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 1);</pre></td></tr><tr><td class='line-number'><a name='L3279' href='#L3279'><pre>3279</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 2);</pre></td></tr><tr><td class='line-number'><a name='L3280' href='#L3280'><pre>3280</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3281' href='#L3281'><pre>3281</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_get_barrier_state: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3281' href='#L3281'><span>3281:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3282' href='#L3282'><pre>3282</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      constrainOpWithReadfirstlane(B, MI, 2);</pre></td></tr><tr><td class='line-number'><a name='L3283' href='#L3283'><pre>3283</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3284' href='#L3284'><pre>3284</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3285' href='#L3285'><pre>3285</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>    default: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3285' href='#L3285'><span>3285:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>714</span>, <span class='None'>False</span>: <span class='covered-line'>726</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3286' href='#L3286'><pre>3286</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>      if (const AMDGPU::RsrcIntrinsic *RSrcIntrin =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3286' href='#L3286'><span>3286:40</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>714</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3287' href='#L3287'><pre>3287</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>              AMDGPU::lookupRsrcIntrinsic(IntrID)) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L3288' href='#L3288'><pre>3288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Non-images can have complications from operands that allow both SGPR</pre></td></tr><tr><td class='line-number'><a name='L3289' href='#L3289'><pre>3289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // and VGPR. For now it&apos;s too complicated to figure out the final opcode</pre></td></tr><tr><td class='line-number'><a name='L3290' href='#L3290'><pre>3290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // to derive the register bank from the MCInstrDesc.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L3291' href='#L3291'><pre>3291</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        if (</span><span class='red'>RSrcIntrin-&gt;IsImage</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3291' href='#L3291'><span>3291:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3292' href='#L3292'><pre>3292</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          applyMappingImage(B, MI, OpdMapper, RSrcIntrin-&gt;RsrcArg);</span></pre></td></tr><tr><td class='line-number'><a name='L3293' href='#L3293'><pre>3293</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          return;</span></pre></td></tr><tr><td class='line-number'><a name='L3294' href='#L3294'><pre>3294</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L3295' href='#L3295'><pre>3295</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L3296' href='#L3296'><pre>3296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3297' href='#L3297'><pre>3297</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L3298' href='#L3298'><pre>3298</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3299' href='#L3299'><pre>3299</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3300' href='#L3300'><pre>3300</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L3301' href='#L3301'><pre>3301</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3302' href='#L3302'><pre>3302</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>  case AMDGPU::G_SI_CALL: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3302' href='#L3302'><span>3302:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>114</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3303' href='#L3303'><pre>3303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Use a set to avoid extra readfirstlanes in the case where multiple</pre></td></tr><tr><td class='line-number'><a name='L3304' href='#L3304'><pre>3304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // operands are the same register.</pre></td></tr><tr><td class='line-number'><a name='L3305' href='#L3305'><pre>3305</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>    SmallSet&lt;Register, 4&gt; SGPROperandRegs;</pre></td></tr><tr><td class='line-number'><a name='L3306' href='#L3306'><pre>3306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3307' href='#L3307'><pre>3307</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>    if (!collectWaterfallOperands(SGPROperandRegs, MI, MRI, {1}))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3307' href='#L3307'><span>3307:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>106</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3308' href='#L3308'><pre>3308</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L3309' href='#L3309'><pre>3309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3310' href='#L3310'><pre>3310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Move all copies to physical SGPRs that are used by the call instruction</pre></td></tr><tr><td class='line-number'><a name='L3311' href='#L3311'><pre>3311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // into the loop block. Start searching for these copies until the</pre></td></tr><tr><td class='line-number'><a name='L3312' href='#L3312'><pre>3312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // ADJCALLSTACKUP.</pre></td></tr><tr><td class='line-number'><a name='L3313' href='#L3313'><pre>3313</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    unsigned FrameSetupOpcode = AMDGPU::ADJCALLSTACKUP;</pre></td></tr><tr><td class='line-number'><a name='L3314' href='#L3314'><pre>3314</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    unsigned FrameDestroyOpcode = AMDGPU::ADJCALLSTACKDOWN;</pre></td></tr><tr><td class='line-number'><a name='L3315' href='#L3315'><pre>3315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3316' href='#L3316'><pre>3316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Move all non-copies before the copies, so that a complete range can be</pre></td></tr><tr><td class='line-number'><a name='L3317' href='#L3317'><pre>3317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // moved into the waterfall loop.</pre></td></tr><tr><td class='line-number'><a name='L3318' href='#L3318'><pre>3318</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    SmallVector&lt;MachineInstr *, 4&gt; NonCopyInstrs;</pre></td></tr><tr><td class='line-number'><a name='L3319' href='#L3319'><pre>3319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Count of NonCopyInstrs found until the current LastCopy.</pre></td></tr><tr><td class='line-number'><a name='L3320' href='#L3320'><pre>3320</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    unsigned NonCopyInstrsLen = 0;</pre></td></tr><tr><td class='line-number'><a name='L3321' href='#L3321'><pre>3321</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    MachineBasicBlock::iterator Start(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L3322' href='#L3322'><pre>3322</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    MachineBasicBlock::iterator LastCopy = Start;</pre></td></tr><tr><td class='line-number'><a name='L3323' href='#L3323'><pre>3323</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    MachineBasicBlock *MBB = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L3324' href='#L3324'><pre>3324</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    const SIMachineFunctionInfo *Info =</pre></td></tr><tr><td class='line-number'><a name='L3325' href='#L3325'><pre>3325</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        MBB-&gt;getParent()-&gt;getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L3326' href='#L3326'><pre>3326</pre></a></td><td class='covered-line'><pre>106</pre></td><td class='code'><pre>    while (Start-&gt;getOpcode() != FrameSetupOpcode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3326' href='#L3326'><span>3326:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3327' href='#L3327'><pre>3327</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>      --Start;</pre></td></tr><tr><td class='line-number'><a name='L3328' href='#L3328'><pre>3328</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>      bool IsCopy = false;</pre></td></tr><tr><td class='line-number'><a name='L3329' href='#L3329'><pre>3329</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>      if (Start-&gt;getOpcode() == AMDGPU::COPY) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3329' href='#L3329'><span>3329:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3330' href='#L3330'><pre>3330</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>        auto &amp;Dst = Start-&gt;getOperand(0);</pre></td></tr><tr><td class='line-number'><a name='L3331' href='#L3331'><pre>3331</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>        if (Dst.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3331' href='#L3331'><span>3331:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>88</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3332' href='#L3332'><pre>3332</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>          Register Reg = Dst.getReg();</pre></td></tr><tr><td class='line-number'><a name='L3333' href='#L3333'><pre>3333</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>          if (Reg.isPhysical() &amp;&amp; <div class='tooltip'>MI.readsRegister(Reg, TRI)<span class='tooltip-content'>48</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3333' href='#L3333'><span>3333:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
  Branch (<span class='line-number'><a name='L3333' href='#L3333'><span>3333:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3333'><span>3333:15</span></a></span>) to (<span class='line-number'><a href='#L3333'><span>3333:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3333:15)
     Condition C2 --> (3333:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3334' href='#L3334'><pre>3334</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>            IsCopy = true;</pre></td></tr><tr><td class='line-number'><a name='L3335' href='#L3335'><pre>3335</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>          } else {</pre></td></tr><tr><td class='line-number'><a name='L3336' href='#L3336'><pre>3336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // Also move the copy from the scratch rsrc descriptor into the loop</pre></td></tr><tr><td class='line-number'><a name='L3337' href='#L3337'><pre>3337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // to allow it to be optimized away.</pre></td></tr><tr><td class='line-number'><a name='L3338' href='#L3338'><pre>3338</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>            auto &amp;Src = Start-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L3339' href='#L3339'><pre>3339</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>            if (Src.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3339' href='#L3339'><span>3339:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3340' href='#L3340'><pre>3340</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>              Reg = Src.getReg();</pre></td></tr><tr><td class='line-number'><a name='L3341' href='#L3341'><pre>3341</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>              IsCopy = Info-&gt;getScratchRSrcReg() == Reg;</pre></td></tr><tr><td class='line-number'><a name='L3342' href='#L3342'><pre>3342</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L3343' href='#L3343'><pre>3343</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L3344' href='#L3344'><pre>3344</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L3345' href='#L3345'><pre>3345</pre></a></td><td class='covered-line'><pre>88</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3346' href='#L3346'><pre>3346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3347' href='#L3347'><pre>3347</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>      if (IsCopy) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3347' href='#L3347'><span>3347:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3348' href='#L3348'><pre>3348</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>        LastCopy = Start;</pre></td></tr><tr><td class='line-number'><a name='L3349' href='#L3349'><pre>3349</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>        NonCopyInstrsLen = NonCopyInstrs.size();</pre></td></tr><tr><td class='line-number'><a name='L3350' href='#L3350'><pre>3350</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L3351' href='#L3351'><pre>3351</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>        NonCopyInstrs.push_back(&amp;*Start);</pre></td></tr><tr><td class='line-number'><a name='L3352' href='#L3352'><pre>3352</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3353' href='#L3353'><pre>3353</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3354' href='#L3354'><pre>3354</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    NonCopyInstrs.resize(NonCopyInstrsLen);</pre></td></tr><tr><td class='line-number'><a name='L3355' href='#L3355'><pre>3355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3356' href='#L3356'><pre>3356</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    for (auto *NonCopy : reverse(NonCopyInstrs)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3356' href='#L3356'><span>3356:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3357' href='#L3357'><pre>3357</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MBB-&gt;splice(LastCopy, MBB, NonCopy-&gt;getIterator());</span></pre></td></tr><tr><td class='line-number'><a name='L3358' href='#L3358'><pre>3358</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L3359' href='#L3359'><pre>3359</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Start = LastCopy;</pre></td></tr><tr><td class='line-number'><a name='L3360' href='#L3360'><pre>3360</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3361' href='#L3361'><pre>3361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Do the same for copies after the loop</pre></td></tr><tr><td class='line-number'><a name='L3362' href='#L3362'><pre>3362</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    NonCopyInstrs.clear();</pre></td></tr><tr><td class='line-number'><a name='L3363' href='#L3363'><pre>3363</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    NonCopyInstrsLen = 0;</pre></td></tr><tr><td class='line-number'><a name='L3364' href='#L3364'><pre>3364</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    MachineBasicBlock::iterator End(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L3365' href='#L3365'><pre>3365</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    LastCopy = End;</pre></td></tr><tr><td class='line-number'><a name='L3366' href='#L3366'><pre>3366</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    while (End-&gt;getOpcode() != FrameDestroyOpcode) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3366' href='#L3366'><span>3366:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3367' href='#L3367'><pre>3367</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      ++End;</pre></td></tr><tr><td class='line-number'><a name='L3368' href='#L3368'><pre>3368</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      bool IsCopy = false;</pre></td></tr><tr><td class='line-number'><a name='L3369' href='#L3369'><pre>3369</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      if (End-&gt;getOpcode() == AMDGPU::COPY) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3369' href='#L3369'><span>3369:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3370' href='#L3370'><pre>3370</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        auto &amp;Src = End-&gt;getOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L3371' href='#L3371'><pre>3371</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        if (Src.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3371' href='#L3371'><span>3371:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3372' href='#L3372'><pre>3372</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          Register Reg = Src.getReg();</pre></td></tr><tr><td class='line-number'><a name='L3373' href='#L3373'><pre>3373</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          IsCopy = Reg.isPhysical() &amp;&amp; MI.modifiesRegister(Reg, TRI);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3373' href='#L3373'><span>3373:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L3373' href='#L3373'><span>3373:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3373'><span>3373:20</span></a></span>) to (<span class='line-number'><a href='#L3373'><span>3373:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3373:20)
     Condition C2 --> (3373:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3374' href='#L3374'><pre>3374</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L3375' href='#L3375'><pre>3375</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3376' href='#L3376'><pre>3376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3377' href='#L3377'><pre>3377</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      if (IsCopy) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3377' href='#L3377'><span>3377:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3378' href='#L3378'><pre>3378</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        LastCopy = End;</pre></td></tr><tr><td class='line-number'><a name='L3379' href='#L3379'><pre>3379</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        NonCopyInstrsLen = NonCopyInstrs.size();</pre></td></tr><tr><td class='line-number'><a name='L3380' href='#L3380'><pre>3380</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L3381' href='#L3381'><pre>3381</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        NonCopyInstrs.push_back(&amp;*End);</pre></td></tr><tr><td class='line-number'><a name='L3382' href='#L3382'><pre>3382</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3383' href='#L3383'><pre>3383</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3384' href='#L3384'><pre>3384</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    NonCopyInstrs.resize(NonCopyInstrsLen);</pre></td></tr><tr><td class='line-number'><a name='L3385' href='#L3385'><pre>3385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3386' href='#L3386'><pre>3386</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    End = LastCopy;</pre></td></tr><tr><td class='line-number'><a name='L3387' href='#L3387'><pre>3387</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    ++LastCopy;</pre></td></tr><tr><td class='line-number'><a name='L3388' href='#L3388'><pre>3388</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    for (auto *NonCopy : reverse(NonCopyInstrs)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3388' href='#L3388'><span>3388:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3389' href='#L3389'><pre>3389</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      MBB-&gt;splice(LastCopy, MBB, NonCopy-&gt;getIterator());</span></pre></td></tr><tr><td class='line-number'><a name='L3390' href='#L3390'><pre>3390</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L3391' href='#L3391'><pre>3391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3392' href='#L3392'><pre>3392</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    ++End;</pre></td></tr><tr><td class='line-number'><a name='L3393' href='#L3393'><pre>3393</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    B.setInsertPt(B.getMBB(), Start);</pre></td></tr><tr><td class='line-number'><a name='L3394' href='#L3394'><pre>3394</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    executeInWaterfallLoop(B, make_range(Start, End), SGPROperandRegs);</pre></td></tr><tr><td class='line-number'><a name='L3395' href='#L3395'><pre>3395</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L3396' href='#L3396'><pre>3396</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3397' href='#L3397'><pre>3397</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  case AMDGPU::G_LOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3397' href='#L3397'><span>3397:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.0k</span>, <span class='None'>False</span>: <span class='covered-line'>370k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3398' href='#L3398'><pre>3398</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  case AMDGPU::G_ZEXTLOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3398' href='#L3398'><span>3398:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>504</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3399' href='#L3399'><pre>3399</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  case AMDGPU::G_SEXTLOAD: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3399' href='#L3399'><span>3399:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3400' href='#L3400'><pre>3400</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>    if (applyMappingLoad(B, OpdMapper, MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3400' href='#L3400'><span>3400:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>315</span>, <span class='None'>False</span>: <span class='covered-line'>10.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3401' href='#L3401'><pre>3401</pre></a></td><td class='covered-line'><pre>315</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3402' href='#L3402'><pre>3402</pre></a></td><td class='covered-line'><pre>10.3k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L3403' href='#L3403'><pre>3403</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3404' href='#L3404'><pre>3404</pre></a></td><td class='covered-line'><pre>10.3k</pre></td><td class='code'><pre>  case AMDGPU::G_DYN_STACKALLOC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3404' href='#L3404'><span>3404:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3405' href='#L3405'><pre>3405</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    applyMappingDynStackAlloc(B, OpdMapper, MI);</pre></td></tr><tr><td class='line-number'><a name='L3406' href='#L3406'><pre>3406</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L3407' href='#L3407'><pre>3407</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case AMDGPU::G_STACKRESTORE: {</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3407' href='#L3407'><span>3407:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3408' href='#L3408'><pre>3408</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    applyDefaultMapping(OpdMapper);</span></pre></td></tr><tr><td class='line-number'><a name='L3409' href='#L3409'><pre>3409</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    constrainOpWithReadfirstlane(B, MI, 0);</span></pre></td></tr><tr><td class='line-number'><a name='L3410' href='#L3410'><pre>3410</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return</span>;</pre></td></tr><tr><td class='line-number'><a name='L3411' href='#L3411'><pre>3411</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3412' href='#L3412'><pre>3412</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>  case AMDGPU::G_SBFX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3412' href='#L3412'><span>3412:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3413' href='#L3413'><pre>3413</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>    applyMappingBFE(B, OpdMapper, /*Signed*/ true);</pre></td></tr><tr><td class='line-number'><a name='L3414' href='#L3414'><pre>3414</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L3415' href='#L3415'><pre>3415</pre></a></td><td class='covered-line'><pre>488</pre></td><td class='code'><pre>  case AMDGPU::G_UBFX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3415' href='#L3415'><span>3415:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>488</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3416' href='#L3416'><pre>3416</pre></a></td><td class='covered-line'><pre>488</pre></td><td class='code'><pre>    applyMappingBFE(B, OpdMapper, /*Signed*/ false);</pre></td></tr><tr><td class='line-number'><a name='L3417' href='#L3417'><pre>3417</pre></a></td><td class='covered-line'><pre>488</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L3418' href='#L3418'><pre>3418</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_MAD_U64_U32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3418' href='#L3418'><span>3418:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42k</span>, <span class='None'>False</span>: <span class='covered-line'>379k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3419' href='#L3419'><pre>3419</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_MAD_I64_I32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3419' href='#L3419'><span>3419:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3420' href='#L3420'><pre>3420</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    applyMappingMAD_64_32(B, OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3421' href='#L3421'><pre>3421</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L3422' href='#L3422'><pre>3422</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  case AMDGPU::G_PREFETCH: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3422' href='#L3422'><span>3422:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>380k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3423' href='#L3423'><pre>3423</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    if (!Subtarget.hasPrefetch()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3423' href='#L3423'><span>3423:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3424' href='#L3424'><pre>3424</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3425' href='#L3425'><pre>3425</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3426' href='#L3426'><pre>3426</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3427' href='#L3427'><pre>3427</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    Register PtrReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3428' href='#L3428'><pre>3428</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    unsigned PtrBank = getRegBankID(PtrReg, MRI, AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L3429' href='#L3429'><pre>3429</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    if (PtrBank == AMDGPU::VGPRRegBankID) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3429' href='#L3429'><span>3429:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3430' href='#L3430'><pre>3430</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3431' href='#L3431'><pre>3431</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3432' href='#L3432'><pre>3432</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3433' href='#L3433'><pre>3433</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    unsigned AS = MRI.getType(PtrReg).getAddressSpace();</pre></td></tr><tr><td class='line-number'><a name='L3434' href='#L3434'><pre>3434</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    if (!AMDGPU::isFlatGlobalAddrSpace(AS) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3434' href='#L3434'><span>3434:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3435' href='#L3435'><pre>3435</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>        <div class='tooltip'>AS != AMDGPUAS::CONSTANT_ADDRESS_32BIT<span class='tooltip-content'>3</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3435' href='#L3435'><span>3435:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3434'><span>3434:9</span></a></span>) to (<span class='line-number'><a href='#L3434'><span>3435:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3434:9)
     Condition C2 --> (3435:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3436' href='#L3436'><pre>3436</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3437' href='#L3437'><pre>3437</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L3438' href='#L3438'><pre>3438</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3439' href='#L3439'><pre>3439</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3440' href='#L3440'><pre>3440</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L3441' href='#L3441'><pre>3441</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3442' href='#L3442'><pre>3442</pre></a></td><td class='covered-line'><pre>236k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3442' href='#L3442'><span>3442:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>236k</span>, <span class='None'>False</span>: <span class='covered-line'>144k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3443' href='#L3443'><pre>3443</pre></a></td><td class='covered-line'><pre>236k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L3444' href='#L3444'><pre>3444</pre></a></td><td class='covered-line'><pre>380k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3445' href='#L3445'><pre>3445</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3446' href='#L3446'><pre>3446</pre></a></td><td class='covered-line'><pre>356k</pre></td><td class='code'><pre>  return applyDefaultMapping(OpdMapper);</pre></td></tr><tr><td class='line-number'><a name='L3447' href='#L3447'><pre>3447</pre></a></td><td class='covered-line'><pre>380k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3448' href='#L3448'><pre>3448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3449' href='#L3449'><pre>3449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// vgpr, sgpr -&gt; vgpr</pre></td></tr><tr><td class='line-number'><a name='L3450' href='#L3450'><pre>3450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// vgpr, agpr -&gt; vgpr</pre></td></tr><tr><td class='line-number'><a name='L3451' href='#L3451'><pre>3451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// agpr, agpr -&gt; agpr</pre></td></tr><tr><td class='line-number'><a name='L3452' href='#L3452'><pre>3452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// agpr, sgpr -&gt; vgpr</pre></td></tr><tr><td class='line-number'><a name='L3453' href='#L3453'><pre>3453</pre></a></td><td class='covered-line'><pre>52.5k</pre></td><td class='code'><pre>static unsigned regBankUnion(unsigned RB0, unsigned RB1) {</pre></td></tr><tr><td class='line-number'><a name='L3454' href='#L3454'><pre>3454</pre></a></td><td class='covered-line'><pre>52.5k</pre></td><td class='code'><pre>  if (RB0 == AMDGPU::InvalidRegBankID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3454' href='#L3454'><span>3454:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.6k</span>, <span class='None'>False</span>: <span class='covered-line'>24.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3455' href='#L3455'><pre>3455</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>    return RB1;</pre></td></tr><tr><td class='line-number'><a name='L3456' href='#L3456'><pre>3456</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>  if (RB1 == AMDGPU::InvalidRegBankID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3456' href='#L3456'><span>3456:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3457' href='#L3457'><pre>3457</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return RB0</span>;</pre></td></tr><tr><td class='line-number'><a name='L3458' href='#L3458'><pre>3458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3459' href='#L3459'><pre>3459</pre></a></td><td class='covered-line'><pre>24.8k</pre></td><td class='code'><pre>  if (RB0 == AMDGPU::SGPRRegBankID &amp;&amp; <div class='tooltip'>RB1 == AMDGPU::SGPRRegBankID<span class='tooltip-content'>23.2k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3459' href='#L3459'><span>3459:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.2k</span>, <span class='None'>False</span>: <span class='covered-line'>1.57k</span>]
  Branch (<span class='line-number'><a name='L3459' href='#L3459'><span>3459:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.8k</span>, <span class='None'>False</span>: <span class='covered-line'>428</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3459'><span>3459:7</span></a></span>) to (<span class='line-number'><a href='#L3459'><span>3459:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3459:7)
     Condition C2 --> (3459:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3460' href='#L3460'><pre>3460</pre></a></td><td class='covered-line'><pre>22.8k</pre></td><td class='code'><pre>    return AMDGPU::SGPRRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3461' href='#L3461'><pre>3461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3462' href='#L3462'><pre>3462</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  if (RB0 == AMDGPU::AGPRRegBankID &amp;&amp; <div class='tooltip'>RB1 == AMDGPU::AGPRRegBankID<span class='tooltip-content'>129</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3462' href='#L3462'><span>3462:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>129</span>, <span class='None'>False</span>: <span class='covered-line'>1.87k</span>]
  Branch (<span class='line-number'><a name='L3462' href='#L3462'><span>3462:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3462'><span>3462:7</span></a></span>) to (<span class='line-number'><a href='#L3462'><span>3462:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3462:7)
     Condition C2 --> (3462:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3463' href='#L3463'><pre>3463</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>    return AMDGPU::AGPRRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3464' href='#L3464'><pre>3464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3465' href='#L3465'><pre>3465</pre></a></td><td class='covered-line'><pre>1.89k</pre></td><td class='code'><pre>  return AMDGPU::VGPRRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3466' href='#L3466'><pre>3466</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3467' href='#L3467'><pre>3467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3468' href='#L3468'><pre>3468</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>static unsigned regBankBoolUnion(unsigned RB0, unsigned RB1) {</pre></td></tr><tr><td class='line-number'><a name='L3469' href='#L3469'><pre>3469</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>  if (RB0 == AMDGPU::InvalidRegBankID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3469' href='#L3469'><span>3469:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>266</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3470' href='#L3470'><pre>3470</pre></a></td><td class='covered-line'><pre>266</pre></td><td class='code'><pre>    return RB1;</pre></td></tr><tr><td class='line-number'><a name='L3471' href='#L3471'><pre>3471</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>  if (RB1 == AMDGPU::InvalidRegBankID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3471' href='#L3471'><span>3471:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3472' href='#L3472'><pre>3472</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return RB0</span>;</pre></td></tr><tr><td class='line-number'><a name='L3473' href='#L3473'><pre>3473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3474' href='#L3474'><pre>3474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // vcc, vcc -&gt; vcc</pre></td></tr><tr><td class='line-number'><a name='L3475' href='#L3475'><pre>3475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // vcc, sgpr -&gt; vcc</pre></td></tr><tr><td class='line-number'><a name='L3476' href='#L3476'><pre>3476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // vcc, vgpr -&gt; vcc</pre></td></tr><tr><td class='line-number'><a name='L3477' href='#L3477'><pre>3477</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>  if (RB0 == AMDGPU::VCCRegBankID || <div class='tooltip'>RB1 == AMDGPU::VCCRegBankID<span class='tooltip-content'>134</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3477' href='#L3477'><span>3477:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>134</span>]
  Branch (<span class='line-number'><a name='L3477' href='#L3477'><span>3477:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>126</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3477'><span>3477:7</span></a></span>) to (<span class='line-number'><a href='#L3477'><span>3477:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3477:7)
     Condition C2 --> (3477:38)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3478' href='#L3478'><pre>3478</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return AMDGPU::VCCRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3479' href='#L3479'><pre>3479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3480' href='#L3480'><pre>3480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // vcc, vgpr -&gt; vgpr</pre></td></tr><tr><td class='line-number'><a name='L3481' href='#L3481'><pre>3481</pre></a></td><td class='covered-line'><pre>126</pre></td><td class='code'><pre>  return regBankUnion(RB0, RB1);</pre></td></tr><tr><td class='line-number'><a name='L3482' href='#L3482'><pre>3482</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3483' href='#L3483'><pre>3483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3484' href='#L3484'><pre>3484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned AMDGPURegisterBankInfo::getMappingType(const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L3485' href='#L3485'><pre>3485</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>                                                const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L3486' href='#L3486'><pre>3486</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>  unsigned RegBank = AMDGPU::InvalidRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3487' href='#L3487'><pre>3487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3488' href='#L3488'><pre>3488</pre></a></td><td class='covered-line'><pre>92.4k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : MI.operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3488' href='#L3488'><span>3488:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>92.4k</span>, <span class='None'>False</span>: <span class='covered-line'>10.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3489' href='#L3489'><pre>3489</pre></a></td><td class='covered-line'><pre>92.4k</pre></td><td class='code'><pre>    if (!MO.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3489' href='#L3489'><span>3489:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>92.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3490' href='#L3490'><pre>3490</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L3491' href='#L3491'><pre>3491</pre></a></td><td class='covered-line'><pre>92.4k</pre></td><td class='code'><pre>    Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L3492' href='#L3492'><pre>3492</pre></a></td><td class='covered-line'><pre>92.4k</pre></td><td class='code'><pre>    if (const RegisterBank *Bank = getRegBank(Reg, MRI, *TRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3492' href='#L3492'><span>3492:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49.5k</span>, <span class='None'>False</span>: <span class='covered-line'>42.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3493' href='#L3493'><pre>3493</pre></a></td><td class='covered-line'><pre>49.5k</pre></td><td class='code'><pre>      RegBank = regBankUnion(RegBank, Bank-&gt;getID());</pre></td></tr><tr><td class='line-number'><a name='L3494' href='#L3494'><pre>3494</pre></a></td><td class='covered-line'><pre>49.5k</pre></td><td class='code'><pre>      if (RegBank == AMDGPU::VGPRRegBankID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3494' href='#L3494'><span>3494:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.7k</span>, <span class='None'>False</span>: <span class='covered-line'>32.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3495' href='#L3495'><pre>3495</pre></a></td><td class='covered-line'><pre>16.7k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L3496' href='#L3496'><pre>3496</pre></a></td><td class='covered-line'><pre>49.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3497' href='#L3497'><pre>3497</pre></a></td><td class='covered-line'><pre>92.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3498' href='#L3498'><pre>3498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3499' href='#L3499'><pre>3499</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>  return RegBank;</pre></td></tr><tr><td class='line-number'><a name='L3500' href='#L3500'><pre>3500</pre></a></td><td class='covered-line'><pre>27.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3501' href='#L3501'><pre>3501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3502' href='#L3502'><pre>3502</pre></a></td><td class='covered-line'><pre>64.4k</pre></td><td class='code'><pre>bool AMDGPURegisterBankInfo::isSALUMapping(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L3503' href='#L3503'><pre>3503</pre></a></td><td class='covered-line'><pre>64.4k</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L3504' href='#L3504'><pre>3504</pre></a></td><td class='covered-line'><pre>64.4k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L3505' href='#L3505'><pre>3505</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>  for (const MachineOperand &amp;MO : MI.operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3505' href='#L3505'><span>3505:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161k</span>, <span class='None'>False</span>: <span class='covered-line'>21.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3506' href='#L3506'><pre>3506</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>    if (!MO.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3506' href='#L3506'><span>3506:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>208</span>, <span class='None'>False</span>: <span class='covered-line'>161k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3507' href='#L3507'><pre>3507</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L3508' href='#L3508'><pre>3508</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>    Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L3509' href='#L3509'><pre>3509</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>    if (const RegisterBank *Bank = getRegBank(Reg, MRI, *TRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3509' href='#L3509'><span>3509:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>91.1k</span>, <span class='None'>False</span>: <span class='covered-line'>70.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3510' href='#L3510'><pre>3510</pre></a></td><td class='covered-line'><pre>91.1k</pre></td><td class='code'><pre>      if (Bank-&gt;getID() != AMDGPU::SGPRRegBankID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3510' href='#L3510'><span>3510:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43.2k</span>, <span class='None'>False</span>: <span class='covered-line'>47.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3511' href='#L3511'><pre>3511</pre></a></td><td class='covered-line'><pre>43.2k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L3512' href='#L3512'><pre>3512</pre></a></td><td class='covered-line'><pre>91.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3513' href='#L3513'><pre>3513</pre></a></td><td class='covered-line'><pre>161k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3514' href='#L3514'><pre>3514</pre></a></td><td class='covered-line'><pre>21.2k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3515' href='#L3515'><pre>3515</pre></a></td><td class='covered-line'><pre>64.4k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3516' href='#L3516'><pre>3516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3517' href='#L3517'><pre>3517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBankInfo::InstructionMapping &amp;</pre></td></tr><tr><td class='line-number'><a name='L3518' href='#L3518'><pre>3518</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>AMDGPURegisterBankInfo::getDefaultMappingSOP(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L3519' href='#L3519'><pre>3519</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L3520' href='#L3520'><pre>3520</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L3521' href='#L3521'><pre>3521</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>  SmallVector&lt;const ValueMapping*, 8&gt; OpdsMapping(MI.getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L3522' href='#L3522'><pre>3522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3523' href='#L3523'><pre>3523</pre></a></td><td class='covered-line'><pre>83.4k</pre></td><td class='code'><pre>  for (unsigned i = 0, e = MI.getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>63.1k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3523' href='#L3523'><span>3523:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63.1k</span>, <span class='None'>False</span>: <span class='covered-line'>20.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3524' href='#L3524'><pre>3524</pre></a></td><td class='covered-line'><pre>63.1k</pre></td><td class='code'><pre>    const MachineOperand &amp;SrcOp = MI.getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L3525' href='#L3525'><pre>3525</pre></a></td><td class='covered-line'><pre>63.1k</pre></td><td class='code'><pre>    if (!SrcOp.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3525' href='#L3525'><span>3525:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128</span>, <span class='None'>False</span>: <span class='covered-line'>63.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3526' href='#L3526'><pre>3526</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L3527' href='#L3527'><pre>3527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3528' href='#L3528'><pre>3528</pre></a></td><td class='covered-line'><pre>63.0k</pre></td><td class='code'><pre>    unsigned Size = getSizeInBits(SrcOp.getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3529' href='#L3529'><pre>3529</pre></a></td><td class='covered-line'><pre>63.0k</pre></td><td class='code'><pre>    OpdsMapping[i] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L3530' href='#L3530'><pre>3530</pre></a></td><td class='covered-line'><pre>63.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3531' href='#L3531'><pre>3531</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>  return getInstructionMapping(1, 1, getOperandsMapping(OpdsMapping),</pre></td></tr><tr><td class='line-number'><a name='L3532' href='#L3532'><pre>3532</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>                               MI.getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L3533' href='#L3533'><pre>3533</pre></a></td><td class='covered-line'><pre>20.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3534' href='#L3534'><pre>3534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3535' href='#L3535'><pre>3535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBankInfo::InstructionMapping &amp;</pre></td></tr><tr><td class='line-number'><a name='L3536' href='#L3536'><pre>3536</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>AMDGPURegisterBankInfo::getDefaultMappingVOP(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L3537' href='#L3537'><pre>3537</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L3538' href='#L3538'><pre>3538</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L3539' href='#L3539'><pre>3539</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  SmallVector&lt;const ValueMapping*, 8&gt; OpdsMapping(MI.getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L3540' href='#L3540'><pre>3540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3541' href='#L3541'><pre>3541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Even though we technically could use SGPRs, this would require knowledge of</pre></td></tr><tr><td class='line-number'><a name='L3542' href='#L3542'><pre>3542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the constant bus restriction. Force all sources to VGPR (except for VCC).</pre></td></tr><tr><td class='line-number'><a name='L3543' href='#L3543'><pre>3543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3544' href='#L3544'><pre>3544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Unary ops are trivially OK, so accept SGPRs?</pre></td></tr><tr><td class='line-number'><a name='L3545' href='#L3545'><pre>3545</pre></a></td><td class='covered-line'><pre>329k</pre></td><td class='code'><pre>  for (unsigned i = 0, e = MI.getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>250k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3545' href='#L3545'><span>3545:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>250k</span>, <span class='None'>False</span>: <span class='covered-line'>78.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3546' href='#L3546'><pre>3546</pre></a></td><td class='covered-line'><pre>250k</pre></td><td class='code'><pre>    const MachineOperand &amp;Src = MI.getOperand(i);</pre></td></tr><tr><td class='line-number'><a name='L3547' href='#L3547'><pre>3547</pre></a></td><td class='covered-line'><pre>250k</pre></td><td class='code'><pre>    if (!Src.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3547' href='#L3547'><span>3547:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.47k</span>, <span class='None'>False</span>: <span class='covered-line'>243k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3548' href='#L3548'><pre>3548</pre></a></td><td class='covered-line'><pre>7.47k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L3549' href='#L3549'><pre>3549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3550' href='#L3550'><pre>3550</pre></a></td><td class='covered-line'><pre>243k</pre></td><td class='code'><pre>    unsigned Size = getSizeInBits(Src.getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3551' href='#L3551'><pre>3551</pre></a></td><td class='covered-line'><pre>243k</pre></td><td class='code'><pre>    unsigned BankID = Size == 1 ? <div class='tooltip'>AMDGPU::VCCRegBankID<span class='tooltip-content'>8.74k</span></div> : <div class='tooltip'>AMDGPU::VGPRRegBankID<span class='tooltip-content'>234k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3551' href='#L3551'><span>3551:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.74k</span>, <span class='None'>False</span>: <span class='covered-line'>234k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3552' href='#L3552'><pre>3552</pre></a></td><td class='covered-line'><pre>243k</pre></td><td class='code'><pre>    OpdsMapping[i] = AMDGPU::getValueMapping(BankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L3553' href='#L3553'><pre>3553</pre></a></td><td class='covered-line'><pre>243k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3554' href='#L3554'><pre>3554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3555' href='#L3555'><pre>3555</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>  return getInstructionMapping(1, 1, getOperandsMapping(OpdsMapping),</pre></td></tr><tr><td class='line-number'><a name='L3556' href='#L3556'><pre>3556</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>                               MI.getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L3557' href='#L3557'><pre>3557</pre></a></td><td class='covered-line'><pre>78.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3558' href='#L3558'><pre>3558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3559' href='#L3559'><pre>3559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBankInfo::InstructionMapping &amp;</pre></td></tr><tr><td class='line-number'><a name='L3560' href='#L3560'><pre>3560</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>AMDGPURegisterBankInfo::getDefaultMappingAllVGPR(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L3561' href='#L3561'><pre>3561</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L3562' href='#L3562'><pre>3562</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L3563' href='#L3563'><pre>3563</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>  SmallVector&lt;const ValueMapping*, 8&gt; OpdsMapping(MI.getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L3564' href='#L3564'><pre>3564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3565' href='#L3565'><pre>3565</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>  for (unsigned I = 0, E = MI.getNumOperands(); I != E; <div class='tooltip'>++I<span class='tooltip-content'>2.05k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3565' href='#L3565'><span>3565:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.05k</span>, <span class='None'>False</span>: <span class='covered-line'>428</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3566' href='#L3566'><pre>3566</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>    const MachineOperand &amp;Op = MI.getOperand(I);</pre></td></tr><tr><td class='line-number'><a name='L3567' href='#L3567'><pre>3567</pre></a></td><td class='covered-line'><pre>2.05k</pre></td><td class='code'><pre>    if (!Op.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3567' href='#L3567'><span>3567:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>864</span>, <span class='None'>False</span>: <span class='covered-line'>1.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3568' href='#L3568'><pre>3568</pre></a></td><td class='covered-line'><pre>864</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L3569' href='#L3569'><pre>3569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3570' href='#L3570'><pre>3570</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>    unsigned Size = getSizeInBits(Op.getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3571' href='#L3571'><pre>3571</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>    OpdsMapping[I] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L3572' href='#L3572'><pre>3572</pre></a></td><td class='covered-line'><pre>1.18k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3573' href='#L3573'><pre>3573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3574' href='#L3574'><pre>3574</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>  return getInstructionMapping(1, 1, getOperandsMapping(OpdsMapping),</pre></td></tr><tr><td class='line-number'><a name='L3575' href='#L3575'><pre>3575</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>                               MI.getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L3576' href='#L3576'><pre>3576</pre></a></td><td class='covered-line'><pre>428</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3577' href='#L3577'><pre>3577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3578' href='#L3578'><pre>3578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBankInfo::InstructionMapping &amp;</pre></td></tr><tr><td class='line-number'><a name='L3579' href='#L3579'><pre>3579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPURegisterBankInfo::getImageMapping(const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L3580' href='#L3580'><pre>3580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L3581' href='#L3581'><pre>3581</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>                                        int RsrcIdx) const {</pre></td></tr><tr><td class='line-number'><a name='L3582' href='#L3582'><pre>3582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The reported argument index is relative to the IR intrinsic call arguments,</pre></td></tr><tr><td class='line-number'><a name='L3583' href='#L3583'><pre>3583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // so we need to shift by the number of defs and the intrinsic ID.</pre></td></tr><tr><td class='line-number'><a name='L3584' href='#L3584'><pre>3584</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  RsrcIdx += MI.getNumExplicitDefs() + 1;</pre></td></tr><tr><td class='line-number'><a name='L3585' href='#L3585'><pre>3585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3586' href='#L3586'><pre>3586</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  const int NumOps = MI.getNumOperands();</pre></td></tr><tr><td class='line-number'><a name='L3587' href='#L3587'><pre>3587</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  SmallVector&lt;const ValueMapping *, 8&gt; OpdsMapping(NumOps);</pre></td></tr><tr><td class='line-number'><a name='L3588' href='#L3588'><pre>3588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3589' href='#L3589'><pre>3589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Should packed/unpacked D16 difference be reported here as part of</pre></td></tr><tr><td class='line-number'><a name='L3590' href='#L3590'><pre>3590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the value mapping?</pre></td></tr><tr><td class='line-number'><a name='L3591' href='#L3591'><pre>3591</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>  for (int I = 0; I != NumOps; <div class='tooltip'>++I<span class='tooltip-content'>11.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3591' href='#L3591'><span>3591:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.5k</span>, <span class='None'>False</span>: <span class='covered-line'>1.21k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3592' href='#L3592'><pre>3592</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>    if (!MI.getOperand(I).isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3592' href='#L3592'><span>3592:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.83k</span>, <span class='None'>False</span>: <span class='covered-line'>5.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3593' href='#L3593'><pre>3593</pre></a></td><td class='covered-line'><pre>5.83k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L3594' href='#L3594'><pre>3594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3595' href='#L3595'><pre>3595</pre></a></td><td class='covered-line'><pre>5.73k</pre></td><td class='code'><pre>    Register OpReg = MI.getOperand(I).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3596' href='#L3596'><pre>3596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We replace some dead address operands with $noreg</pre></td></tr><tr><td class='line-number'><a name='L3597' href='#L3597'><pre>3597</pre></a></td><td class='covered-line'><pre>5.73k</pre></td><td class='code'><pre>    if (!OpReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3597' href='#L3597'><span>3597:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>824</span>, <span class='None'>False</span>: <span class='covered-line'>4.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3598' href='#L3598'><pre>3598</pre></a></td><td class='covered-line'><pre>824</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L3599' href='#L3599'><pre>3599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3600' href='#L3600'><pre>3600</pre></a></td><td class='covered-line'><pre>4.91k</pre></td><td class='code'><pre>    unsigned Size = getSizeInBits(OpReg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3601' href='#L3601'><pre>3601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3602' href='#L3602'><pre>3602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Probably need a new intrinsic register bank searchable table to</pre></td></tr><tr><td class='line-number'><a name='L3603' href='#L3603'><pre>3603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // handle arbitrary intrinsics easily.</pre></td></tr><tr><td class='line-number'><a name='L3604' href='#L3604'><pre>3604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L3605' href='#L3605'><pre>3605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If this has a sampler, it immediately follows rsrc.</pre></td></tr><tr><td class='line-number'><a name='L3606' href='#L3606'><pre>3606</pre></a></td><td class='covered-line'><pre>4.91k</pre></td><td class='code'><pre>    const bool MustBeSGPR = I == RsrcIdx || <div class='tooltip'>I == RsrcIdx + 1<span class='tooltip-content'>3.70k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3606' href='#L3606'><span>3606:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>3.70k</span>]
  Branch (<span class='line-number'><a name='L3606' href='#L3606'><span>3606:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>277</span>, <span class='None'>False</span>: <span class='covered-line'>3.42k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3606'><span>3606:29</span></a></span>) to (<span class='line-number'><a href='#L3606'><span>3606:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3606:29)
     Condition C2 --> (3606:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3607' href='#L3607'><pre>3607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3608' href='#L3608'><pre>3608</pre></a></td><td class='covered-line'><pre>4.91k</pre></td><td class='code'><pre>    if (MustBeSGPR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3608' href='#L3608'><span>3608:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.48k</span>, <span class='None'>False</span>: <span class='covered-line'>3.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3609' href='#L3609'><pre>3609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If this must be an SGPR, so we must report whatever it is as legal.</pre></td></tr><tr><td class='line-number'><a name='L3610' href='#L3610'><pre>3610</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>      unsigned NewBank = getRegBankID(OpReg, MRI, AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L3611' href='#L3611'><pre>3611</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>      OpdsMapping[I] = AMDGPU::getValueMapping(NewBank, Size);</pre></td></tr><tr><td class='line-number'><a name='L3612' href='#L3612'><pre>3612</pre></a></td><td class='covered-line'><pre>3.42k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L3613' href='#L3613'><pre>3613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Some operands must be VGPR, and these are easy to copy to.</pre></td></tr><tr><td class='line-number'><a name='L3614' href='#L3614'><pre>3614</pre></a></td><td class='covered-line'><pre>3.42k</pre></td><td class='code'><pre>      OpdsMapping[I] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L3615' href='#L3615'><pre>3615</pre></a></td><td class='covered-line'><pre>3.42k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3616' href='#L3616'><pre>3616</pre></a></td><td class='covered-line'><pre>4.91k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3617' href='#L3617'><pre>3617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3618' href='#L3618'><pre>3618</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  return getInstructionMapping(1, 1, getOperandsMapping(OpdsMapping), NumOps);</pre></td></tr><tr><td class='line-number'><a name='L3619' href='#L3619'><pre>3619</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3620' href='#L3620'><pre>3620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3621' href='#L3621'><pre>3621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return the mapping for a pointer argument.</pre></td></tr><tr><td class='line-number'><a name='L3622' href='#L3622'><pre>3622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBankInfo::ValueMapping *</pre></td></tr><tr><td class='line-number'><a name='L3623' href='#L3623'><pre>3623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPURegisterBankInfo::getValueMappingForPtr(const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L3624' href='#L3624'><pre>3624</pre></a></td><td class='covered-line'><pre>8.06k</pre></td><td class='code'><pre>                                              Register PtrReg) const {</pre></td></tr><tr><td class='line-number'><a name='L3625' href='#L3625'><pre>3625</pre></a></td><td class='covered-line'><pre>8.06k</pre></td><td class='code'><pre>  LLT PtrTy = MRI.getType(PtrReg);</pre></td></tr><tr><td class='line-number'><a name='L3626' href='#L3626'><pre>3626</pre></a></td><td class='covered-line'><pre>8.06k</pre></td><td class='code'><pre>  unsigned Size = PtrTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L3627' href='#L3627'><pre>3627</pre></a></td><td class='covered-line'><pre>8.06k</pre></td><td class='code'><pre>  if (Subtarget.useFlatForGlobal() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3627' href='#L3627'><span>3627:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.09k</span>, <span class='None'>False</span>: <span class='covered-line'>971</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3628' href='#L3628'><pre>3628</pre></a></td><td class='covered-line'><pre>8.06k</pre></td><td class='code'><pre>      <div class='tooltip'>!AMDGPU::isFlatGlobalAddrSpace(PtrTy.getAddressSpace())<span class='tooltip-content'>971</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3628' href='#L3628'><span>3628:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>167</span>, <span class='None'>False</span>: <span class='covered-line'>804</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3627'><span>3627:7</span></a></span>) to (<span class='line-number'><a href='#L3627'><span>3628:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3627:7)
     Condition C2 --> (3628:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3629' href='#L3629'><pre>3629</pre></a></td><td class='covered-line'><pre>7.26k</pre></td><td class='code'><pre>    return AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L3630' href='#L3630'><pre>3630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3631' href='#L3631'><pre>3631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we&apos;re using MUBUF instructions for global memory, an SGPR base register</pre></td></tr><tr><td class='line-number'><a name='L3632' href='#L3632'><pre>3632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is possible. Otherwise this needs to be a VGPR.</pre></td></tr><tr><td class='line-number'><a name='L3633' href='#L3633'><pre>3633</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>  const RegisterBank *PtrBank = getRegBank(PtrReg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3634' href='#L3634'><pre>3634</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>  return AMDGPU::getValueMapping(PtrBank-&gt;getID(), Size);</pre></td></tr><tr><td class='line-number'><a name='L3635' href='#L3635'><pre>3635</pre></a></td><td class='covered-line'><pre>8.06k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3636' href='#L3636'><pre>3636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3637' href='#L3637'><pre>3637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBankInfo::InstructionMapping &amp;</pre></td></tr><tr><td class='line-number'><a name='L3638' href='#L3638'><pre>3638</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>AMDGPURegisterBankInfo::getInstrMappingForLoad(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L3639' href='#L3639'><pre>3639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3640' href='#L3640'><pre>3640</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L3641' href='#L3641'><pre>3641</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L3642' href='#L3642'><pre>3642</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  SmallVector&lt;const ValueMapping*, 2&gt; OpdsMapping(2);</pre></td></tr><tr><td class='line-number'><a name='L3643' href='#L3643'><pre>3643</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  unsigned Size = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3644' href='#L3644'><pre>3644</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  Register PtrReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3645' href='#L3645'><pre>3645</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  LLT PtrTy = MRI.getType(PtrReg);</pre></td></tr><tr><td class='line-number'><a name='L3646' href='#L3646'><pre>3646</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  unsigned AS = PtrTy.getAddressSpace();</pre></td></tr><tr><td class='line-number'><a name='L3647' href='#L3647'><pre>3647</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  unsigned PtrSize = PtrTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L3648' href='#L3648'><pre>3648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3649' href='#L3649'><pre>3649</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  const ValueMapping *ValMapping;</pre></td></tr><tr><td class='line-number'><a name='L3650' href='#L3650'><pre>3650</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  const ValueMapping *PtrMapping;</pre></td></tr><tr><td class='line-number'><a name='L3651' href='#L3651'><pre>3651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3652' href='#L3652'><pre>3652</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  const RegisterBank *PtrBank = getRegBank(PtrReg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3653' href='#L3653'><pre>3653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3654' href='#L3654'><pre>3654</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  if (PtrBank == &amp;AMDGPU::SGPRRegBank &amp;&amp; <div class='tooltip'>AMDGPU::isFlatGlobalAddrSpace(AS)<span class='tooltip-content'>7.40k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3654' href='#L3654'><span>3654:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.40k</span>, <span class='None'>False</span>: <span class='covered-line'>3.21k</span>]
  Branch (<span class='line-number'><a name='L3654' href='#L3654'><span>3654:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.23k</span>, <span class='None'>False</span>: <span class='covered-line'>169</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3654'><span>3654:7</span></a></span>) to (<span class='line-number'><a href='#L3654'><span>3654:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3654:7)
     Condition C2 --> (3654:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3655' href='#L3655'><pre>3655</pre></a></td><td class='covered-line'><pre>7.23k</pre></td><td class='code'><pre>    if (isScalarLoadLegal(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3655' href='#L3655'><span>3655:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.49k</span>, <span class='None'>False</span>: <span class='covered-line'>742</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3656' href='#L3656'><pre>3656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We have a uniform instruction so we want to use an SMRD load</pre></td></tr><tr><td class='line-number'><a name='L3657' href='#L3657'><pre>3657</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>      ValMapping = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L3658' href='#L3658'><pre>3658</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>      PtrMapping = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, PtrSize);</pre></td></tr><tr><td class='line-number'><a name='L3659' href='#L3659'><pre>3659</pre></a></td><td class='covered-line'><pre>6.49k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L3660' href='#L3660'><pre>3660</pre></a></td><td class='covered-line'><pre>742</pre></td><td class='code'><pre>      ValMapping = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L3661' href='#L3661'><pre>3661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3662' href='#L3662'><pre>3662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If we&apos;re using MUBUF instructions for global memory, an SGPR base</pre></td></tr><tr><td class='line-number'><a name='L3663' href='#L3663'><pre>3663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // register is possible. Otherwise this needs to be a VGPR.</pre></td></tr><tr><td class='line-number'><a name='L3664' href='#L3664'><pre>3664</pre></a></td><td class='covered-line'><pre>742</pre></td><td class='code'><pre>      unsigned PtrBankID = Subtarget.useFlatForGlobal() ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3664' href='#L3664'><span>3664:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>629</span>, <span class='None'>False</span>: <span class='covered-line'>113</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3665' href='#L3665'><pre>3665</pre></a></td><td class='covered-line'><pre>629</pre></td><td class='code'><pre>        AMDGPU::VGPRRegBankID : <div class='tooltip'>AMDGPU::SGPRRegBankID<span class='tooltip-content'>113</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L3666' href='#L3666'><pre>3666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3667' href='#L3667'><pre>3667</pre></a></td><td class='covered-line'><pre>742</pre></td><td class='code'><pre>      PtrMapping = AMDGPU::getValueMapping(PtrBankID, PtrSize);</pre></td></tr><tr><td class='line-number'><a name='L3668' href='#L3668'><pre>3668</pre></a></td><td class='covered-line'><pre>742</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3669' href='#L3669'><pre>3669</pre></a></td><td class='covered-line'><pre>7.23k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L3670' href='#L3670'><pre>3670</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>    ValMapping = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L3671' href='#L3671'><pre>3671</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>    PtrMapping = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, PtrSize);</pre></td></tr><tr><td class='line-number'><a name='L3672' href='#L3672'><pre>3672</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3673' href='#L3673'><pre>3673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3674' href='#L3674'><pre>3674</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  OpdsMapping[0] = ValMapping;</pre></td></tr><tr><td class='line-number'><a name='L3675' href='#L3675'><pre>3675</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  OpdsMapping[1] = PtrMapping;</pre></td></tr><tr><td class='line-number'><a name='L3676' href='#L3676'><pre>3676</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  const RegisterBankInfo::InstructionMapping &amp;Mapping = getInstructionMapping(</pre></td></tr><tr><td class='line-number'><a name='L3677' href='#L3677'><pre>3677</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>      1, 1, getOperandsMapping(OpdsMapping), MI.getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L3678' href='#L3678'><pre>3678</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  return Mapping;</pre></td></tr><tr><td class='line-number'><a name='L3679' href='#L3679'><pre>3679</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3680' href='#L3680'><pre>3680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Do we want to add a mapping for FLAT load, or should we just</pre></td></tr><tr><td class='line-number'><a name='L3681' href='#L3681'><pre>3681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // handle that during instruction selection?</pre></td></tr><tr><td class='line-number'><a name='L3682' href='#L3682'><pre>3682</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3683' href='#L3683'><pre>3683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3684' href='#L3684'><pre>3684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>unsigned</pre></td></tr><tr><td class='line-number'><a name='L3685' href='#L3685'><pre>3685</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPURegisterBankInfo::getRegBankID(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L3686' href='#L3686'><pre>3686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                     const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L3687' href='#L3687'><pre>3687</pre></a></td><td class='covered-line'><pre>80.8k</pre></td><td class='code'><pre>                                     unsigned Default) const {</pre></td></tr><tr><td class='line-number'><a name='L3688' href='#L3688'><pre>3688</pre></a></td><td class='covered-line'><pre>80.8k</pre></td><td class='code'><pre>  const RegisterBank *Bank = getRegBank(Reg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3689' href='#L3689'><pre>3689</pre></a></td><td class='covered-line'><pre>80.8k</pre></td><td class='code'><pre>  return Bank ? <div class='tooltip'>Bank-&gt;getID()<span class='tooltip-content'>74.6k</span></div> : <div class='tooltip'>Default<span class='tooltip-content'>6.24k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3689' href='#L3689'><span>3689:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74.6k</span>, <span class='None'>False</span>: <span class='covered-line'>6.24k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3690' href='#L3690'><pre>3690</pre></a></td><td class='covered-line'><pre>80.8k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3691' href='#L3691'><pre>3691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3692' href='#L3692'><pre>3692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBankInfo::ValueMapping *</pre></td></tr><tr><td class='line-number'><a name='L3693' href='#L3693'><pre>3693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPURegisterBankInfo::getSGPROpMapping(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L3694' href='#L3694'><pre>3694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L3695' href='#L3695'><pre>3695</pre></a></td><td class='covered-line'><pre>5.12k</pre></td><td class='code'><pre>                                         const TargetRegisterInfo &amp;TRI) const {</pre></td></tr><tr><td class='line-number'><a name='L3696' href='#L3696'><pre>3696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Lie and claim anything is legal, even though this needs to be an SGPR</pre></td></tr><tr><td class='line-number'><a name='L3697' href='#L3697'><pre>3697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // applyMapping will have to deal with it as a waterfall loop.</pre></td></tr><tr><td class='line-number'><a name='L3698' href='#L3698'><pre>3698</pre></a></td><td class='covered-line'><pre>5.12k</pre></td><td class='code'><pre>  unsigned Bank = getRegBankID(Reg, MRI, AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L3699' href='#L3699'><pre>3699</pre></a></td><td class='covered-line'><pre>5.12k</pre></td><td class='code'><pre>  unsigned Size = getSizeInBits(Reg, MRI, TRI);</pre></td></tr><tr><td class='line-number'><a name='L3700' href='#L3700'><pre>3700</pre></a></td><td class='covered-line'><pre>5.12k</pre></td><td class='code'><pre>  return AMDGPU::getValueMapping(Bank, Size);</pre></td></tr><tr><td class='line-number'><a name='L3701' href='#L3701'><pre>3701</pre></a></td><td class='covered-line'><pre>5.12k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3702' href='#L3702'><pre>3702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3703' href='#L3703'><pre>3703</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBankInfo::ValueMapping *</pre></td></tr><tr><td class='line-number'><a name='L3704' href='#L3704'><pre>3704</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPURegisterBankInfo::getVGPROpMapping(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L3705' href='#L3705'><pre>3705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L3706' href='#L3706'><pre>3706</pre></a></td><td class='covered-line'><pre>8.37k</pre></td><td class='code'><pre>                                         const TargetRegisterInfo &amp;TRI) const {</pre></td></tr><tr><td class='line-number'><a name='L3707' href='#L3707'><pre>3707</pre></a></td><td class='covered-line'><pre>8.37k</pre></td><td class='code'><pre>  unsigned Size = getSizeInBits(Reg, MRI, TRI);</pre></td></tr><tr><td class='line-number'><a name='L3708' href='#L3708'><pre>3708</pre></a></td><td class='covered-line'><pre>8.37k</pre></td><td class='code'><pre>  return AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L3709' href='#L3709'><pre>3709</pre></a></td><td class='covered-line'><pre>8.37k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3710' href='#L3710'><pre>3710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3711' href='#L3711'><pre>3711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBankInfo::ValueMapping *</pre></td></tr><tr><td class='line-number'><a name='L3712' href='#L3712'><pre>3712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPURegisterBankInfo::getAGPROpMapping(Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L3713' href='#L3713'><pre>3713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L3714' href='#L3714'><pre>3714</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>                                         const TargetRegisterInfo &amp;TRI) const {</pre></td></tr><tr><td class='line-number'><a name='L3715' href='#L3715'><pre>3715</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  unsigned Size = getSizeInBits(Reg, MRI, TRI);</pre></td></tr><tr><td class='line-number'><a name='L3716' href='#L3716'><pre>3716</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>  return AMDGPU::getValueMapping(AMDGPU::AGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L3717' href='#L3717'><pre>3717</pre></a></td><td class='covered-line'><pre>430</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3718' href='#L3718'><pre>3718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3719' href='#L3719'><pre>3719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L3720' href='#L3720'><pre>3720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This function must return a legal mapping, because</pre></td></tr><tr><td class='line-number'><a name='L3721' href='#L3721'><pre>3721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// AMDGPURegisterBankInfo::getInstrAlternativeMappings() is not called</pre></td></tr><tr><td class='line-number'><a name='L3722' href='#L3722'><pre>3722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// in RegBankSelect::Mode::Fast.  Any mapping that would cause a</pre></td></tr><tr><td class='line-number'><a name='L3723' href='#L3723'><pre>3723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// VGPR to SGPR generated is illegal.</pre></td></tr><tr><td class='line-number'><a name='L3724' href='#L3724'><pre>3724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L3725' href='#L3725'><pre>3725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Operands that must be SGPRs must accept potentially divergent VGPRs as</pre></td></tr><tr><td class='line-number'><a name='L3726' href='#L3726'><pre>3726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// legal. These will be dealt with in applyMappingImpl.</pre></td></tr><tr><td class='line-number'><a name='L3727' href='#L3727'><pre>3727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3728' href='#L3728'><pre>3728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>const RegisterBankInfo::InstructionMapping &amp;</pre></td></tr><tr><td class='line-number'><a name='L3729' href='#L3729'><pre>3729</pre></a></td><td class='covered-line'><pre>382k</pre></td><td class='code'><pre>AMDGPURegisterBankInfo::getInstrMapping(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L3730' href='#L3730'><pre>3730</pre></a></td><td class='covered-line'><pre>382k</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = *MI.getParent()-&gt;getParent();</pre></td></tr><tr><td class='line-number'><a name='L3731' href='#L3731'><pre>3731</pre></a></td><td class='covered-line'><pre>382k</pre></td><td class='code'><pre>  const MachineRegisterInfo &amp;MRI = MF.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L3732' href='#L3732'><pre>3732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3733' href='#L3733'><pre>3733</pre></a></td><td class='covered-line'><pre>382k</pre></td><td class='code'><pre>  if (MI.isCopy() || <div class='tooltip'>MI.getOpcode() == AMDGPU::G_FREEZE<span class='tooltip-content'>258k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3733' href='#L3733'><span>3733:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123k</span>, <span class='None'>False</span>: <span class='covered-line'>258k</span>]
  Branch (<span class='line-number'><a name='L3733' href='#L3733'><span>3733:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>203</span>, <span class='None'>False</span>: <span class='covered-line'>258k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3733'><span>3733:7</span></a></span>) to (<span class='line-number'><a href='#L3733'><span>3733:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3733:7)
     Condition C2 --> (3733:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3734' href='#L3734'><pre>3734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The default logic bothers to analyze impossible alternative mappings. We</pre></td></tr><tr><td class='line-number'><a name='L3735' href='#L3735'><pre>3735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // want the most straightforward mapping, so just directly handle this.</pre></td></tr><tr><td class='line-number'><a name='L3736' href='#L3736'><pre>3736</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    const RegisterBank *DstBank = getRegBank(MI.getOperand(0).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L3737' href='#L3737'><pre>3737</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>                                             *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3738' href='#L3738'><pre>3738</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    const RegisterBank *SrcBank = getRegBank(MI.getOperand(1).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L3739' href='#L3739'><pre>3739</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>                                             *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3740' href='#L3740'><pre>3740</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    assert(SrcBank &amp;&amp; &quot;src bank should have been assigned already&quot;);</pre></td></tr><tr><td class='line-number'><a name='L3741' href='#L3741'><pre>3741</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    if (!DstBank)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3741' href='#L3741'><span>3741:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>89.9k</span>, <span class='None'>False</span>: <span class='covered-line'>34.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3742' href='#L3742'><pre>3742</pre></a></td><td class='covered-line'><pre>89.9k</pre></td><td class='code'><pre>      DstBank = SrcBank;</pre></td></tr><tr><td class='line-number'><a name='L3743' href='#L3743'><pre>3743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3744' href='#L3744'><pre>3744</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    unsigned Size = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3745' href='#L3745'><pre>3745</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    if (MI.getOpcode() != AMDGPU::G_FREEZE &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3745' href='#L3745'><span>3745:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123k</span>, <span class='None'>False</span>: <span class='covered-line'>203</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3746' href='#L3746'><pre>3746</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>        <div class='tooltip'>cannotCopy(*DstBank, *SrcBank, TypeSize::getFixed(Size))<span class='tooltip-content'>123k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3746' href='#L3746'><span>3746:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>123k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3745'><span>3745:9</span></a></span>) to (<span class='line-number'><a href='#L3745'><span>3746:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3745:9)
     Condition C2 --> (3746:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3747' href='#L3747'><pre>3747</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return getInvalidInstructionMapping()</span>;</pre></td></tr><tr><td class='line-number'><a name='L3748' href='#L3748'><pre>3748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3749' href='#L3749'><pre>3749</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    const ValueMapping &amp;ValMap = getValueMapping(0, Size, *DstBank);</pre></td></tr><tr><td class='line-number'><a name='L3750' href='#L3750'><pre>3750</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    unsigned OpdsMappingSize = MI.isCopy() ? <div class='tooltip'>1<span class='tooltip-content'>123k</span></div> : <div class='tooltip'>2<span class='tooltip-content'>203</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3750' href='#L3750'><span>3750:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123k</span>, <span class='None'>False</span>: <span class='covered-line'>203</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3751' href='#L3751'><pre>3751</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    SmallVector&lt;const ValueMapping *, 1&gt; OpdsMapping(OpdsMappingSize);</pre></td></tr><tr><td class='line-number'><a name='L3752' href='#L3752'><pre>3752</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    OpdsMapping[0] = &amp;ValMap;</pre></td></tr><tr><td class='line-number'><a name='L3753' href='#L3753'><pre>3753</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    if (MI.getOpcode() == AMDGPU::G_FREEZE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3753' href='#L3753'><span>3753:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>203</span>, <span class='None'>False</span>: <span class='covered-line'>123k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3754' href='#L3754'><pre>3754</pre></a></td><td class='covered-line'><pre>203</pre></td><td class='code'><pre>      OpdsMapping[1] = &amp;ValMap;</pre></td></tr><tr><td class='line-number'><a name='L3755' href='#L3755'><pre>3755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3756' href='#L3756'><pre>3756</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>    return getInstructionMapping(</pre></td></tr><tr><td class='line-number'><a name='L3757' href='#L3757'><pre>3757</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>        1, /*Cost*/ 1,</pre></td></tr><tr><td class='line-number'><a name='L3758' href='#L3758'><pre>3758</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>        /*OperandsMapping*/ getOperandsMapping(OpdsMapping), OpdsMappingSize);</pre></td></tr><tr><td class='line-number'><a name='L3759' href='#L3759'><pre>3759</pre></a></td><td class='covered-line'><pre>124k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3760' href='#L3760'><pre>3760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3761' href='#L3761'><pre>3761</pre></a></td><td class='covered-line'><pre>258k</pre></td><td class='code'><pre>  if (MI.isRegSequence()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3761' href='#L3761'><span>3761:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>258k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3762' href='#L3762'><pre>3762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If any input is a VGPR, the result must be a VGPR. The default handling</pre></td></tr><tr><td class='line-number'><a name='L3763' href='#L3763'><pre>3763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // assumes any copy between banks is legal.</pre></td></tr><tr><td class='line-number'><a name='L3764' href='#L3764'><pre>3764</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    unsigned BankID = AMDGPU::SGPRRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3765' href='#L3765'><pre>3765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3766' href='#L3766'><pre>3766</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    for (unsigned I = 1, E = MI.getNumOperands(); I != E; <div class='tooltip'>I += 2<span class='tooltip-content'>12</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3766' href='#L3766'><span>3766:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3767' href='#L3767'><pre>3767</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      auto OpBank = getRegBankID(MI.getOperand(I).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L3768' href='#L3768'><pre>3768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // It doesn&apos;t make sense to use vcc or scc banks here, so just ignore</pre></td></tr><tr><td class='line-number'><a name='L3769' href='#L3769'><pre>3769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // them.</pre></td></tr><tr><td class='line-number'><a name='L3770' href='#L3770'><pre>3770</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>      if (OpBank != AMDGPU::SGPRRegBankID) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3770' href='#L3770'><span>3770:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3771' href='#L3771'><pre>3771</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        BankID = AMDGPU::VGPRRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3772' href='#L3772'><pre>3772</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L3773' href='#L3773'><pre>3773</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3774' href='#L3774'><pre>3774</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3775' href='#L3775'><pre>3775</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    unsigned Size = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3776' href='#L3776'><pre>3776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3777' href='#L3777'><pre>3777</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    const ValueMapping &amp;ValMap = getValueMapping(0, Size, getRegBank(BankID));</pre></td></tr><tr><td class='line-number'><a name='L3778' href='#L3778'><pre>3778</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return getInstructionMapping(</pre></td></tr><tr><td class='line-number'><a name='L3779' href='#L3779'><pre>3779</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        1, /*Cost*/ 1,</pre></td></tr><tr><td class='line-number'><a name='L3780' href='#L3780'><pre>3780</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        /*OperandsMapping*/ getOperandsMapping({&amp;ValMap}), 1);</pre></td></tr><tr><td class='line-number'><a name='L3781' href='#L3781'><pre>3781</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3782' href='#L3782'><pre>3782</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3783' href='#L3783'><pre>3783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The default handling is broken and doesn&apos;t handle illegal SGPR-&gt;VGPR copies</pre></td></tr><tr><td class='line-number'><a name='L3784' href='#L3784'><pre>3784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // properly.</pre></td></tr><tr><td class='line-number'><a name='L3785' href='#L3785'><pre>3785</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3786' href='#L3786'><pre>3786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: There are additional exec masking dependencies to analyze.</pre></td></tr><tr><td class='line-number'><a name='L3787' href='#L3787'><pre>3787</pre></a></td><td class='covered-line'><pre>258k</pre></td><td class='code'><pre>  if (auto *PHI = dyn_cast&lt;GPhi&gt;(&amp;MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3787' href='#L3787'><span>3787:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>639</span>, <span class='None'>False</span>: <span class='covered-line'>257k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3788' href='#L3788'><pre>3788</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>    unsigned ResultBank = AMDGPU::InvalidRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3789' href='#L3789'><pre>3789</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>    Register DstReg = PHI-&gt;getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3790' href='#L3790'><pre>3790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3791' href='#L3791'><pre>3791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Sometimes the result may have already been assigned a bank.</pre></td></tr><tr><td class='line-number'><a name='L3792' href='#L3792'><pre>3792</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>    if (const RegisterBank *DstBank = getRegBank(DstReg, MRI, *TRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3792' href='#L3792'><span>3792:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>637</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3793' href='#L3793'><pre>3793</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      ResultBank = DstBank-&gt;getID();</pre></td></tr><tr><td class='line-number'><a name='L3794' href='#L3794'><pre>3794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3795' href='#L3795'><pre>3795</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    for (unsigned I = 0; I &lt; PHI-&gt;getNumIncomingValues(); <div class='tooltip'>++I<span class='tooltip-content'>416</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3795' href='#L3795'><span>3795:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>867</span>, <span class='None'>False</span>: <span class='covered-line'>188</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3796' href='#L3796'><pre>3796</pre></a></td><td class='covered-line'><pre>867</pre></td><td class='code'><pre>      Register Reg = PHI-&gt;getIncomingValue(I);</pre></td></tr><tr><td class='line-number'><a name='L3797' href='#L3797'><pre>3797</pre></a></td><td class='covered-line'><pre>867</pre></td><td class='code'><pre>      const RegisterBank *Bank = getRegBank(Reg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3798' href='#L3798'><pre>3798</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3799' href='#L3799'><pre>3799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Assuming VGPR for any undetermined inputs.</pre></td></tr><tr><td class='line-number'><a name='L3800' href='#L3800'><pre>3800</pre></a></td><td class='covered-line'><pre>867</pre></td><td class='code'><pre>      if (!Bank || <div class='tooltip'>Bank-&gt;getID() == AMDGPU::VGPRRegBankID<span class='tooltip-content'>767</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3800' href='#L3800'><span>3800:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>767</span>]
  Branch (<span class='line-number'><a name='L3800' href='#L3800'><span>3800:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>351</span>, <span class='None'>False</span>: <span class='covered-line'>416</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3800'><span>3800:11</span></a></span>) to (<span class='line-number'><a href='#L3800'><span>3800:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3800:11)
     Condition C2 --> (3800:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3801' href='#L3801'><pre>3801</pre></a></td><td class='covered-line'><pre>451</pre></td><td class='code'><pre>        ResultBank = AMDGPU::VGPRRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3802' href='#L3802'><pre>3802</pre></a></td><td class='covered-line'><pre>451</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L3803' href='#L3803'><pre>3803</pre></a></td><td class='covered-line'><pre>451</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3804' href='#L3804'><pre>3804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3805' href='#L3805'><pre>3805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Need to promote SGPR case to s32</pre></td></tr><tr><td class='line-number'><a name='L3806' href='#L3806'><pre>3806</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>      unsigned OpBank = Bank-&gt;getID();</pre></td></tr><tr><td class='line-number'><a name='L3807' href='#L3807'><pre>3807</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>      ResultBank = regBankBoolUnion(ResultBank, OpBank);</pre></td></tr><tr><td class='line-number'><a name='L3808' href='#L3808'><pre>3808</pre></a></td><td class='covered-line'><pre>416</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3809' href='#L3809'><pre>3809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3810' href='#L3810'><pre>3810</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>    assert(ResultBank != AMDGPU::InvalidRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L3811' href='#L3811'><pre>3811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3812' href='#L3812'><pre>3812</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>    unsigned Size = MRI.getType(DstReg).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L3813' href='#L3813'><pre>3813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3814' href='#L3814'><pre>3814</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>    const ValueMapping &amp;ValMap =</pre></td></tr><tr><td class='line-number'><a name='L3815' href='#L3815'><pre>3815</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>        getValueMapping(0, Size, getRegBank(ResultBank));</pre></td></tr><tr><td class='line-number'><a name='L3816' href='#L3816'><pre>3816</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>    return getInstructionMapping(</pre></td></tr><tr><td class='line-number'><a name='L3817' href='#L3817'><pre>3817</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>        1, /*Cost*/ 1,</pre></td></tr><tr><td class='line-number'><a name='L3818' href='#L3818'><pre>3818</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>        /*OperandsMapping*/ getOperandsMapping({&amp;ValMap}), 1);</pre></td></tr><tr><td class='line-number'><a name='L3819' href='#L3819'><pre>3819</pre></a></td><td class='covered-line'><pre>639</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3820' href='#L3820'><pre>3820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3821' href='#L3821'><pre>3821</pre></a></td><td class='covered-line'><pre>257k</pre></td><td class='code'><pre>  const RegisterBankInfo::InstructionMapping &amp;Mapping = getInstrMappingImpl(MI);</pre></td></tr><tr><td class='line-number'><a name='L3822' href='#L3822'><pre>3822</pre></a></td><td class='covered-line'><pre>257k</pre></td><td class='code'><pre>  if (Mapping.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3822' href='#L3822'><span>3822:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.56k</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3823' href='#L3823'><pre>3823</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>    return Mapping;</pre></td></tr><tr><td class='line-number'><a name='L3824' href='#L3824'><pre>3824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3825' href='#L3825'><pre>3825</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>  SmallVector&lt;const ValueMapping*, 8&gt; OpdsMapping(MI.getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L3826' href='#L3826'><pre>3826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3827' href='#L3827'><pre>3827</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L3828' href='#L3828'><pre>3828</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3828' href='#L3828'><span>3828:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3829' href='#L3829'><pre>3829</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return getInvalidInstructionMapping()</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L3830' href='#L3830'><pre>3830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3831' href='#L3831'><pre>3831</pre></a></td><td class='covered-line'><pre>5.91k</pre></td><td class='code'><pre>  case AMDGPU::G_AND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3831' href='#L3831'><span>3831:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.91k</span>, <span class='None'>False</span>: <span class='covered-line'>250k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3832' href='#L3832'><pre>3832</pre></a></td><td class='covered-line'><pre>11.3k</pre></td><td class='code'><pre>  case AMDGPU::G_OR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3832' href='#L3832'><span>3832:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.46k</span>, <span class='None'>False</span>: <span class='covered-line'>250k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3833' href='#L3833'><pre>3833</pre></a></td><td class='covered-line'><pre>14.1k</pre></td><td class='code'><pre>  case AMDGPU::G_XOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3833' href='#L3833'><span>3833:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.76k</span>, <span class='None'>False</span>: <span class='covered-line'>253k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3834' href='#L3834'><pre>3834</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>  case AMDGPU::G_MUL: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3834' href='#L3834'><span>3834:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.47k</span>, <span class='None'>False</span>: <span class='covered-line'>252k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3835' href='#L3835'><pre>3835</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>    unsigned Size = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L3836' href='#L3836'><pre>3836</pre></a></td><td class='covered-line'><pre>17.6k</pre></td><td class='code'><pre>    if (Size == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3836' href='#L3836'><span>3836:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>592</span>, <span class='None'>False</span>: <span class='covered-line'>17.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3837' href='#L3837'><pre>3837</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>      const RegisterBank *DstBank</pre></td></tr><tr><td class='line-number'><a name='L3838' href='#L3838'><pre>3838</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>        = getRegBank(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L3839' href='#L3839'><pre>3839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3840' href='#L3840'><pre>3840</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>      unsigned TargetBankID = AMDGPU::InvalidRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3841' href='#L3841'><pre>3841</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>      unsigned BankLHS = AMDGPU::InvalidRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3842' href='#L3842'><pre>3842</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>      unsigned BankRHS = AMDGPU::InvalidRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3843' href='#L3843'><pre>3843</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>      if (DstBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3843' href='#L3843'><span>3843:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>548</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3844' href='#L3844'><pre>3844</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        TargetBankID = DstBank-&gt;getID();</pre></td></tr><tr><td class='line-number'><a name='L3845' href='#L3845'><pre>3845</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        if (DstBank == &amp;AMDGPU::VCCRegBank) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3845' href='#L3845'><span>3845:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3846' href='#L3846'><pre>3846</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          TargetBankID = AMDGPU::VCCRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3847' href='#L3847'><pre>3847</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          BankLHS = AMDGPU::VCCRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3848' href='#L3848'><pre>3848</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>          BankRHS = AMDGPU::VCCRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3849' href='#L3849'><pre>3849</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>        } else {</pre></td></tr><tr><td class='line-number'><a name='L3850' href='#L3850'><pre>3850</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          BankLHS = getRegBankID(MI.getOperand(1).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L3851' href='#L3851'><pre>3851</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                 AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L3852' href='#L3852'><pre>3852</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          BankRHS = getRegBankID(MI.getOperand(2).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L3853' href='#L3853'><pre>3853</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                 AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L3854' href='#L3854'><pre>3854</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L3855' href='#L3855'><pre>3855</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L3856' href='#L3856'><pre>3856</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>        BankLHS = getRegBankID(MI.getOperand(1).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L3857' href='#L3857'><pre>3857</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>                               AMDGPU::VCCRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L3858' href='#L3858'><pre>3858</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>        BankRHS = getRegBankID(MI.getOperand(2).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L3859' href='#L3859'><pre>3859</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>                               AMDGPU::VCCRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L3860' href='#L3860'><pre>3860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3861' href='#L3861'><pre>3861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Both inputs should be true booleans to produce a boolean result.</pre></td></tr><tr><td class='line-number'><a name='L3862' href='#L3862'><pre>3862</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>        if (BankLHS == AMDGPU::VGPRRegBankID || <div class='tooltip'>BankRHS == AMDGPU::VGPRRegBankID<span class='tooltip-content'>458</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3862' href='#L3862'><span>3862:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>458</span>]
  Branch (<span class='line-number'><a name='L3862' href='#L3862'><span>3862:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>444</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3862'><span>3862:13</span></a></span>) to (<span class='line-number'><a href='#L3862'><span>3862:81</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3862:13)
     Condition C2 --> (3862:49)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3863' href='#L3863'><pre>3863</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>          TargetBankID = AMDGPU::VGPRRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3864' href='#L3864'><pre>3864</pre></a></td><td class='covered-line'><pre>444</pre></td><td class='code'><pre>        } else if (BankLHS == AMDGPU::VCCRegBankID || <div class='tooltip'>BankRHS == AMDGPU::VCCRegBankID<span class='tooltip-content'>92</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3864' href='#L3864'><span>3864:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>352</span>, <span class='None'>False</span>: <span class='covered-line'>92</span>]
  Branch (<span class='line-number'><a name='L3864' href='#L3864'><span>3864:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>81</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3864'><span>3864:20</span></a></span>) to (<span class='line-number'><a href='#L3864'><span>3864:86</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3864:20)
     Condition C2 --> (3864:55)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3865' href='#L3865'><pre>3865</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>          TargetBankID = AMDGPU::VCCRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3866' href='#L3866'><pre>3866</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>          BankLHS = AMDGPU::VCCRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3867' href='#L3867'><pre>3867</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>          BankRHS = AMDGPU::VCCRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3868' href='#L3868'><pre>3868</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>        } else <div class='tooltip'>if (<span class='tooltip-content'>81</span></div><div class='tooltip'>BankLHS == AMDGPU::SGPRRegBankID<span class='tooltip-content'>81</span></div> &amp;&amp; <div class='tooltip'>BankRHS == AMDGPU::SGPRRegBankID<span class='tooltip-content'>81</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3868' href='#L3868'><span>3868:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L3868' href='#L3868'><span>3868:56</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3868'><span>3868:20</span></a></span>) to (<span class='line-number'><a href='#L3868'><span>3868:88</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3868:20)
     Condition C2 --> (3868:56)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3869' href='#L3869'><pre>3869</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>          TargetBankID = AMDGPU::SGPRRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L3870' href='#L3870'><pre>3870</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L3871' href='#L3871'><pre>3871</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3872' href='#L3872'><pre>3872</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3873' href='#L3873'><pre>3873</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(TargetBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L3874' href='#L3874'><pre>3874</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>      OpdsMapping[1] = AMDGPU::getValueMapping(BankLHS, Size);</pre></td></tr><tr><td class='line-number'><a name='L3875' href='#L3875'><pre>3875</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(BankRHS, Size);</pre></td></tr><tr><td class='line-number'><a name='L3876' href='#L3876'><pre>3876</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L3877' href='#L3877'><pre>3877</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3878' href='#L3878'><pre>3878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3879' href='#L3879'><pre>3879</pre></a></td><td class='covered-line'><pre>17.0k</pre></td><td class='code'><pre>    if (Size == 64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3879' href='#L3879'><span>3879:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.77k</span>, <span class='None'>False</span>: <span class='covered-line'>14.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3880' href='#L3880'><pre>3880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3881' href='#L3881'><pre>3881</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>      if (isSALUMapping(MI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3881' href='#L3881'><span>3881:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06k</span>, <span class='None'>False</span>: <span class='covered-line'>1.70k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3882' href='#L3882'><pre>3882</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>        OpdsMapping[0] = getValueMappingSGPR64Only(AMDGPU::SGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L3883' href='#L3883'><pre>3883</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>        OpdsMapping[1] = OpdsMapping[2] = OpdsMapping[0];</pre></td></tr><tr><td class='line-number'><a name='L3884' href='#L3884'><pre>3884</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L3885' href='#L3885'><pre>3885</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>        OpdsMapping[0] = getValueMappingSGPR64Only(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L3886' href='#L3886'><pre>3886</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>        unsigned Bank1 = getRegBankID(MI.getOperand(1).getReg(), MRI /*, DefaultBankID*/);</pre></td></tr><tr><td class='line-number'><a name='L3887' href='#L3887'><pre>3887</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>        OpdsMapping[1] = AMDGPU::getValueMapping(Bank1, Size);</pre></td></tr><tr><td class='line-number'><a name='L3888' href='#L3888'><pre>3888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3889' href='#L3889'><pre>3889</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>        unsigned Bank2 = getRegBankID(MI.getOperand(2).getReg(), MRI /*, DefaultBankID*/);</pre></td></tr><tr><td class='line-number'><a name='L3890' href='#L3890'><pre>3890</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>        OpdsMapping[2] = AMDGPU::getValueMapping(Bank2, Size);</pre></td></tr><tr><td class='line-number'><a name='L3891' href='#L3891'><pre>3891</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3892' href='#L3892'><pre>3892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3893' href='#L3893'><pre>3893</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L3894' href='#L3894'><pre>3894</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3895' href='#L3895'><pre>3895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3896' href='#L3896'><pre>3896</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>    [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L3897' href='#L3897'><pre>3897</pre></a></td><td class='covered-line'><pre>14.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3898' href='#L3898'><pre>3898</pre></a></td><td class='covered-line'><pre>25.1k</pre></td><td class='code'><pre>  case AMDGPU::G_PTR_ADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3898' href='#L3898'><span>3898:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8k</span>, <span class='None'>False</span>: <span class='covered-line'>245k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3899' href='#L3899'><pre>3899</pre></a></td><td class='covered-line'><pre>25.1k</pre></td><td class='code'><pre>  case AMDGPU::G_PTRMASK:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3899' href='#L3899'><span>3899:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3900' href='#L3900'><pre>3900</pre></a></td><td class='covered-line'><pre>31.1k</pre></td><td class='code'><pre>  case AMDGPU::G_ADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3900' href='#L3900'><span>3900:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.02k</span>, <span class='None'>False</span>: <span class='covered-line'>249k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3901' href='#L3901'><pre>3901</pre></a></td><td class='covered-line'><pre>35.1k</pre></td><td class='code'><pre>  case AMDGPU::G_SUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3901' href='#L3901'><span>3901:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.98k</span>, <span class='None'>False</span>: <span class='covered-line'>252k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3902' href='#L3902'><pre>3902</pre></a></td><td class='covered-line'><pre>43.3k</pre></td><td class='code'><pre>  case AMDGPU::G_SHL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3902' href='#L3902'><span>3902:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.26k</span>, <span class='None'>False</span>: <span class='covered-line'>247k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3903' href='#L3903'><pre>3903</pre></a></td><td class='covered-line'><pre>49.4k</pre></td><td class='code'><pre>  case AMDGPU::G_LSHR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3903' href='#L3903'><span>3903:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.04k</span>, <span class='None'>False</span>: <span class='covered-line'>249k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3904' href='#L3904'><pre>3904</pre></a></td><td class='covered-line'><pre>51.1k</pre></td><td class='code'><pre>  case AMDGPU::G_ASHR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3904' href='#L3904'><span>3904:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.72k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3905' href='#L3905'><pre>3905</pre></a></td><td class='covered-line'><pre>53.6k</pre></td><td class='code'><pre>  case AMDGPU::G_UADDO:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3905' href='#L3905'><span>3905:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.46k</span>, <span class='None'>False</span>: <span class='covered-line'>253k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3906' href='#L3906'><pre>3906</pre></a></td><td class='covered-line'><pre>54.3k</pre></td><td class='code'><pre>  case AMDGPU::G_USUBO:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3906' href='#L3906'><span>3906:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>762</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3907' href='#L3907'><pre>3907</pre></a></td><td class='covered-line'><pre>55.7k</pre></td><td class='code'><pre>  case AMDGPU::G_UADDE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3907' href='#L3907'><span>3907:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3908' href='#L3908'><pre>3908</pre></a></td><td class='covered-line'><pre>55.7k</pre></td><td class='code'><pre>  case AMDGPU::G_SADDE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3908' href='#L3908'><span>3908:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3909' href='#L3909'><pre>3909</pre></a></td><td class='covered-line'><pre>56.9k</pre></td><td class='code'><pre>  case AMDGPU::G_USUBE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3909' href='#L3909'><span>3909:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.16k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3910' href='#L3910'><pre>3910</pre></a></td><td class='covered-line'><pre>56.9k</pre></td><td class='code'><pre>  case AMDGPU::G_SSUBE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3910' href='#L3910'><span>3910:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3911' href='#L3911'><pre>3911</pre></a></td><td class='covered-line'><pre>58.0k</pre></td><td class='code'><pre>  case AMDGPU::G_SMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3911' href='#L3911'><span>3911:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.18k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3912' href='#L3912'><pre>3912</pre></a></td><td class='covered-line'><pre>59.2k</pre></td><td class='code'><pre>  case AMDGPU::G_SMAX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3912' href='#L3912'><span>3912:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.18k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3913' href='#L3913'><pre>3913</pre></a></td><td class='covered-line'><pre>59.6k</pre></td><td class='code'><pre>  case AMDGPU::G_UMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3913' href='#L3913'><span>3913:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>376</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3914' href='#L3914'><pre>3914</pre></a></td><td class='covered-line'><pre>59.7k</pre></td><td class='code'><pre>  case AMDGPU::G_UMAX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3914' href='#L3914'><span>3914:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3915' href='#L3915'><pre>3915</pre></a></td><td class='covered-line'><pre>59.8k</pre></td><td class='code'><pre>  case AMDGPU::G_ABS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3915' href='#L3915'><span>3915:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3916' href='#L3916'><pre>3916</pre></a></td><td class='covered-line'><pre>59.8k</pre></td><td class='code'><pre>  case AMDGPU::G_SHUFFLE_VECTOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3916' href='#L3916'><span>3916:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3917' href='#L3917'><pre>3917</pre></a></td><td class='covered-line'><pre>59.9k</pre></td><td class='code'><pre>  case AMDGPU::G_SBFX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3917' href='#L3917'><span>3917:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>97</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3918' href='#L3918'><pre>3918</pre></a></td><td class='covered-line'><pre>60.4k</pre></td><td class='code'><pre>  case AMDGPU::G_UBFX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3918' href='#L3918'><span>3918:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>488</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3919' href='#L3919'><pre>3919</pre></a></td><td class='covered-line'><pre>60.4k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_MUL_I64_I32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3919' href='#L3919'><span>3919:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3920' href='#L3920'><pre>3920</pre></a></td><td class='covered-line'><pre>60.4k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_MUL_U64_U32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3920' href='#L3920'><span>3920:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3921' href='#L3921'><pre>3921</pre></a></td><td class='covered-line'><pre>60.4k</pre></td><td class='code'><pre>    if (isSALUMapping(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3921' href='#L3921'><span>3921:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.8k</span>, <span class='None'>False</span>: <span class='covered-line'>40.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3922' href='#L3922'><pre>3922</pre></a></td><td class='covered-line'><pre>19.8k</pre></td><td class='code'><pre>      return getDefaultMappingSOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L3923' href='#L3923'><pre>3923</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>    return getDefaultMappingVOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L3924' href='#L3924'><pre>3924</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>  case AMDGPU::G_FADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3924' href='#L3924'><span>3924:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3925' href='#L3925'><pre>3925</pre></a></td><td class='covered-line'><pre>2.55k</pre></td><td class='code'><pre>  case AMDGPU::G_FSUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3925' href='#L3925'><span>3925:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>857</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3926' href='#L3926'><pre>3926</pre></a></td><td class='covered-line'><pre>8.13k</pre></td><td class='code'><pre>  case AMDGPU::G_FMUL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3926' href='#L3926'><span>3926:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.57k</span>, <span class='None'>False</span>: <span class='covered-line'>250k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3927' href='#L3927'><pre>3927</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>  case AMDGPU::G_FMA:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3927' href='#L3927'><span>3927:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.92k</span>, <span class='None'>False</span>: <span class='covered-line'>249k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3928' href='#L3928'><pre>3928</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>  case AMDGPU::G_FFLOOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3928' href='#L3928'><span>3928:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3929' href='#L3929'><pre>3929</pre></a></td><td class='covered-line'><pre>15.0k</pre></td><td class='code'><pre>  case AMDGPU::G_FCEIL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3929' href='#L3929'><span>3929:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3930' href='#L3930'><pre>3930</pre></a></td><td class='covered-line'><pre>15.4k</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC_ROUNDEVEN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3930' href='#L3930'><span>3930:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>346</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3931' href='#L3931'><pre>3931</pre></a></td><td class='covered-line'><pre>15.4k</pre></td><td class='code'><pre>  case AMDGPU::G_FMINNUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3931' href='#L3931'><span>3931:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3932' href='#L3932'><pre>3932</pre></a></td><td class='covered-line'><pre>15.5k</pre></td><td class='code'><pre>  case AMDGPU::G_FMAXNUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3932' href='#L3932'><span>3932:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3933' href='#L3933'><pre>3933</pre></a></td><td class='covered-line'><pre>15.5k</pre></td><td class='code'><pre>  case AMDGPU::G_FMINIMUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3933' href='#L3933'><span>3933:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3934' href='#L3934'><pre>3934</pre></a></td><td class='covered-line'><pre>15.6k</pre></td><td class='code'><pre>  case AMDGPU::G_FMAXIMUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3934' href='#L3934'><span>3934:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3935' href='#L3935'><pre>3935</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC_TRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3935' href='#L3935'><span>3935:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>170</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3936' href='#L3936'><pre>3936</pre></a></td><td class='covered-line'><pre>15.8k</pre></td><td class='code'><pre>  case AMDGPU::G_STRICT_FADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3936' href='#L3936'><span>3936:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3937' href='#L3937'><pre>3937</pre></a></td><td class='covered-line'><pre>15.9k</pre></td><td class='code'><pre>  case AMDGPU::G_STRICT_FSUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3937' href='#L3937'><span>3937:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3938' href='#L3938'><pre>3938</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>  case AMDGPU::G_STRICT_FMUL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3938' href='#L3938'><span>3938:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>157</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3939' href='#L3939'><pre>3939</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>  case AMDGPU::G_STRICT_FMA: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3939' href='#L3939'><span>3939:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3940' href='#L3940'><pre>3940</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>    LLT Ty = MRI.getType(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L3941' href='#L3941'><pre>3941</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>    unsigned Size = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L3942' href='#L3942'><pre>3942</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>    if (Subtarget.hasSALUFloatInsts() &amp;&amp; <div class='tooltip'>Ty.isScalar()<span class='tooltip-content'>231</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3942' href='#L3942'><span>3942:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>231</span>, <span class='None'>False</span>: <span class='covered-line'>15.9k</span>]
  Branch (<span class='line-number'><a name='L3942' href='#L3942'><span>3942:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>212</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3943' href='#L3943'><pre>3943</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>212</span></div><div class='tooltip'>Size == 32<span class='tooltip-content'>212</span></div> || <div class='tooltip'>Size == 16<span class='tooltip-content'>61</span></div>) &amp;&amp; <div class='tooltip'>isSALUMapping(MI)<span class='tooltip-content'>184</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3943' href='#L3943'><span>3943:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>151</span>, <span class='None'>False</span>: <span class='covered-line'>61</span>]
  Branch (<span class='line-number'><a name='L3943' href='#L3943'><span>3943:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
  Branch (<span class='line-number'><a name='L3943' href='#L3943'><span>3943:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>131</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3942'><span>3942:9</span></a></span>) to (<span class='line-number'><a href='#L3942'><span>3943:56</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (3942:9)
     Condition C2 --> (3942:42)
     Condition C3 --> (3943:10)
     Condition C4 --> (3943:24)
     Condition C5 --> (3943:39)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  -,  -  = F      }
  2 { T,  F,  -,  -,  -  = F      }
  3 { T,  T,  F,  F,  -  = F      }
  4 { T,  T,  T,  -,  F  = F      }
  5 { T,  T,  T,  -,  T  = T      }
  6 { T,  T,  F,  T,  F  = F      }
  7 { T,  T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (3,7)
  C5-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3944' href='#L3944'><pre>3944</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>      return getDefaultMappingSOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L3945' href='#L3945'><pre>3945</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>    return getDefaultMappingVOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L3946' href='#L3946'><pre>3946</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3947' href='#L3947'><pre>3947</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>  case AMDGPU::G_FPTOSI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3947' href='#L3947'><span>3947:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>218</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3948' href='#L3948'><pre>3948</pre></a></td><td class='covered-line'><pre>771</pre></td><td class='code'><pre>  case AMDGPU::G_FPTOUI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3948' href='#L3948'><span>3948:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>553</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3949' href='#L3949'><pre>3949</pre></a></td><td class='covered-line'><pre>796</pre></td><td class='code'><pre>  case AMDGPU::G_SITOFP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3949' href='#L3949'><span>3949:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3950' href='#L3950'><pre>3950</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>  case AMDGPU::G_UITOFP: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3950' href='#L3950'><span>3950:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>467</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3951' href='#L3951'><pre>3951</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>    unsigned SizeDst = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L3952' href='#L3952'><pre>3952</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>    unsigned SizeSrc = MRI.getType(MI.getOperand(1).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L3953' href='#L3953'><pre>3953</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>    if (Subtarget.hasSALUFloatInsts() &amp;&amp; <div class='tooltip'>SizeDst == 32<span class='tooltip-content'>23</span></div> &amp;&amp; <div class='tooltip'>SizeSrc == 32<span class='tooltip-content'>17</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3953' href='#L3953'><span>3953:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>1.24k</span>]
  Branch (<span class='line-number'><a name='L3953' href='#L3953'><span>3953:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L3953' href='#L3953'><span>3953:59</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3954' href='#L3954'><pre>3954</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>        <div class='tooltip'>isSALUMapping(MI)<span class='tooltip-content'>15</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3954' href='#L3954'><span>3954:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3953'><span>3953:9</span></a></span>) to (<span class='line-number'><a href='#L3953'><span>3954:26</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (3953:9)
     Condition C2 --> (3953:42)
     Condition C3 --> (3953:59)
     Condition C4 --> (3954:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3955' href='#L3955'><pre>3955</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      return getDefaultMappingSOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L3956' href='#L3956'><pre>3956</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    return getDefaultMappingVOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L3957' href='#L3957'><pre>3957</pre></a></td><td class='covered-line'><pre>1.26k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3958' href='#L3958'><pre>3958</pre></a></td><td class='covered-line'><pre>1.24k</pre></td><td class='code'><pre>  case AMDGPU::G_FPTRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3958' href='#L3958'><span>3958:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.24k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3959' href='#L3959'><pre>3959</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>  case AMDGPU::G_FPEXT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3959' href='#L3959'><span>3959:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.83k</span>, <span class='None'>False</span>: <span class='covered-line'>253k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3960' href='#L3960'><pre>3960</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>    unsigned SizeDst = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L3961' href='#L3961'><pre>3961</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>    unsigned SizeSrc = MRI.getType(MI.getOperand(1).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L3962' href='#L3962'><pre>3962</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>    if (Subtarget.hasSALUFloatInsts() &amp;&amp; <div class='tooltip'>SizeDst != 64<span class='tooltip-content'>9</span></div> &amp;&amp; <div class='tooltip'>SizeSrc != 64<span class='tooltip-content'>7</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3962' href='#L3962'><span>3962:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>4.06k</span>]
  Branch (<span class='line-number'><a name='L3962' href='#L3962'><span>3962:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
  Branch (<span class='line-number'><a name='L3962' href='#L3962'><span>3962:59</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3963' href='#L3963'><pre>3963</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>        <div class='tooltip'>isSALUMapping(MI)<span class='tooltip-content'>5</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3963' href='#L3963'><span>3963:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3962'><span>3962:9</span></a></span>) to (<span class='line-number'><a href='#L3962'><span>3963:26</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (3962:9)
     Condition C2 --> (3962:42)
     Condition C3 --> (3962:59)
     Condition C4 --> (3963:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3964' href='#L3964'><pre>3964</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return getDefaultMappingSOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L3965' href='#L3965'><pre>3965</pre></a></td><td class='covered-line'><pre>4.06k</pre></td><td class='code'><pre>    return getDefaultMappingVOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L3966' href='#L3966'><pre>3966</pre></a></td><td class='covered-line'><pre>4.07k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3967' href='#L3967'><pre>3967</pre></a></td><td class='covered-line'><pre>129</pre></td><td class='code'><pre>  case AMDGPU::G_FSQRT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3967' href='#L3967'><span>3967:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>129</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3968' href='#L3968'><pre>3968</pre></a></td><td class='covered-line'><pre>242</pre></td><td class='code'><pre>  case AMDGPU::G_FEXP2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3968' href='#L3968'><span>3968:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3969' href='#L3969'><pre>3969</pre></a></td><td class='covered-line'><pre>552</pre></td><td class='code'><pre>  case AMDGPU::G_FLOG2: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3969' href='#L3969'><span>3969:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>310</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3970' href='#L3970'><pre>3970</pre></a></td><td class='covered-line'><pre>552</pre></td><td class='code'><pre>    unsigned Size = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L3971' href='#L3971'><pre>3971</pre></a></td><td class='covered-line'><pre>552</pre></td><td class='code'><pre>    if (Subtarget.hasPseudoScalarTrans() &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>17</span></div><div class='tooltip'>Size == 16<span class='tooltip-content'>17</span></div> || <div class='tooltip'>Size == 32<span class='tooltip-content'>6</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3971' href='#L3971'><span>3971:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>535</span>]
  Branch (<span class='line-number'><a name='L3971' href='#L3971'><span>3971:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L3971' href='#L3971'><span>3971:60</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3972' href='#L3972'><pre>3972</pre></a></td><td class='covered-line'><pre>552</pre></td><td class='code'><pre>        <div class='tooltip'>isSALUMapping(MI)<span class='tooltip-content'>17</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3972' href='#L3972'><span>3972:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3971'><span>3971:9</span></a></span>) to (<span class='line-number'><a href='#L3971'><span>3972:26</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (3971:9)
     Condition C2 --> (3971:46)
     Condition C3 --> (3971:60)
     Condition C4 --> (3972:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  T,  -,  T  = T      }
  3 { T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3973' href='#L3973'><pre>3973</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      return getDefaultMappingSOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L3974' href='#L3974'><pre>3974</pre></a></td><td class='covered-line'><pre>535</pre></td><td class='code'><pre>    return getDefaultMappingVOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L3975' href='#L3975'><pre>3975</pre></a></td><td class='covered-line'><pre>552</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3976' href='#L3976'><pre>3976</pre></a></td><td class='covered-line'><pre>306</pre></td><td class='code'><pre>  case AMDGPU::G_SADDSAT: // FIXME: Could lower sat ops for SALU</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3976' href='#L3976'><span>3976:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>306</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3977' href='#L3977'><pre>3977</pre></a></td><td class='covered-line'><pre>612</pre></td><td class='code'><pre>  case AMDGPU::G_SSUBSAT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3977' href='#L3977'><span>3977:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>306</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3978' href='#L3978'><pre>3978</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  case AMDGPU::G_UADDSAT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3978' href='#L3978'><span>3978:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>436</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3979' href='#L3979'><pre>3979</pre></a></td><td class='covered-line'><pre>1.48k</pre></td><td class='code'><pre>  case AMDGPU::G_USUBSAT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3979' href='#L3979'><span>3979:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>436</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3980' href='#L3980'><pre>3980</pre></a></td><td class='covered-line'><pre>2.04k</pre></td><td class='code'><pre>  case AMDGPU::G_FMAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3980' href='#L3980'><span>3980:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>556</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3981' href='#L3981'><pre>3981</pre></a></td><td class='covered-line'><pre>2.80k</pre></td><td class='code'><pre>  case AMDGPU::G_FLDEXP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3981' href='#L3981'><span>3981:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>761</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3982' href='#L3982'><pre>3982</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>  case AMDGPU::G_FMINNUM_IEEE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3982' href='#L3982'><span>3982:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>592</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3983' href='#L3983'><pre>3983</pre></a></td><td class='covered-line'><pre>3.97k</pre></td><td class='code'><pre>  case AMDGPU::G_FMAXNUM_IEEE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3983' href='#L3983'><span>3983:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>583</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3984' href='#L3984'><pre>3984</pre></a></td><td class='covered-line'><pre>4.22k</pre></td><td class='code'><pre>  case AMDGPU::G_FCANONICALIZE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3984' href='#L3984'><span>3984:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>244</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3985' href='#L3985'><pre>3985</pre></a></td><td class='covered-line'><pre>4.33k</pre></td><td class='code'><pre>  case AMDGPU::G_STRICT_FLDEXP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3985' href='#L3985'><span>3985:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3986' href='#L3986'><pre>3986</pre></a></td><td class='covered-line'><pre>4.46k</pre></td><td class='code'><pre>  case AMDGPU::G_BSWAP: // TODO: Somehow expand for scalar?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3986' href='#L3986'><span>3986:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>136</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3987' href='#L3987'><pre>3987</pre></a></td><td class='covered-line'><pre>4.78k</pre></td><td class='code'><pre>  case AMDGPU::G_FSHR: // TODO: Expand for scalar</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3987' href='#L3987'><span>3987:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>320</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3988' href='#L3988'><pre>3988</pre></a></td><td class='covered-line'><pre>4.81k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_FMIN_LEGACY:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3988' href='#L3988'><span>3988:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3989' href='#L3989'><pre>3989</pre></a></td><td class='covered-line'><pre>4.83k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_FMAX_LEGACY:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3989' href='#L3989'><span>3989:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3990' href='#L3990'><pre>3990</pre></a></td><td class='covered-line'><pre>5.22k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_RCP_IFLAG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3990' href='#L3990'><span>3990:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>389</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3991' href='#L3991'><pre>3991</pre></a></td><td class='covered-line'><pre>5.47k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_CVT_F32_UBYTE0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3991' href='#L3991'><span>3991:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>248</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3992' href='#L3992'><pre>3992</pre></a></td><td class='covered-line'><pre>5.47k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_CVT_F32_UBYTE1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3992' href='#L3992'><span>3992:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3993' href='#L3993'><pre>3993</pre></a></td><td class='covered-line'><pre>5.47k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_CVT_F32_UBYTE2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3993' href='#L3993'><span>3993:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3994' href='#L3994'><pre>3994</pre></a></td><td class='covered-line'><pre>5.49k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_CVT_F32_UBYTE3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3994' href='#L3994'><span>3994:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3995' href='#L3995'><pre>3995</pre></a></td><td class='covered-line'><pre>5.51k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_CVT_PK_I16_I32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3995' href='#L3995'><span>3995:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3996' href='#L3996'><pre>3996</pre></a></td><td class='covered-line'><pre>5.53k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_SMED3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3996' href='#L3996'><span>3996:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3997' href='#L3997'><pre>3997</pre></a></td><td class='covered-line'><pre>5.59k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_FMED3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3997' href='#L3997'><span>3997:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3998' href='#L3998'><pre>3998</pre></a></td><td class='covered-line'><pre>5.59k</pre></td><td class='code'><pre>    return getDefaultMappingVOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L3999' href='#L3999'><pre>3999</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>  case AMDGPU::G_UMULH:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3999' href='#L3999'><span>3999:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.07k</span>, <span class='None'>False</span>: <span class='covered-line'>253k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4000' href='#L4000'><pre>4000</pre></a></td><td class='covered-line'><pre>2.08k</pre></td><td class='code'><pre>  case AMDGPU::G_SMULH: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4000' href='#L4000'><span>4000:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4001' href='#L4001'><pre>4001</pre></a></td><td class='covered-line'><pre>2.08k</pre></td><td class='code'><pre>    if (Subtarget.hasScalarMulHiInsts() &amp;&amp; <div class='tooltip'>isSALUMapping(MI)<span class='tooltip-content'>376</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4001' href='#L4001'><span>4001:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>376</span>, <span class='None'>False</span>: <span class='covered-line'>1.71k</span>]
  Branch (<span class='line-number'><a name='L4001' href='#L4001'><span>4001:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>372</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4001'><span>4001:9</span></a></span>) to (<span class='line-number'><a href='#L4001'><span>4001:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4001:9)
     Condition C2 --> (4001:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4002' href='#L4002'><pre>4002</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return getDefaultMappingSOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L4003' href='#L4003'><pre>4003</pre></a></td><td class='covered-line'><pre>2.08k</pre></td><td class='code'><pre>    return getDefaultMappingVOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L4004' href='#L4004'><pre>4004</pre></a></td><td class='covered-line'><pre>2.08k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4005' href='#L4005'><pre>4005</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_MAD_U64_U32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4005' href='#L4005'><span>4005:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4006' href='#L4006'><pre>4006</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_MAD_I64_I32: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4006' href='#L4006'><span>4006:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4007' href='#L4007'><pre>4007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Three possible mappings:</pre></td></tr><tr><td class='line-number'><a name='L4008' href='#L4008'><pre>4008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L4009' href='#L4009'><pre>4009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //  - Default SOP</pre></td></tr><tr><td class='line-number'><a name='L4010' href='#L4010'><pre>4010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //  - Default VOP</pre></td></tr><tr><td class='line-number'><a name='L4011' href='#L4011'><pre>4011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //  - Scalar multiply: src0 and src1 are SGPRs, the rest is VOP.</pre></td></tr><tr><td class='line-number'><a name='L4012' href='#L4012'><pre>4012</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L4013' href='#L4013'><pre>4013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This allows instruction selection to keep the multiplication part of the</pre></td></tr><tr><td class='line-number'><a name='L4014' href='#L4014'><pre>4014</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // instruction on the SALU.</pre></td></tr><tr><td class='line-number'><a name='L4015' href='#L4015'><pre>4015</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    bool AllSalu = true;</pre></td></tr><tr><td class='line-number'><a name='L4016' href='#L4016'><pre>4016</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    bool MulSalu = true;</pre></td></tr><tr><td class='line-number'><a name='L4017' href='#L4017'><pre>4017</pre></a></td><td class='covered-line'><pre>5.50k</pre></td><td class='code'><pre>    for (unsigned i = 0; i &lt; 5; <div class='tooltip'>++i<span class='tooltip-content'>4.06k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4017' href='#L4017'><span>4017:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.20k</span>, <span class='None'>False</span>: <span class='covered-line'>293</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4018' href='#L4018'><pre>4018</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>      Register Reg = MI.getOperand(i).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4019' href='#L4019'><pre>4019</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>      if (const RegisterBank *Bank = getRegBank(Reg, MRI, *TRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4019' href='#L4019'><span>4019:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.33k</span>, <span class='None'>False</span>: <span class='covered-line'>2.87k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4020' href='#L4020'><pre>4020</pre></a></td><td class='covered-line'><pre>2.33k</pre></td><td class='code'><pre>        if (Bank-&gt;getID() != AMDGPU::SGPRRegBankID) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4020' href='#L4020'><span>4020:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>1.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4021' href='#L4021'><pre>4021</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>          AllSalu = false;</pre></td></tr><tr><td class='line-number'><a name='L4022' href='#L4022'><pre>4022</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>          if (i == 2 || <div class='tooltip'>i == 3<span class='tooltip-content'>324</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4022' href='#L4022'><span>4022:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>824</span>, <span class='None'>False</span>: <span class='covered-line'>324</span>]
  Branch (<span class='line-number'><a name='L4022' href='#L4022'><span>4022:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>318</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4022'><span>4022:15</span></a></span>) to (<span class='line-number'><a href='#L4022'><span>4022:31</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4022:15)
     Condition C2 --> (4022:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4023' href='#L4023'><pre>4023</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>            MulSalu = false;</pre></td></tr><tr><td class='line-number'><a name='L4024' href='#L4024'><pre>4024</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>            break;</pre></td></tr><tr><td class='line-number'><a name='L4025' href='#L4025'><pre>4025</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L4026' href='#L4026'><pre>4026</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L4027' href='#L4027'><pre>4027</pre></a></td><td class='covered-line'><pre>2.33k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L4028' href='#L4028'><pre>4028</pre></a></td><td class='covered-line'><pre>5.20k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4029' href='#L4029'><pre>4029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4030' href='#L4030'><pre>4030</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    if (AllSalu)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4030' href='#L4030'><span>4030:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>287</span>, <span class='None'>False</span>: <span class='covered-line'>1.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4031' href='#L4031'><pre>4031</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>      return getDefaultMappingSOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L4032' href='#L4032'><pre>4032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4033' href='#L4033'><pre>4033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the multiply-add is full-rate in VALU, use that even if the</pre></td></tr><tr><td class='line-number'><a name='L4034' href='#L4034'><pre>4034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // multiplication part is scalar. Accumulating separately on the VALU would</pre></td></tr><tr><td class='line-number'><a name='L4035' href='#L4035'><pre>4035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // take two instructions.</pre></td></tr><tr><td class='line-number'><a name='L4036' href='#L4036'><pre>4036</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>    if (!MulSalu || <div class='tooltip'>Subtarget.hasFullRate64Ops()<span class='tooltip-content'>6</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4036' href='#L4036'><span>4036:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.14k</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L4036' href='#L4036'><span>4036:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4036'><span>4036:9</span></a></span>) to (<span class='line-number'><a href='#L4036'><span>4036:49</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4036:9)
     Condition C2 --> (4036:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4037' href='#L4037'><pre>4037</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>      return getDefaultMappingVOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L4038' href='#L4038'><pre>4038</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4039' href='#L4039'><pre>4039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Keep the multiplication on the SALU, then accumulate on the VALU.</pre></td></tr><tr><td class='line-number'><a name='L4040' href='#L4040'><pre>4040</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 64);</pre></td></tr><tr><td class='line-number'><a name='L4041' href='#L4041'><pre>4041</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</pre></td></tr><tr><td class='line-number'><a name='L4042' href='#L4042'><pre>4042</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4043' href='#L4043'><pre>4043</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4044' href='#L4044'><pre>4044</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 64);</pre></td></tr><tr><td class='line-number'><a name='L4045' href='#L4045'><pre>4045</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4046' href='#L4046'><pre>4046</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4047' href='#L4047'><pre>4047</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>  case AMDGPU::G_IMPLICIT_DEF: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4047' href='#L4047'><span>4047:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.53k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4048' href='#L4048'><pre>4048</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>    unsigned Size = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4049' href='#L4049'><pre>4049</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4050' href='#L4050'><pre>4050</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4051' href='#L4051'><pre>4051</pre></a></td><td class='covered-line'><pre>1.14k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4052' href='#L4052'><pre>4052</pre></a></td><td class='covered-line'><pre>9.12k</pre></td><td class='code'><pre>  case AMDGPU::G_FCONSTANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4052' href='#L4052'><span>4052:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.12k</span>, <span class='None'>False</span>: <span class='covered-line'>246k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4053' href='#L4053'><pre>4053</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>  case AMDGPU::G_CONSTANT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4053' href='#L4053'><span>4053:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31.4k</span>, <span class='None'>False</span>: <span class='covered-line'>224k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4054' href='#L4054'><pre>4054</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>  case AMDGPU::G_GLOBAL_VALUE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4054' href='#L4054'><span>4054:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4055' href='#L4055'><pre>4055</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>  case AMDGPU::G_BLOCK_ADDR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4055' href='#L4055'><span>4055:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4056' href='#L4056'><pre>4056</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>  case AMDGPU::G_READSTEADYCOUNTER:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4056' href='#L4056'><span>4056:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4057' href='#L4057'><pre>4057</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>  case AMDGPU::G_READCYCLECOUNTER: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4057' href='#L4057'><span>4057:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4058' href='#L4058'><pre>4058</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>    unsigned Size = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4059' href='#L4059'><pre>4059</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4060' href='#L4060'><pre>4060</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4061' href='#L4061'><pre>4061</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4062' href='#L4062'><pre>4062</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>  case AMDGPU::G_FRAME_INDEX: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4062' href='#L4062'><span>4062:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>344</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4063' href='#L4063'><pre>4063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: This should be the same as other constants, but eliminateFrameIndex</pre></td></tr><tr><td class='line-number'><a name='L4064' href='#L4064'><pre>4064</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // currently assumes VALU uses.</pre></td></tr><tr><td class='line-number'><a name='L4065' href='#L4065'><pre>4065</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>    unsigned Size = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4066' href='#L4066'><pre>4066</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4067' href='#L4067'><pre>4067</pre></a></td><td class='covered-line'><pre>344</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4068' href='#L4068'><pre>4068</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4069' href='#L4069'><pre>4069</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>  case AMDGPU::G_DYN_STACKALLOC: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4069' href='#L4069'><span>4069:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4070' href='#L4070'><pre>4070</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Result is always uniform, and a wave reduction is needed for the source.</pre></td></tr><tr><td class='line-number'><a name='L4071' href='#L4071'><pre>4071</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4072' href='#L4072'><pre>4072</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    unsigned SrcBankID = getRegBankID(MI.getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4073' href='#L4073'><pre>4073</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    OpdsMapping[1] = AMDGPU::getValueMapping(SrcBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4074' href='#L4074'><pre>4074</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4075' href='#L4075'><pre>4075</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4076' href='#L4076'><pre>4076</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_WAVE_ADDRESS: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4076' href='#L4076'><span>4076:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4077' href='#L4077'><pre>4077</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This case is weird because we expect a physical register in the source,</pre></td></tr><tr><td class='line-number'><a name='L4078' href='#L4078'><pre>4078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // but need to set a bank anyway.</pre></td></tr><tr><td class='line-number'><a name='L4079' href='#L4079'><pre>4079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L4080' href='#L4080'><pre>4080</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: We could select the result to SGPR or VGPR</pre></td></tr><tr><td class='line-number'><a name='L4081' href='#L4081'><pre>4081</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4082' href='#L4082'><pre>4082</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4083' href='#L4083'><pre>4083</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4084' href='#L4084'><pre>4084</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4085' href='#L4085'><pre>4085</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  case AMDGPU::G_INSERT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4085' href='#L4085'><span>4085:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4086' href='#L4086'><pre>4086</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    unsigned BankID = getMappingType(MRI, MI);</pre></td></tr><tr><td class='line-number'><a name='L4087' href='#L4087'><pre>4087</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    unsigned DstSize = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4088' href='#L4088'><pre>4088</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    unsigned SrcSize = getSizeInBits(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4089' href='#L4089'><pre>4089</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    unsigned EltSize = getSizeInBits(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4090' href='#L4090'><pre>4090</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(BankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4091' href='#L4091'><pre>4091</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    OpdsMapping[1] = AMDGPU::getValueMapping(BankID, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4092' href='#L4092'><pre>4092</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    OpdsMapping[2] = AMDGPU::getValueMapping(BankID, EltSize);</pre></td></tr><tr><td class='line-number'><a name='L4093' href='#L4093'><pre>4093</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    OpdsMapping[3] = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L4094' href='#L4094'><pre>4094</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4095' href='#L4095'><pre>4095</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4096' href='#L4096'><pre>4096</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  case AMDGPU::G_EXTRACT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4096' href='#L4096'><span>4096:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4097' href='#L4097'><pre>4097</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    unsigned BankID = getRegBankID(MI.getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4098' href='#L4098'><pre>4098</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    unsigned DstSize = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4099' href='#L4099'><pre>4099</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    unsigned SrcSize = getSizeInBits(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4100' href='#L4100'><pre>4100</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(BankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4101' href='#L4101'><pre>4101</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    OpdsMapping[1] = AMDGPU::getValueMapping(BankID, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4102' href='#L4102'><pre>4102</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    OpdsMapping[2] = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L4103' href='#L4103'><pre>4103</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4104' href='#L4104'><pre>4104</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4105' href='#L4105'><pre>4105</pre></a></td><td class='covered-line'><pre>7.58k</pre></td><td class='code'><pre>  case AMDGPU::G_BUILD_VECTOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4105' href='#L4105'><span>4105:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.58k</span>, <span class='None'>False</span>: <span class='covered-line'>248k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4106' href='#L4106'><pre>4106</pre></a></td><td class='covered-line'><pre>7.58k</pre></td><td class='code'><pre>  case AMDGPU::G_BUILD_VECTOR_TRUNC: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4106' href='#L4106'><span>4106:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4107' href='#L4107'><pre>4107</pre></a></td><td class='covered-line'><pre>7.58k</pre></td><td class='code'><pre>    LLT DstTy = MRI.getType(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L4108' href='#L4108'><pre>4108</pre></a></td><td class='covered-line'><pre>7.58k</pre></td><td class='code'><pre>    if (DstTy == LLT::fixed_vector(2, 16)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4108' href='#L4108'><span>4108:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.94k</span>, <span class='None'>False</span>: <span class='covered-line'>5.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4109' href='#L4109'><pre>4109</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>      unsigned DstSize = DstTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4110' href='#L4110'><pre>4110</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>      unsigned SrcSize = MRI.getType(MI.getOperand(1).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4111' href='#L4111'><pre>4111</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>      unsigned Src0BankID = getRegBankID(MI.getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4112' href='#L4112'><pre>4112</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>      unsigned Src1BankID = getRegBankID(MI.getOperand(2).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4113' href='#L4113'><pre>4113</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>      unsigned DstBankID = regBankUnion(Src0BankID, Src1BankID);</pre></td></tr><tr><td class='line-number'><a name='L4114' href='#L4114'><pre>4114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4115' href='#L4115'><pre>4115</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(DstBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4116' href='#L4116'><pre>4116</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>      OpdsMapping[1] = AMDGPU::getValueMapping(Src0BankID, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4117' href='#L4117'><pre>4117</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(Src1BankID, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4118' href='#L4118'><pre>4118</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4119' href='#L4119'><pre>4119</pre></a></td><td class='covered-line'><pre>1.94k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4120' href='#L4120'><pre>4120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4121' href='#L4121'><pre>4121</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>    [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L4122' href='#L4122'><pre>4122</pre></a></td><td class='covered-line'><pre>5.63k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4123' href='#L4123'><pre>4123</pre></a></td><td class='covered-line'><pre>17.9k</pre></td><td class='code'><pre>  case AMDGPU::G_MERGE_VALUES:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4123' href='#L4123'><span>4123:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.2k</span>, <span class='None'>False</span>: <span class='covered-line'>243k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4124' href='#L4124'><pre>4124</pre></a></td><td class='covered-line'><pre>18.6k</pre></td><td class='code'><pre>  case AMDGPU::G_CONCAT_VECTORS: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4124' href='#L4124'><span>4124:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>777</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4125' href='#L4125'><pre>4125</pre></a></td><td class='covered-line'><pre>18.6k</pre></td><td class='code'><pre>    unsigned Bank = getMappingType(MRI, MI);</pre></td></tr><tr><td class='line-number'><a name='L4126' href='#L4126'><pre>4126</pre></a></td><td class='covered-line'><pre>18.6k</pre></td><td class='code'><pre>    unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4127' href='#L4127'><pre>4127</pre></a></td><td class='covered-line'><pre>18.6k</pre></td><td class='code'><pre>    unsigned SrcSize = MRI.getType(MI.getOperand(1).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4128' href='#L4128'><pre>4128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4129' href='#L4129'><pre>4129</pre></a></td><td class='covered-line'><pre>18.6k</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(Bank, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4130' href='#L4130'><pre>4130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Op1 and Dst should use the same register bank.</pre></td></tr><tr><td class='line-number'><a name='L4131' href='#L4131'><pre>4131</pre></a></td><td class='covered-line'><pre>74.3k</pre></td><td class='code'><pre>    for (unsigned i = 1, e = MI.getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>55.6k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4131' href='#L4131'><span>4131:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55.6k</span>, <span class='None'>False</span>: <span class='covered-line'>18.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4132' href='#L4132'><pre>4132</pre></a></td><td class='covered-line'><pre>55.6k</pre></td><td class='code'><pre>      OpdsMapping[i] = AMDGPU::getValueMapping(Bank, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4133' href='#L4133'><pre>4133</pre></a></td><td class='covered-line'><pre>18.6k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4134' href='#L4134'><pre>4134</pre></a></td><td class='covered-line'><pre>17.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4135' href='#L4135'><pre>4135</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>  case AMDGPU::G_BITREVERSE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4135' href='#L4135'><span>4135:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4136' href='#L4136'><pre>4136</pre></a></td><td class='covered-line'><pre>4.84k</pre></td><td class='code'><pre>  case AMDGPU::G_BITCAST:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4136' href='#L4136'><span>4136:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.80k</span>, <span class='None'>False</span>: <span class='covered-line'>251k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4137' href='#L4137'><pre>4137</pre></a></td><td class='covered-line'><pre>7.48k</pre></td><td class='code'><pre>  case AMDGPU::G_INTTOPTR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4137' href='#L4137'><span>4137:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.64k</span>, <span class='None'>False</span>: <span class='covered-line'>253k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4138' href='#L4138'><pre>4138</pre></a></td><td class='covered-line'><pre>7.56k</pre></td><td class='code'><pre>  case AMDGPU::G_PTRTOINT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4138' href='#L4138'><span>4138:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4139' href='#L4139'><pre>4139</pre></a></td><td class='covered-line'><pre>8.63k</pre></td><td class='code'><pre>  case AMDGPU::G_FABS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4139' href='#L4139'><span>4139:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.07k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4140' href='#L4140'><pre>4140</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>  case AMDGPU::G_FNEG: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4140' href='#L4140'><span>4140:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.27k</span>, <span class='None'>False</span>: <span class='covered-line'>252k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4141' href='#L4141'><pre>4141</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    unsigned Size = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4142' href='#L4142'><pre>4142</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    unsigned BankID = getRegBankID(MI.getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4143' href='#L4143'><pre>4143</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    OpdsMapping[0] = OpdsMapping[1] = AMDGPU::getValueMapping(BankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4144' href='#L4144'><pre>4144</pre></a></td><td class='covered-line'><pre>11.9k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4145' href='#L4145'><pre>4145</pre></a></td><td class='covered-line'><pre>8.63k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4146' href='#L4146'><pre>4146</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_FFBH_U32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4146' href='#L4146'><span>4146:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4147' href='#L4147'><pre>4147</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_FFBL_B32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4147' href='#L4147'><span>4147:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4148' href='#L4148'><pre>4148</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  case AMDGPU::G_CTLZ_ZERO_UNDEF:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4148' href='#L4148'><span>4148:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>115</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4149' href='#L4149'><pre>4149</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>  case AMDGPU::G_CTTZ_ZERO_UNDEF: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4149' href='#L4149'><span>4149:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4150' href='#L4150'><pre>4150</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>    unsigned Size = MRI.getType(MI.getOperand(1).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4151' href='#L4151'><pre>4151</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>    unsigned BankID = getRegBankID(MI.getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4152' href='#L4152'><pre>4152</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(BankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4153' href='#L4153'><pre>4153</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>    OpdsMapping[1] = AMDGPU::getValueMappingSGPR64Only(BankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4154' href='#L4154'><pre>4154</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4155' href='#L4155'><pre>4155</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4156' href='#L4156'><pre>4156</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>  case AMDGPU::G_CTPOP: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4156' href='#L4156'><span>4156:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4157' href='#L4157'><pre>4157</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    unsigned Size = MRI.getType(MI.getOperand(1).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4158' href='#L4158'><pre>4158</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    unsigned BankID = getRegBankID(MI.getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4159' href='#L4159'><pre>4159</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(BankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4160' href='#L4160'><pre>4160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4161' href='#L4161'><pre>4161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This should really be getValueMappingSGPR64Only, but allowing the generic</pre></td></tr><tr><td class='line-number'><a name='L4162' href='#L4162'><pre>4162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // code to handle the register split just makes using LegalizerHelper more</pre></td></tr><tr><td class='line-number'><a name='L4163' href='#L4163'><pre>4163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // difficult.</pre></td></tr><tr><td class='line-number'><a name='L4164' href='#L4164'><pre>4164</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    OpdsMapping[1] = AMDGPU::getValueMapping(BankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4165' href='#L4165'><pre>4165</pre></a></td><td class='covered-line'><pre>41</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4166' href='#L4166'><pre>4166</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4167' href='#L4167'><pre>4167</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>  case AMDGPU::G_TRUNC: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4167' href='#L4167'><span>4167:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.6k</span>, <span class='None'>False</span>: <span class='covered-line'>244k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4168' href='#L4168'><pre>4168</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>    Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4169' href='#L4169'><pre>4169</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>    Register Src = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4170' href='#L4170'><pre>4170</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>    unsigned Bank = getRegBankID(Src, MRI);</pre></td></tr><tr><td class='line-number'><a name='L4171' href='#L4171'><pre>4171</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>    unsigned DstSize = getSizeInBits(Dst, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4172' href='#L4172'><pre>4172</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>    unsigned SrcSize = getSizeInBits(Src, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4173' href='#L4173'><pre>4173</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(Bank, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4174' href='#L4174'><pre>4174</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>    OpdsMapping[1] = AMDGPU::getValueMapping(Bank, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4175' href='#L4175'><pre>4175</pre></a></td><td class='covered-line'><pre>11.6k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4176' href='#L4176'><pre>4176</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4177' href='#L4177'><pre>4177</pre></a></td><td class='covered-line'><pre>4.62k</pre></td><td class='code'><pre>  case AMDGPU::G_ZEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4177' href='#L4177'><span>4177:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.62k</span>, <span class='None'>False</span>: <span class='covered-line'>251k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4178' href='#L4178'><pre>4178</pre></a></td><td class='covered-line'><pre>5.32k</pre></td><td class='code'><pre>  case AMDGPU::G_SEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4178' href='#L4178'><span>4178:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>702</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4179' href='#L4179'><pre>4179</pre></a></td><td class='covered-line'><pre>8.74k</pre></td><td class='code'><pre>  case AMDGPU::G_ANYEXT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4179' href='#L4179'><span>4179:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.41k</span>, <span class='None'>False</span>: <span class='covered-line'>252k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4180' href='#L4180'><pre>4180</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>  case AMDGPU::G_SEXT_INREG: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4180' href='#L4180'><span>4180:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>896</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4181' href='#L4181'><pre>4181</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>    Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4182' href='#L4182'><pre>4182</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>    Register Src = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4183' href='#L4183'><pre>4183</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>    unsigned DstSize = getSizeInBits(Dst, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4184' href='#L4184'><pre>4184</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>    unsigned SrcSize = getSizeInBits(Src, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4185' href='#L4185'><pre>4185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4186' href='#L4186'><pre>4186</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>    unsigned DstBank;</pre></td></tr><tr><td class='line-number'><a name='L4187' href='#L4187'><pre>4187</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>    const RegisterBank *SrcBank = getRegBank(Src, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4188' href='#L4188'><pre>4188</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>    assert(SrcBank);</pre></td></tr><tr><td class='line-number'><a name='L4189' href='#L4189'><pre>4189</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>    switch (SrcBank-&gt;getID()) {</pre></td></tr><tr><td class='line-number'><a name='L4190' href='#L4190'><pre>4190</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>    case AMDGPU::SGPRRegBankID:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4190' href='#L4190'><span>4190:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.34k</span>, <span class='None'>False</span>: <span class='covered-line'>8.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4191' href='#L4191'><pre>4191</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>      DstBank = AMDGPU::SGPRRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L4192' href='#L4192'><pre>4192</pre></a></td><td class='covered-line'><pre>1.34k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4193' href='#L4193'><pre>4193</pre></a></td><td class='covered-line'><pre>8.29k</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4193' href='#L4193'><span>4193:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.29k</span>, <span class='None'>False</span>: <span class='covered-line'>1.34k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4194' href='#L4194'><pre>4194</pre></a></td><td class='covered-line'><pre>8.29k</pre></td><td class='code'><pre>      DstBank = AMDGPU::VGPRRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L4195' href='#L4195'><pre>4195</pre></a></td><td class='covered-line'><pre>8.29k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4196' href='#L4196'><pre>4196</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4197' href='#L4197'><pre>4197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4198' href='#L4198'><pre>4198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Scalar extend can use 64-bit BFE, but VGPRs require extending to</pre></td></tr><tr><td class='line-number'><a name='L4199' href='#L4199'><pre>4199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 32-bits, and then to 64.</pre></td></tr><tr><td class='line-number'><a name='L4200' href='#L4200'><pre>4200</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMappingSGPR64Only(DstBank, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4201' href='#L4201'><pre>4201</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>    OpdsMapping[1] = AMDGPU::getValueMappingSGPR64Only(SrcBank-&gt;getID(),</pre></td></tr><tr><td class='line-number'><a name='L4202' href='#L4202'><pre>4202</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>                                                       SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4203' href='#L4203'><pre>4203</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4204' href='#L4204'><pre>4204</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4205' href='#L4205'><pre>4205</pre></a></td><td class='covered-line'><pre>792</pre></td><td class='code'><pre>  case AMDGPU::G_IS_FPCLASS: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4205' href='#L4205'><span>4205:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>792</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4206' href='#L4206'><pre>4206</pre></a></td><td class='covered-line'><pre>792</pre></td><td class='code'><pre>    Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4207' href='#L4207'><pre>4207</pre></a></td><td class='covered-line'><pre>792</pre></td><td class='code'><pre>    unsigned SrcSize = MRI.getType(SrcReg).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4208' href='#L4208'><pre>4208</pre></a></td><td class='covered-line'><pre>792</pre></td><td class='code'><pre>    unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4209' href='#L4209'><pre>4209</pre></a></td><td class='covered-line'><pre>792</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4210' href='#L4210'><pre>4210</pre></a></td><td class='covered-line'><pre>792</pre></td><td class='code'><pre>    OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4211' href='#L4211'><pre>4211</pre></a></td><td class='covered-line'><pre>792</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4212' href='#L4212'><pre>4212</pre></a></td><td class='covered-line'><pre>9.63k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4213' href='#L4213'><pre>4213</pre></a></td><td class='covered-line'><pre>7.27k</pre></td><td class='code'><pre>  case AMDGPU::G_STORE: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4213' href='#L4213'><span>4213:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.27k</span>, <span class='None'>False</span>: <span class='covered-line'>248k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4214' href='#L4214'><pre>4214</pre></a></td><td class='covered-line'><pre>7.27k</pre></td><td class='code'><pre>    assert(MI.getOperand(0).isReg());</pre></td></tr><tr><td class='line-number'><a name='L4215' href='#L4215'><pre>4215</pre></a></td><td class='covered-line'><pre>7.27k</pre></td><td class='code'><pre>    unsigned Size = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4216' href='#L4216'><pre>4216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4217' href='#L4217'><pre>4217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: We need to specify a different reg bank once scalar stores are</pre></td></tr><tr><td class='line-number'><a name='L4218' href='#L4218'><pre>4218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // supported.</pre></td></tr><tr><td class='line-number'><a name='L4219' href='#L4219'><pre>4219</pre></a></td><td class='covered-line'><pre>7.27k</pre></td><td class='code'><pre>    const ValueMapping *ValMapping =</pre></td></tr><tr><td class='line-number'><a name='L4220' href='#L4220'><pre>4220</pre></a></td><td class='covered-line'><pre>7.27k</pre></td><td class='code'><pre>        AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4221' href='#L4221'><pre>4221</pre></a></td><td class='covered-line'><pre>7.27k</pre></td><td class='code'><pre>    OpdsMapping[0] = ValMapping;</pre></td></tr><tr><td class='line-number'><a name='L4222' href='#L4222'><pre>4222</pre></a></td><td class='covered-line'><pre>7.27k</pre></td><td class='code'><pre>    OpdsMapping[1] = getValueMappingForPtr(MRI, MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L4223' href='#L4223'><pre>4223</pre></a></td><td class='covered-line'><pre>7.27k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4224' href='#L4224'><pre>4224</pre></a></td><td class='covered-line'><pre>7.27k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4225' href='#L4225'><pre>4225</pre></a></td><td class='covered-line'><pre>4.42k</pre></td><td class='code'><pre>  case AMDGPU::G_ICMP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4225' href='#L4225'><span>4225:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.42k</span>, <span class='None'>False</span>: <span class='covered-line'>251k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4226' href='#L4226'><pre>4226</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>  case AMDGPU::G_FCMP: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4226' href='#L4226'><span>4226:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.99k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4227' href='#L4227'><pre>4227</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    unsigned Size = MRI.getType(MI.getOperand(2).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4228' href='#L4228'><pre>4228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4229' href='#L4229'><pre>4229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // See if the result register has already been constrained to vcc, which may</pre></td></tr><tr><td class='line-number'><a name='L4230' href='#L4230'><pre>4230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // happen due to control flow intrinsic lowering.</pre></td></tr><tr><td class='line-number'><a name='L4231' href='#L4231'><pre>4231</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    unsigned DstBank = getRegBankID(MI.getOperand(0).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L4232' href='#L4232'><pre>4232</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>                                    AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L4233' href='#L4233'><pre>4233</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    unsigned Op2Bank = getRegBankID(MI.getOperand(2).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4234' href='#L4234'><pre>4234</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    unsigned Op3Bank = getRegBankID(MI.getOperand(3).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4235' href='#L4235'><pre>4235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4236' href='#L4236'><pre>4236</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    auto canUseSCCICMP = [&amp;]() {</pre></td></tr><tr><td class='line-number'><a name='L4237' href='#L4237'><pre>4237</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>      auto Pred =</pre></td></tr><tr><td class='line-number'><a name='L4238' href='#L4238'><pre>4238</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>          static_cast&lt;CmpInst::Predicate&gt;(MI.getOperand(1).getPredicate());</pre></td></tr><tr><td class='line-number'><a name='L4239' href='#L4239'><pre>4239</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>      return Size == 32 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4239' href='#L4239'><span>4239:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>686</span>, <span class='None'>False</span>: <span class='covered-line'>342</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4240' href='#L4240'><pre>4240</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>             <div class='tooltip'>(<span class='tooltip-content'>342</span></div><div class='tooltip'>Size == 64<span class='tooltip-content'>342</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4240' href='#L4240'><span>4240:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>340</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4241' href='#L4241'><pre>4241</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>              <div class='tooltip'>(<span class='tooltip-content'>340</span></div><div class='tooltip'>Pred == CmpInst::ICMP_EQ<span class='tooltip-content'>340</span></div> || <div class='tooltip'>Pred == CmpInst::ICMP_NE<span class='tooltip-content'>256</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4241' href='#L4241'><span>4241:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>256</span>]
  Branch (<span class='line-number'><a name='L4241' href='#L4241'><span>4241:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>237</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4242' href='#L4242'><pre>4242</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>              <div class='tooltip'>Subtarget.hasScalarCompareEq64()<span class='tooltip-content'>103</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4242' href='#L4242'><span>4242:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4239'><span>4239:14</span></a></span>) to (<span class='line-number'><a href='#L4239'><span>4242:48</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (4239:14)
     Condition C2 --> (4240:15)
     Condition C3 --> (4241:16)
     Condition C4 --> (4241:44)
     Condition C5 --> (4242:15)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  -,  -,  -  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  T,  F,  F,  -  = F      }
  4 { F,  T,  T,  -,  F  = F      }
  5 { F,  T,  T,  -,  T  = T      }
  6 { F,  T,  F,  T,  F  = F      }
  7 { F,  T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (3,7)
  C5-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4243' href='#L4243'><pre>4243</pre></a></td><td class='covered-line'><pre>1.02k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L4244' href='#L4244'><pre>4244</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    auto canUseSCCFCMP = [&amp;]() {</pre></td></tr><tr><td class='line-number'><a name='L4245' href='#L4245'><pre>4245</pre></a></td><td class='covered-line'><pre>431</pre></td><td class='code'><pre>      return Subtarget.hasSALUFloatInsts() &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>53</span></div><div class='tooltip'>Size == 32<span class='tooltip-content'>53</span></div> || <div class='tooltip'>Size == 16<span class='tooltip-content'>22</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4245' href='#L4245'><span>4245:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>378</span>]
  Branch (<span class='line-number'><a name='L4245' href='#L4245'><span>4245:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
  Branch (<span class='line-number'><a name='L4245' href='#L4245'><span>4245:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4245'><span>4245:14</span></a></span>) to (<span class='line-number'><a href='#L4245'><span>4245:73</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (4245:14)
     Condition C2 --> (4245:48)
     Condition C3 --> (4245:62)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  -  = T      }
  3 { T,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L4246' href='#L4246'><pre>4246</pre></a></td><td class='covered-line'><pre>431</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L4247' href='#L4247'><pre>4247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4248' href='#L4248'><pre>4248</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    bool isICMP = MI.getOpcode() == AMDGPU::G_ICMP;</pre></td></tr><tr><td class='line-number'><a name='L4249' href='#L4249'><pre>4249</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    bool CanUseSCC = DstBank == AMDGPU::SGPRRegBankID &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4249' href='#L4249'><span>4249:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.23k</span>, <span class='None'>False</span>: <span class='covered-line'>179</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4250' href='#L4250'><pre>4250</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>                     <div class='tooltip'>Op2Bank == AMDGPU::SGPRRegBankID<span class='tooltip-content'>6.23k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4250' href='#L4250'><span>4250:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.60k</span>, <span class='None'>False</span>: <span class='covered-line'>4.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4251' href='#L4251'><pre>4251</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>                     <div class='tooltip'>Op3Bank == AMDGPU::SGPRRegBankID<span class='tooltip-content'>1.60k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4251' href='#L4251'><span>4251:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.45k</span>, <span class='None'>False</span>: <span class='covered-line'>147</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4252' href='#L4252'><pre>4252</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>                     <div class='tooltip'>(<span class='tooltip-content'>1.45k</span></div><div class='tooltip'>isICMP<span class='tooltip-content'>1.45k</span></div> ? <div class='tooltip'>canUseSCCICMP()<span class='tooltip-content'>1.02k</span></div> : <div class='tooltip'>canUseSCCFCMP()<span class='tooltip-content'>431</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4252' href='#L4252'><span>4252:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>816</span>, <span class='None'>False</span>: <span class='covered-line'>643</span>]
  Branch (<span class='line-number'><a name='L4252' href='#L4252'><span>4252:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.02k</span>, <span class='None'>False</span>: <span class='covered-line'>431</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4249'><span>4249:22</span></a></span>) to (<span class='line-number'><a href='#L4249'><span>4252:66</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (4249:22)
     Condition C2 --> (4250:22)
     Condition C3 --> (4251:22)
     Condition C4 --> (4252:22)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4253' href='#L4253'><pre>4253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4254' href='#L4254'><pre>4254</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    DstBank = CanUseSCC ? <div class='tooltip'>AMDGPU::SGPRRegBankID<span class='tooltip-content'>816</span></div> : <div class='tooltip'>AMDGPU::VCCRegBankID<span class='tooltip-content'>5.60k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4254' href='#L4254'><span>4254:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>816</span>, <span class='None'>False</span>: <span class='covered-line'>5.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4255' href='#L4255'><pre>4255</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    unsigned SrcBank = CanUseSCC ? <div class='tooltip'>AMDGPU::SGPRRegBankID<span class='tooltip-content'>816</span></div> : <div class='tooltip'>AMDGPU::VGPRRegBankID<span class='tooltip-content'>5.60k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4255' href='#L4255'><span>4255:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>816</span>, <span class='None'>False</span>: <span class='covered-line'>5.60k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4256' href='#L4256'><pre>4256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4257' href='#L4257'><pre>4257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Use 32-bit for scalar output size.</pre></td></tr><tr><td class='line-number'><a name='L4258' href='#L4258'><pre>4258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // SCC results will need to be copied to a 32-bit SGPR virtual register.</pre></td></tr><tr><td class='line-number'><a name='L4259' href='#L4259'><pre>4259</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    const unsigned ResultSize = 1;</pre></td></tr><tr><td class='line-number'><a name='L4260' href='#L4260'><pre>4260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4261' href='#L4261'><pre>4261</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(DstBank, ResultSize);</pre></td></tr><tr><td class='line-number'><a name='L4262' href='#L4262'><pre>4262</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    OpdsMapping[1] = nullptr; // Predicate Operand.</pre></td></tr><tr><td class='line-number'><a name='L4263' href='#L4263'><pre>4263</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    OpdsMapping[2] = AMDGPU::getValueMapping(SrcBank, Size);</pre></td></tr><tr><td class='line-number'><a name='L4264' href='#L4264'><pre>4264</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    OpdsMapping[3] = AMDGPU::getValueMapping(SrcBank, Size);</pre></td></tr><tr><td class='line-number'><a name='L4265' href='#L4265'><pre>4265</pre></a></td><td class='covered-line'><pre>6.41k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4266' href='#L4266'><pre>4266</pre></a></td><td class='covered-line'><pre>4.42k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4267' href='#L4267'><pre>4267</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>  case AMDGPU::G_EXTRACT_VECTOR_ELT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4267' href='#L4267'><span>4267:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>495</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4268' href='#L4268'><pre>4268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // VGPR index can be used for waterfall when indexing a SGPR vector.</pre></td></tr><tr><td class='line-number'><a name='L4269' href='#L4269'><pre>4269</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    unsigned SrcBankID = getRegBankID(MI.getOperand(1).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4270' href='#L4270'><pre>4270</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4271' href='#L4271'><pre>4271</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    unsigned SrcSize = MRI.getType(MI.getOperand(1).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4272' href='#L4272'><pre>4272</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    unsigned IdxSize = MRI.getType(MI.getOperand(2).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4273' href='#L4273'><pre>4273</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    unsigned IdxBank = getRegBankID(MI.getOperand(2).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4274' href='#L4274'><pre>4274</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    unsigned OutputBankID = regBankUnion(SrcBankID, IdxBank);</pre></td></tr><tr><td class='line-number'><a name='L4275' href='#L4275'><pre>4275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4276' href='#L4276'><pre>4276</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMappingSGPR64Only(OutputBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4277' href='#L4277'><pre>4277</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    OpdsMapping[1] = AMDGPU::getValueMapping(SrcBankID, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4278' href='#L4278'><pre>4278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4279' href='#L4279'><pre>4279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The index can be either if the source vector is VGPR.</pre></td></tr><tr><td class='line-number'><a name='L4280' href='#L4280'><pre>4280</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    OpdsMapping[2] = AMDGPU::getValueMapping(IdxBank, IdxSize);</pre></td></tr><tr><td class='line-number'><a name='L4281' href='#L4281'><pre>4281</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4282' href='#L4282'><pre>4282</pre></a></td><td class='covered-line'><pre>4.42k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4283' href='#L4283'><pre>4283</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  case AMDGPU::G_INSERT_VECTOR_ELT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4283' href='#L4283'><span>4283:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>496</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4284' href='#L4284'><pre>4284</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    unsigned OutputBankID = isSALUMapping(MI) ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4284' href='#L4284'><span>4284:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>415</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4285' href='#L4285'><pre>4285</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>      <div class='tooltip'>AMDGPU::SGPRRegBankID<span class='tooltip-content'>81</span></div> : AMDGPU::VGPRRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L4286' href='#L4286'><pre>4286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4287' href='#L4287'><pre>4287</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    unsigned VecSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4288' href='#L4288'><pre>4288</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    unsigned InsertSize = MRI.getType(MI.getOperand(2).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4289' href='#L4289'><pre>4289</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    unsigned IdxSize = MRI.getType(MI.getOperand(3).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4290' href='#L4290'><pre>4290</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    unsigned InsertEltBankID = getRegBankID(MI.getOperand(2).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4291' href='#L4291'><pre>4291</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    unsigned IdxBankID = getRegBankID(MI.getOperand(3).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4292' href='#L4292'><pre>4292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4293' href='#L4293'><pre>4293</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(OutputBankID, VecSize);</pre></td></tr><tr><td class='line-number'><a name='L4294' href='#L4294'><pre>4294</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    OpdsMapping[1] = AMDGPU::getValueMapping(OutputBankID, VecSize);</pre></td></tr><tr><td class='line-number'><a name='L4295' href='#L4295'><pre>4295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4296' href='#L4296'><pre>4296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This is a weird case, because we need to break down the mapping based on</pre></td></tr><tr><td class='line-number'><a name='L4297' href='#L4297'><pre>4297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the register bank of a different operand.</pre></td></tr><tr><td class='line-number'><a name='L4298' href='#L4298'><pre>4298</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    if (InsertSize == 64 &amp;&amp; <div class='tooltip'>OutputBankID == AMDGPU::VGPRRegBankID<span class='tooltip-content'>96</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4298' href='#L4298'><span>4298:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>400</span>]
  Branch (<span class='line-number'><a name='L4298' href='#L4298'><span>4298:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4298'><span>4298:9</span></a></span>) to (<span class='line-number'><a href='#L4298'><span>4298:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4298:9)
     Condition C2 --> (4298:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4299' href='#L4299'><pre>4299</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMappingSplit64(InsertEltBankID,</pre></td></tr><tr><td class='line-number'><a name='L4300' href='#L4300'><pre>4300</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>                                                      InsertSize);</pre></td></tr><tr><td class='line-number'><a name='L4301' href='#L4301'><pre>4301</pre></a></td><td class='covered-line'><pre>423</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L4302' href='#L4302'><pre>4302</pre></a></td><td class='covered-line'><pre>423</pre></td><td class='code'><pre>      assert(InsertSize == 32 || InsertSize == 64);</pre></td></tr><tr><td class='line-number'><a name='L4303' href='#L4303'><pre>4303</pre></a></td><td class='covered-line'><pre>423</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(InsertEltBankID, InsertSize);</pre></td></tr><tr><td class='line-number'><a name='L4304' href='#L4304'><pre>4304</pre></a></td><td class='covered-line'><pre>423</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4305' href='#L4305'><pre>4305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4306' href='#L4306'><pre>4306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The index can be either if the source vector is VGPR.</pre></td></tr><tr><td class='line-number'><a name='L4307' href='#L4307'><pre>4307</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    OpdsMapping[3] = AMDGPU::getValueMapping(IdxBankID, IdxSize);</pre></td></tr><tr><td class='line-number'><a name='L4308' href='#L4308'><pre>4308</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4309' href='#L4309'><pre>4309</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4310' href='#L4310'><pre>4310</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>  case AMDGPU::G_UNMERGE_VALUES: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4310' href='#L4310'><span>4310:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.98k</span>, <span class='None'>False</span>: <span class='covered-line'>247k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4311' href='#L4311'><pre>4311</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>    unsigned Bank = getMappingType(MRI, MI);</pre></td></tr><tr><td class='line-number'><a name='L4312' href='#L4312'><pre>4312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4313' href='#L4313'><pre>4313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Op1 and Dst should use the same register bank.</pre></td></tr><tr><td class='line-number'><a name='L4314' href='#L4314'><pre>4314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Shouldn&apos;t this be the default? Why do we need to handle this?</pre></td></tr><tr><td class='line-number'><a name='L4315' href='#L4315'><pre>4315</pre></a></td><td class='covered-line'><pre>42.2k</pre></td><td class='code'><pre>    for (unsigned i = 0, e = MI.getNumOperands(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>33.2k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4315' href='#L4315'><span>4315:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.2k</span>, <span class='None'>False</span>: <span class='covered-line'>8.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4316' href='#L4316'><pre>4316</pre></a></td><td class='covered-line'><pre>33.2k</pre></td><td class='code'><pre>      unsigned Size = getSizeInBits(MI.getOperand(i).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4317' href='#L4317'><pre>4317</pre></a></td><td class='covered-line'><pre>33.2k</pre></td><td class='code'><pre>      OpdsMapping[i] = AMDGPU::getValueMapping(Bank, Size);</pre></td></tr><tr><td class='line-number'><a name='L4318' href='#L4318'><pre>4318</pre></a></td><td class='covered-line'><pre>33.2k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4319' href='#L4319'><pre>4319</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4320' href='#L4320'><pre>4320</pre></a></td><td class='covered-line'><pre>496</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4321' href='#L4321'><pre>4321</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4321' href='#L4321'><span>4321:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>247</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4322' href='#L4322'><pre>4322</pre></a></td><td class='covered-line'><pre>259</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4322' href='#L4322'><span>4322:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4323' href='#L4323'><pre>4323</pre></a></td><td class='covered-line'><pre>266</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_SBYTE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4323' href='#L4323'><span>4323:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4324' href='#L4324'><pre>4324</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4324' href='#L4324'><span>4324:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4325' href='#L4325'><pre>4325</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_SSHORT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4325' href='#L4325'><span>4325:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4326' href='#L4326'><pre>4326</pre></a></td><td class='covered-line'><pre>351</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4326' href='#L4326'><span>4326:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4327' href='#L4327'><pre>4327</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_TFE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4327' href='#L4327'><span>4327:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4328' href='#L4328'><pre>4328</pre></a></td><td class='covered-line'><pre>423</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4328' href='#L4328'><span>4328:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4329' href='#L4329'><pre>4329</pre></a></td><td class='covered-line'><pre>553</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4329' href='#L4329'><span>4329:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4330' href='#L4330'><pre>4330</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4330' href='#L4330'><span>4330:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4331' href='#L4331'><pre>4331</pre></a></td><td class='covered-line'><pre>806</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4331' href='#L4331'><span>4331:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4332' href='#L4332'><pre>4332</pre></a></td><td class='covered-line'><pre>864</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4332' href='#L4332'><span>4332:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4333' href='#L4333'><pre>4333</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_STORE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4333' href='#L4333'><span>4333:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>207</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4334' href='#L4334'><pre>4334</pre></a></td><td class='covered-line'><pre>1.07k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4334' href='#L4334'><span>4334:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4335' href='#L4335'><pre>4335</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4335' href='#L4335'><span>4335:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4336' href='#L4336'><pre>4336</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4336' href='#L4336'><span>4336:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4337' href='#L4337'><pre>4337</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4337' href='#L4337'><span>4337:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4338' href='#L4338'><pre>4338</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    OpdsMapping[0] = getVGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4339' href='#L4339'><pre>4339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4340' href='#L4340'><pre>4340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // rsrc</pre></td></tr><tr><td class='line-number'><a name='L4341' href='#L4341'><pre>4341</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    OpdsMapping[1] = getSGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4342' href='#L4342'><pre>4342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4343' href='#L4343'><pre>4343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // vindex</pre></td></tr><tr><td class='line-number'><a name='L4344' href='#L4344'><pre>4344</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    OpdsMapping[2] = getVGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4345' href='#L4345'><pre>4345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4346' href='#L4346'><pre>4346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // voffset</pre></td></tr><tr><td class='line-number'><a name='L4347' href='#L4347'><pre>4347</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    OpdsMapping[3] = getVGPROpMapping(MI.getOperand(3).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4348' href='#L4348'><pre>4348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4349' href='#L4349'><pre>4349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // soffset</pre></td></tr><tr><td class='line-number'><a name='L4350' href='#L4350'><pre>4350</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    OpdsMapping[4] = getSGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4351' href='#L4351'><pre>4351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4352' href='#L4352'><pre>4352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Any remaining operands are immediates and were correctly null</pre></td></tr><tr><td class='line-number'><a name='L4353' href='#L4353'><pre>4353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // initialized.</pre></td></tr><tr><td class='line-number'><a name='L4354' href='#L4354'><pre>4354</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4355' href='#L4355'><pre>4355</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4356' href='#L4356'><pre>4356</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4356' href='#L4356'><span>4356:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4357' href='#L4357'><pre>4357</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre><span class='red'>  </span>case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4357' href='#L4357'><span>4357:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4358' href='#L4358'><pre>4358</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4358' href='#L4358'><span>4358:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4359' href='#L4359'><pre>4359</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4359' href='#L4359'><span>4359:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4360' href='#L4360'><pre>4360</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4360' href='#L4360'><span>4360:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4361' href='#L4361'><pre>4361</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4361' href='#L4361'><span>4361:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4362' href='#L4362'><pre>4362</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4362' href='#L4362'><span>4362:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4363' href='#L4363'><pre>4363</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4363' href='#L4363'><span>4363:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4364' href='#L4364'><pre>4364</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4364' href='#L4364'><span>4364:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4365' href='#L4365'><pre>4365</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4365' href='#L4365'><span>4365:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4366' href='#L4366'><pre>4366</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4366' href='#L4366'><span>4366:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4367' href='#L4367'><pre>4367</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4367' href='#L4367'><span>4367:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4368' href='#L4368'><pre>4368</pre></a></td><td class='covered-line'><pre>319</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4368' href='#L4368'><span>4368:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>262</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4369' href='#L4369'><pre>4369</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD_BF16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4369' href='#L4369'><span>4369:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4370' href='#L4370'><pre>4370</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4370' href='#L4370'><span>4370:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4371' href='#L4371'><pre>4371</pre></a></td><td class='covered-line'><pre>485</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMAX: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4371' href='#L4371'><span>4371:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4372' href='#L4372'><pre>4372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // vdata_out</pre></td></tr><tr><td class='line-number'><a name='L4373' href='#L4373'><pre>4373</pre></a></td><td class='covered-line'><pre>485</pre></td><td class='code'><pre>    OpdsMapping[0] = getVGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4374' href='#L4374'><pre>4374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4375' href='#L4375'><pre>4375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // vdata_in</pre></td></tr><tr><td class='line-number'><a name='L4376' href='#L4376'><pre>4376</pre></a></td><td class='covered-line'><pre>485</pre></td><td class='code'><pre>    OpdsMapping[1] = getVGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4377' href='#L4377'><pre>4377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4378' href='#L4378'><pre>4378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // rsrc</pre></td></tr><tr><td class='line-number'><a name='L4379' href='#L4379'><pre>4379</pre></a></td><td class='covered-line'><pre>485</pre></td><td class='code'><pre>    OpdsMapping[2] = getSGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4380' href='#L4380'><pre>4380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4381' href='#L4381'><pre>4381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // vindex</pre></td></tr><tr><td class='line-number'><a name='L4382' href='#L4382'><pre>4382</pre></a></td><td class='covered-line'><pre>485</pre></td><td class='code'><pre>    OpdsMapping[3] = getVGPROpMapping(MI.getOperand(3).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4383' href='#L4383'><pre>4383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4384' href='#L4384'><pre>4384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // voffset</pre></td></tr><tr><td class='line-number'><a name='L4385' href='#L4385'><pre>4385</pre></a></td><td class='covered-line'><pre>485</pre></td><td class='code'><pre>    OpdsMapping[4] = getVGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4386' href='#L4386'><pre>4386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4387' href='#L4387'><pre>4387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // soffset</pre></td></tr><tr><td class='line-number'><a name='L4388' href='#L4388'><pre>4388</pre></a></td><td class='covered-line'><pre>485</pre></td><td class='code'><pre>    OpdsMapping[5] = getSGPROpMapping(MI.getOperand(5).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4389' href='#L4389'><pre>4389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4390' href='#L4390'><pre>4390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Any remaining operands are immediates and were correctly null</pre></td></tr><tr><td class='line-number'><a name='L4391' href='#L4391'><pre>4391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // initialized.</pre></td></tr><tr><td class='line-number'><a name='L4392' href='#L4392'><pre>4392</pre></a></td><td class='covered-line'><pre>485</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4393' href='#L4393'><pre>4393</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4394' href='#L4394'><pre>4394</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4394' href='#L4394'><span>4394:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4395' href='#L4395'><pre>4395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // vdata_out</pre></td></tr><tr><td class='line-number'><a name='L4396' href='#L4396'><pre>4396</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    OpdsMapping[0] = getVGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4397' href='#L4397'><pre>4397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4398' href='#L4398'><pre>4398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // vdata_in</pre></td></tr><tr><td class='line-number'><a name='L4399' href='#L4399'><pre>4399</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    OpdsMapping[1] = getVGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4400' href='#L4400'><pre>4400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4401' href='#L4401'><pre>4401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // cmp</pre></td></tr><tr><td class='line-number'><a name='L4402' href='#L4402'><pre>4402</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    OpdsMapping[2] = getVGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4403' href='#L4403'><pre>4403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4404' href='#L4404'><pre>4404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // rsrc</pre></td></tr><tr><td class='line-number'><a name='L4405' href='#L4405'><pre>4405</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    OpdsMapping[3] = getSGPROpMapping(MI.getOperand(3).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4406' href='#L4406'><pre>4406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4407' href='#L4407'><pre>4407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // vindex</pre></td></tr><tr><td class='line-number'><a name='L4408' href='#L4408'><pre>4408</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    OpdsMapping[4] = getVGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4409' href='#L4409'><pre>4409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4410' href='#L4410'><pre>4410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // voffset</pre></td></tr><tr><td class='line-number'><a name='L4411' href='#L4411'><pre>4411</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    OpdsMapping[5] = getVGPROpMapping(MI.getOperand(5).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4412' href='#L4412'><pre>4412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4413' href='#L4413'><pre>4413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // soffset</pre></td></tr><tr><td class='line-number'><a name='L4414' href='#L4414'><pre>4414</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    OpdsMapping[6] = getSGPROpMapping(MI.getOperand(6).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4415' href='#L4415'><pre>4415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4416' href='#L4416'><pre>4416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Any remaining operands are immediates and were correctly null</pre></td></tr><tr><td class='line-number'><a name='L4417' href='#L4417'><pre>4417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // initialized.</pre></td></tr><tr><td class='line-number'><a name='L4418' href='#L4418'><pre>4418</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4419' href='#L4419'><pre>4419</pre></a></td><td class='covered-line'><pre>404</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4420' href='#L4420'><pre>4420</pre></a></td><td class='covered-line'><pre>383</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_BUFFER_LOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4420' href='#L4420'><span>4420:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>383</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4421' href='#L4421'><pre>4421</pre></a></td><td class='covered-line'><pre>387</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_BUFFER_LOAD_UBYTE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4421' href='#L4421'><span>4421:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4422' href='#L4422'><pre>4422</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_BUFFER_LOAD_SBYTE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4422' href='#L4422'><span>4422:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4423' href='#L4423'><pre>4423</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_BUFFER_LOAD_USHORT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4423' href='#L4423'><span>4423:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4424' href='#L4424'><pre>4424</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_S_BUFFER_LOAD_SSHORT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4424' href='#L4424'><span>4424:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4425' href='#L4425'><pre>4425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Lie and claim everything is legal, even though some need to be</pre></td></tr><tr><td class='line-number'><a name='L4426' href='#L4426'><pre>4426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // SGPRs. applyMapping will have to deal with it as a waterfall loop.</pre></td></tr><tr><td class='line-number'><a name='L4427' href='#L4427'><pre>4427</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    OpdsMapping[1] = getSGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4428' href='#L4428'><pre>4428</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    OpdsMapping[2] = getSGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4429' href='#L4429'><pre>4429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4430' href='#L4430'><pre>4430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We need to convert this to a MUBUF if either the resource of offset is</pre></td></tr><tr><td class='line-number'><a name='L4431' href='#L4431'><pre>4431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // VGPR.</pre></td></tr><tr><td class='line-number'><a name='L4432' href='#L4432'><pre>4432</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    unsigned RSrcBank = OpdsMapping[1]-&gt;BreakDown[0].RegBank-&gt;getID();</pre></td></tr><tr><td class='line-number'><a name='L4433' href='#L4433'><pre>4433</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    unsigned OffsetBank = OpdsMapping[2]-&gt;BreakDown[0].RegBank-&gt;getID();</pre></td></tr><tr><td class='line-number'><a name='L4434' href='#L4434'><pre>4434</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    unsigned ResultBank = regBankUnion(RSrcBank, OffsetBank);</pre></td></tr><tr><td class='line-number'><a name='L4435' href='#L4435'><pre>4435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4436' href='#L4436'><pre>4436</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    unsigned Size0 = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4437' href='#L4437'><pre>4437</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(ResultBank, Size0);</pre></td></tr><tr><td class='line-number'><a name='L4438' href='#L4438'><pre>4438</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4439' href='#L4439'><pre>4439</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4440' href='#L4440'><pre>4440</pre></a></td><td class='covered-line'><pre>8.16k</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4440' href='#L4440'><span>4440:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.16k</span>, <span class='None'>False</span>: <span class='covered-line'>247k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4441' href='#L4441'><pre>4441</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC_CONVERGENT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4441' href='#L4441'><span>4441:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.81k</span>, <span class='None'>False</span>: <span class='covered-line'>247k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4442' href='#L4442'><pre>4442</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>    switch (cast&lt;GIntrinsic&gt;(MI).getIntrinsicID()) {</pre></td></tr><tr><td class='line-number'><a name='L4443' href='#L4443'><pre>4443</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4443' href='#L4443'><span>4443:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4444' href='#L4444'><pre>4444</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return getInvalidInstructionMapping()</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L4445' href='#L4445'><pre>4445</pre></a></td><td class='covered-line'><pre>608</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_div_fmas:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4445' href='#L4445'><span>4445:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>608</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4446' href='#L4446'><pre>4446</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_div_fixup:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4446' href='#L4446'><span>4446:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>804</span>, <span class='None'>False</span>: <span class='covered-line'>16.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4447' href='#L4447'><pre>4447</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_trig_preop:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4447' href='#L4447'><span>4447:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4448' href='#L4448'><pre>4448</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_sin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4448' href='#L4448'><span>4448:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4449' href='#L4449'><pre>4449</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cos:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4449' href='#L4449'><span>4449:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4450' href='#L4450'><pre>4450</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_log_clamp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4450' href='#L4450'><span>4450:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4451' href='#L4451'><pre>4451</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_rcp_legacy:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4451' href='#L4451'><span>4451:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4452' href='#L4452'><pre>4452</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_rsq_legacy:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4452' href='#L4452'><span>4452:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4453' href='#L4453'><pre>4453</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_rsq_clamp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4453' href='#L4453'><span>4453:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4454' href='#L4454'><pre>4454</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_fmul_legacy:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4454' href='#L4454'><span>4454:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>222</span>, <span class='None'>False</span>: <span class='covered-line'>16.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4455' href='#L4455'><pre>4455</pre></a></td><td class='covered-line'><pre>1.67k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_fma_legacy:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4455' href='#L4455'><span>4455:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4456' href='#L4456'><pre>4456</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_frexp_mant:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4456' href='#L4456'><span>4456:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>342</span>, <span class='None'>False</span>: <span class='covered-line'>16.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4457' href='#L4457'><pre>4457</pre></a></td><td class='covered-line'><pre>2.36k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_frexp_exp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4457' href='#L4457'><span>4457:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>346</span>, <span class='None'>False</span>: <span class='covered-line'>16.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4458' href='#L4458'><pre>4458</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_fract:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4458' href='#L4458'><span>4458:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4459' href='#L4459'><pre>4459</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_pknorm_i16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4459' href='#L4459'><span>4459:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4460' href='#L4460'><pre>4460</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_pknorm_u16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4460' href='#L4460'><span>4460:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4461' href='#L4461'><pre>4461</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_pk_i16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4461' href='#L4461'><span>4461:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4462' href='#L4462'><pre>4462</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_pk_u16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4462' href='#L4462'><span>4462:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4463' href='#L4463'><pre>4463</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_fmed3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4463' href='#L4463'><span>4463:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4464' href='#L4464'><pre>4464</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cubeid:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4464' href='#L4464'><span>4464:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4465' href='#L4465'><pre>4465</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cubema:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4465' href='#L4465'><span>4465:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4466' href='#L4466'><pre>4466</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cubesc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4466' href='#L4466'><span>4466:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4467' href='#L4467'><pre>4467</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cubetc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4467' href='#L4467'><span>4467:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4468' href='#L4468'><pre>4468</pre></a></td><td class='covered-line'><pre>2.37k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_sffbh:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4468' href='#L4468'><span>4468:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4469' href='#L4469'><pre>4469</pre></a></td><td class='covered-line'><pre>2.38k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_fmad_ftz:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4469' href='#L4469'><span>4469:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4470' href='#L4470'><pre>4470</pre></a></td><td class='covered-line'><pre>2.42k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mbcnt_lo:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4470' href='#L4470'><span>4470:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4471' href='#L4471'><pre>4471</pre></a></td><td class='covered-line'><pre>2.45k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mbcnt_hi:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4471' href='#L4471'><span>4471:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4472' href='#L4472'><pre>4472</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mul_u24:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4472' href='#L4472'><span>4472:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>314</span>, <span class='None'>False</span>: <span class='covered-line'>16.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4473' href='#L4473'><pre>4473</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mul_i24:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4473' href='#L4473'><span>4473:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4474' href='#L4474'><pre>4474</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mulhi_u24:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4474' href='#L4474'><span>4474:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4475' href='#L4475'><pre>4475</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mulhi_i24:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4475' href='#L4475'><span>4475:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4476' href='#L4476'><pre>4476</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_lerp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4476' href='#L4476'><span>4476:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4477' href='#L4477'><pre>4477</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_sad_u8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4477' href='#L4477'><span>4477:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4478' href='#L4478'><pre>4478</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_msad_u8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4478' href='#L4478'><span>4478:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4479' href='#L4479'><pre>4479</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_sad_hi_u8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4479' href='#L4479'><span>4479:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4480' href='#L4480'><pre>4480</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_sad_u16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4480' href='#L4480'><span>4480:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4481' href='#L4481'><pre>4481</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_qsad_pk_u16_u8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4481' href='#L4481'><span>4481:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4482' href='#L4482'><pre>4482</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mqsad_pk_u16_u8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4482' href='#L4482'><span>4482:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4483' href='#L4483'><pre>4483</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mqsad_u32_u8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4483' href='#L4483'><span>4483:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4484' href='#L4484'><pre>4484</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_pk_u8_f32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4484' href='#L4484'><span>4484:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4485' href='#L4485'><pre>4485</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_alignbyte:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4485' href='#L4485'><span>4485:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4486' href='#L4486'><pre>4486</pre></a></td><td class='covered-line'><pre>2.78k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_perm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4486' href='#L4486'><span>4486:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4487' href='#L4487'><pre>4487</pre></a></td><td class='covered-line'><pre>2.81k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_fdot2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4487' href='#L4487'><span>4487:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4488' href='#L4488'><pre>4488</pre></a></td><td class='covered-line'><pre>2.87k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_sdot2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4488' href='#L4488'><span>4488:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4489' href='#L4489'><pre>4489</pre></a></td><td class='covered-line'><pre>2.93k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_udot2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4489' href='#L4489'><span>4489:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4490' href='#L4490'><pre>4490</pre></a></td><td class='covered-line'><pre>2.94k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_sdot4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4490' href='#L4490'><span>4490:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4491' href='#L4491'><pre>4491</pre></a></td><td class='covered-line'><pre>2.96k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_udot4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4491' href='#L4491'><span>4491:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4492' href='#L4492'><pre>4492</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_sdot8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4492' href='#L4492'><span>4492:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4493' href='#L4493'><pre>4493</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_udot8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4493' href='#L4493'><span>4493:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4494' href='#L4494'><pre>4494</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_fdot2_bf16_bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4494' href='#L4494'><span>4494:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4495' href='#L4495'><pre>4495</pre></a></td><td class='covered-line'><pre>2.99k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_fdot2_f16_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4495' href='#L4495'><span>4495:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4496' href='#L4496'><pre>4496</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_fdot2_f32_bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4496' href='#L4496'><span>4496:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4497' href='#L4497'><pre>4497</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_sudot4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4497' href='#L4497'><span>4497:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4498' href='#L4498'><pre>4498</pre></a></td><td class='covered-line'><pre>3.01k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_sudot8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4498' href='#L4498'><span>4498:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4499' href='#L4499'><pre>4499</pre></a></td><td class='covered-line'><pre>3.02k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_dot4_f32_fp8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4499' href='#L4499'><span>4499:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4500' href='#L4500'><pre>4500</pre></a></td><td class='covered-line'><pre>3.02k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_dot4_f32_bf8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4500' href='#L4500'><span>4500:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4501' href='#L4501'><pre>4501</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_dot4_f32_fp8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4501' href='#L4501'><span>4501:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4502' href='#L4502'><pre>4502</pre></a></td><td class='covered-line'><pre>3.03k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_dot4_f32_bf8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4502' href='#L4502'><span>4502:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4503' href='#L4503'><pre>4503</pre></a></td><td class='covered-line'><pre>3.04k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_f32_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4503' href='#L4503'><span>4503:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4504' href='#L4504'><pre>4504</pre></a></td><td class='covered-line'><pre>3.05k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_f32_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4504' href='#L4504'><span>4504:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4505' href='#L4505'><pre>4505</pre></a></td><td class='covered-line'><pre>3.06k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_pk_f32_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4505' href='#L4505'><span>4505:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4506' href='#L4506'><pre>4506</pre></a></td><td class='covered-line'><pre>3.06k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_pk_f32_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4506' href='#L4506'><span>4506:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4507' href='#L4507'><pre>4507</pre></a></td><td class='covered-line'><pre>3.07k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_pk_fp8_f32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4507' href='#L4507'><span>4507:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4508' href='#L4508'><pre>4508</pre></a></td><td class='covered-line'><pre>3.07k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_pk_bf8_f32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4508' href='#L4508'><span>4508:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4509' href='#L4509'><pre>4509</pre></a></td><td class='covered-line'><pre>3.08k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_sr_fp8_f32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4509' href='#L4509'><span>4509:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4510' href='#L4510'><pre>4510</pre></a></td><td class='covered-line'><pre>3.09k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_sr_bf8_f32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4510' href='#L4510'><span>4510:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4511' href='#L4511'><pre>4511</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wmma_bf16_16x16x16_bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4511' href='#L4511'><span>4511:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4512' href='#L4512'><pre>4512</pre></a></td><td class='covered-line'><pre>3.13k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wmma_f16_16x16x16_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4512' href='#L4512'><span>4512:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4513' href='#L4513'><pre>4513</pre></a></td><td class='covered-line'><pre>3.13k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wmma_bf16_16x16x16_bf16_tied:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4513' href='#L4513'><span>4513:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4514' href='#L4514'><pre>4514</pre></a></td><td class='covered-line'><pre>3.14k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wmma_f16_16x16x16_f16_tied:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4514' href='#L4514'><span>4514:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4515' href='#L4515'><pre>4515</pre></a></td><td class='covered-line'><pre>3.15k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wmma_f32_16x16x16_bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4515' href='#L4515'><span>4515:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4516' href='#L4516'><pre>4516</pre></a></td><td class='covered-line'><pre>3.17k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wmma_f32_16x16x16_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4516' href='#L4516'><span>4516:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4517' href='#L4517'><pre>4517</pre></a></td><td class='covered-line'><pre>3.20k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wmma_i32_16x16x16_iu4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4517' href='#L4517'><span>4517:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4518' href='#L4518'><pre>4518</pre></a></td><td class='covered-line'><pre>3.23k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wmma_i32_16x16x16_iu8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4518' href='#L4518'><span>4518:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4519' href='#L4519'><pre>4519</pre></a></td><td class='covered-line'><pre>3.24k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wmma_f32_16x16x16_fp8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4519' href='#L4519'><span>4519:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4520' href='#L4520'><pre>4520</pre></a></td><td class='covered-line'><pre>3.25k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wmma_f32_16x16x16_fp8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4520' href='#L4520'><span>4520:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4521' href='#L4521'><pre>4521</pre></a></td><td class='covered-line'><pre>3.26k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wmma_f32_16x16x16_bf8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4521' href='#L4521'><span>4521:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4522' href='#L4522'><pre>4522</pre></a></td><td class='covered-line'><pre>3.27k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wmma_f32_16x16x16_bf8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4522' href='#L4522'><span>4522:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4523' href='#L4523'><pre>4523</pre></a></td><td class='covered-line'><pre>3.28k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wmma_i32_16x16x32_iu4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4523' href='#L4523'><span>4523:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4524' href='#L4524'><pre>4524</pre></a></td><td class='covered-line'><pre>3.29k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_swmmac_f32_16x16x32_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4524' href='#L4524'><span>4524:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4525' href='#L4525'><pre>4525</pre></a></td><td class='covered-line'><pre>3.30k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_swmmac_f32_16x16x32_bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4525' href='#L4525'><span>4525:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4526' href='#L4526'><pre>4526</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_swmmac_f16_16x16x32_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4526' href='#L4526'><span>4526:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4527' href='#L4527'><pre>4527</pre></a></td><td class='covered-line'><pre>3.32k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_swmmac_bf16_16x16x32_bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4527' href='#L4527'><span>4527:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4528' href='#L4528'><pre>4528</pre></a></td><td class='covered-line'><pre>3.33k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_swmmac_i32_16x16x32_iu8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4528' href='#L4528'><span>4528:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4529' href='#L4529'><pre>4529</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_swmmac_i32_16x16x32_iu4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4529' href='#L4529'><span>4529:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4530' href='#L4530'><pre>4530</pre></a></td><td class='covered-line'><pre>3.36k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_swmmac_i32_16x16x64_iu4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4530' href='#L4530'><span>4530:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4531' href='#L4531'><pre>4531</pre></a></td><td class='covered-line'><pre>3.36k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_swmmac_f32_16x16x32_fp8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4531' href='#L4531'><span>4531:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4532' href='#L4532'><pre>4532</pre></a></td><td class='covered-line'><pre>3.37k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_swmmac_f32_16x16x32_fp8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4532' href='#L4532'><span>4532:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4533' href='#L4533'><pre>4533</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_swmmac_f32_16x16x32_bf8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4533' href='#L4533'><span>4533:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4534' href='#L4534'><pre>4534</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_swmmac_f32_16x16x32_bf8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4534' href='#L4534'><span>4534:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4535' href='#L4535'><pre>4535</pre></a></td><td class='covered-line'><pre>3.39k</pre></td><td class='code'><pre>      return getDefaultMappingVOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L4536' href='#L4536'><pre>4536</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_log:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4536' href='#L4536'><span>4536:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>630</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4537' href='#L4537'><pre>4537</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_exp2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4537' href='#L4537'><span>4537:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>587</span>, <span class='None'>False</span>: <span class='covered-line'>16.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4538' href='#L4538'><pre>4538</pre></a></td><td class='covered-line'><pre>2.92k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_rcp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4538' href='#L4538'><span>4538:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70k</span>, <span class='None'>False</span>: <span class='covered-line'>15.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4539' href='#L4539'><pre>4539</pre></a></td><td class='covered-line'><pre>3.16k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_rsq:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4539' href='#L4539'><span>4539:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>249</span>, <span class='None'>False</span>: <span class='covered-line'>16.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4540' href='#L4540'><pre>4540</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_sqrt: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4540' href='#L4540'><span>4540:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>247</span>, <span class='None'>False</span>: <span class='covered-line'>16.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4541' href='#L4541'><pre>4541</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>      unsigned Size = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4542' href='#L4542'><pre>4542</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>      if (Subtarget.hasPseudoScalarTrans() &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>36</span></div><div class='tooltip'>Size == 16<span class='tooltip-content'>36</span></div> || <div class='tooltip'>Size == 32<span class='tooltip-content'>25</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4542' href='#L4542'><span>4542:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>3.38k</span>]
  Branch (<span class='line-number'><a name='L4542' href='#L4542'><span>4542:48</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>25</span>]
  Branch (<span class='line-number'><a name='L4542' href='#L4542'><span>4542:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4543' href='#L4543'><pre>4543</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>          <div class='tooltip'>isSALUMapping(MI)<span class='tooltip-content'>32</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4543' href='#L4543'><span>4543:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4542'><span>4542:11</span></a></span>) to (<span class='line-number'><a href='#L4542'><span>4543:28</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (4542:11)
     Condition C2 --> (4542:48)
     Condition C3 --> (4542:62)
     Condition C4 --> (4543:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  F,  -  = F      }
  3 { T,  T,  -,  T  = T      }
  4 { T,  F,  T,  F  = F      }
  5 { T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4544' href='#L4544'><pre>4544</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>        return getDefaultMappingSOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L4545' href='#L4545'><pre>4545</pre></a></td><td class='covered-line'><pre>3.38k</pre></td><td class='code'><pre>      return getDefaultMappingVOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L4546' href='#L4546'><pre>4546</pre></a></td><td class='covered-line'><pre>3.41k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4547' href='#L4547'><pre>4547</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_sbfe:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4547' href='#L4547'><span>4547:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>53</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4548' href='#L4548'><pre>4548</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ubfe:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4548' href='#L4548'><span>4548:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4549' href='#L4549'><pre>4549</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>      if (isSALUMapping(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4549' href='#L4549'><span>4549:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>98</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4550' href='#L4550'><pre>4550</pre></a></td><td class='covered-line'><pre>98</pre></td><td class='code'><pre>        return getDefaultMappingSOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L4551' href='#L4551'><pre>4551</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return getDefaultMappingVOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L4552' href='#L4552'><pre>4552</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_swizzle:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4552' href='#L4552'><span>4552:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4553' href='#L4553'><pre>4553</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_permute:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4553' href='#L4553'><span>4553:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4554' href='#L4554'><pre>4554</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_bpermute:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4554' href='#L4554'><span>4554:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4555' href='#L4555'><pre>4555</pre></a></td><td class='covered-line'><pre>91</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_update_dpp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4555' href='#L4555'><span>4555:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>85</span>, <span class='None'>False</span>: <span class='covered-line'>16.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4556' href='#L4556'><pre>4556</pre></a></td><td class='covered-line'><pre>97</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mov_dpp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4556' href='#L4556'><span>4556:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4557' href='#L4557'><pre>4557</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mov_dpp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4557' href='#L4557'><span>4557:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4558' href='#L4558'><pre>4558</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_strict_wwm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4558' href='#L4558'><span>4558:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4559' href='#L4559'><pre>4559</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wwm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4559' href='#L4559'><span>4559:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4560' href='#L4560'><pre>4560</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_strict_wqm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4560' href='#L4560'><span>4560:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4561' href='#L4561'><pre>4561</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wqm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4561' href='#L4561'><span>4561:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4562' href='#L4562'><pre>4562</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_softwqm:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4562' href='#L4562'><span>4562:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4563' href='#L4563'><pre>4563</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_set_inactive:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4563' href='#L4563'><span>4563:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4564' href='#L4564'><pre>4564</pre></a></td><td class='covered-line'><pre>216</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_set_inactive_chain_arg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4564' href='#L4564'><span>4564:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4565' href='#L4565'><pre>4565</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_permlane64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4565' href='#L4565'><span>4565:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4566' href='#L4566'><pre>4566</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>      return getDefaultMappingAllVGPR(MI);</pre></td></tr><tr><td class='line-number'><a name='L4567' href='#L4567'><pre>4567</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_cvt_pkrtz:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4567' href='#L4567'><span>4567:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4568' href='#L4568'><pre>4568</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      if (Subtarget.hasSALUFloatInsts() &amp;&amp; <div class='tooltip'>isSALUMapping(MI)<span class='tooltip-content'>1</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4568' href='#L4568'><span>4568:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
  Branch (<span class='line-number'><a name='L4568' href='#L4568'><span>4568:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4568'><span>4568:11</span></a></span>) to (<span class='line-number'><a href='#L4568'><span>4568:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4568:11)
     Condition C2 --> (4568:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4569' href='#L4569'><pre>4569</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        return getDefaultMappingSOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L4570' href='#L4570'><pre>4570</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      return getDefaultMappingVOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L4571' href='#L4571'><pre>4571</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_kernarg_segment_ptr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4571' href='#L4571'><span>4571:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4572' href='#L4572'><pre>4572</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_getpc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4572' href='#L4572'><span>4572:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4573' href='#L4573'><pre>4573</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_groupstaticsize:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4573' href='#L4573'><span>4573:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4574' href='#L4574'><pre>4574</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_reloc_constant:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4574' href='#L4574'><span>4574:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4575' href='#L4575'><pre>4575</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    case Intrinsic::returnaddress: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4575' href='#L4575'><span>4575:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4576' href='#L4576'><pre>4576</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      unsigned Size = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4577' href='#L4577'><pre>4577</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4578' href='#L4578'><pre>4578</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4579' href='#L4579'><pre>4579</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4580' href='#L4580'><pre>4580</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wqm_vote: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4580' href='#L4580'><span>4580:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4581' href='#L4581'><pre>4581</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      unsigned Size = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4582' href='#L4582'><pre>4582</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      OpdsMapping[0] = OpdsMapping[2]</pre></td></tr><tr><td class='line-number'><a name='L4583' href='#L4583'><pre>4583</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4584' href='#L4584'><pre>4584</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4585' href='#L4585'><pre>4585</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4586' href='#L4586'><pre>4586</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ps_live: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4586' href='#L4586'><span>4586:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4587' href='#L4587'><pre>4587</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</pre></td></tr><tr><td class='line-number'><a name='L4588' href='#L4588'><pre>4588</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4589' href='#L4589'><pre>4589</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4590' href='#L4590'><pre>4590</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_div_scale: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4590' href='#L4590'><span>4590:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.30k</span>, <span class='None'>False</span>: <span class='covered-line'>15.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4591' href='#L4591'><pre>4591</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>      unsigned Dst0Size = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4592' href='#L4592'><pre>4592</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>      unsigned Dst1Size = MRI.getType(MI.getOperand(1).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4593' href='#L4593'><pre>4593</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Dst0Size);</pre></td></tr><tr><td class='line-number'><a name='L4594' href='#L4594'><pre>4594</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, Dst1Size);</pre></td></tr><tr><td class='line-number'><a name='L4595' href='#L4595'><pre>4595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4596' href='#L4596'><pre>4596</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>      unsigned SrcSize = MRI.getType(MI.getOperand(3).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4597' href='#L4597'><pre>4597</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4598' href='#L4598'><pre>4598</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4599' href='#L4599'><pre>4599</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4600' href='#L4600'><pre>4600</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4601' href='#L4601'><pre>4601</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_class: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4601' href='#L4601'><span>4601:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4602' href='#L4602'><pre>4602</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      Register Src0Reg = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4603' href='#L4603'><pre>4603</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      Register Src1Reg = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4604' href='#L4604'><pre>4604</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      unsigned Src0Size = MRI.getType(Src0Reg).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4605' href='#L4605'><pre>4605</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      unsigned Src1Size = MRI.getType(Src1Reg).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4606' href='#L4606'><pre>4606</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4607' href='#L4607'><pre>4607</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4608' href='#L4608'><pre>4608</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Src0Size);</pre></td></tr><tr><td class='line-number'><a name='L4609' href='#L4609'><pre>4609</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Src1Size);</pre></td></tr><tr><td class='line-number'><a name='L4610' href='#L4610'><pre>4610</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4611' href='#L4611'><pre>4611</pre></a></td><td class='covered-line'><pre>31</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4612' href='#L4612'><pre>4612</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_icmp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4612' href='#L4612'><span>4612:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>178</span>, <span class='None'>False</span>: <span class='covered-line'>16.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4613' href='#L4613'><pre>4613</pre></a></td><td class='covered-line'><pre>426</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_fcmp: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4613' href='#L4613'><span>4613:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>248</span>, <span class='None'>False</span>: <span class='covered-line'>16.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4614' href='#L4614'><pre>4614</pre></a></td><td class='covered-line'><pre>426</pre></td><td class='code'><pre>      unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4615' href='#L4615'><pre>4615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This is not VCCRegBank because this is not used in boolean contexts.</pre></td></tr><tr><td class='line-number'><a name='L4616' href='#L4616'><pre>4616</pre></a></td><td class='covered-line'><pre>426</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4617' href='#L4617'><pre>4617</pre></a></td><td class='covered-line'><pre>426</pre></td><td class='code'><pre>      unsigned OpSize = MRI.getType(MI.getOperand(2).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4618' href='#L4618'><pre>4618</pre></a></td><td class='covered-line'><pre>426</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, OpSize);</pre></td></tr><tr><td class='line-number'><a name='L4619' href='#L4619'><pre>4619</pre></a></td><td class='covered-line'><pre>426</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, OpSize);</pre></td></tr><tr><td class='line-number'><a name='L4620' href='#L4620'><pre>4620</pre></a></td><td class='covered-line'><pre>426</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4621' href='#L4621'><pre>4621</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4622' href='#L4622'><pre>4622</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_readlane: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4622' href='#L4622'><span>4622:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4623' href='#L4623'><pre>4623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This must be an SGPR, but accept a VGPR.</pre></td></tr><tr><td class='line-number'><a name='L4624' href='#L4624'><pre>4624</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      Register IdxReg = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4625' href='#L4625'><pre>4625</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      unsigned IdxSize = MRI.getType(IdxReg).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4626' href='#L4626'><pre>4626</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      unsigned IdxBank = getRegBankID(IdxReg, MRI, AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L4627' href='#L4627'><pre>4627</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(IdxBank, IdxSize);</pre></td></tr><tr><td class='line-number'><a name='L4628' href='#L4628'><pre>4628</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      [[fallthrough]];</pre></td></tr><tr><td class='line-number'><a name='L4629' href='#L4629'><pre>4629</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4630' href='#L4630'><pre>4630</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_readfirstlane: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4630' href='#L4630'><span>4630:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.14k</span>, <span class='None'>False</span>: <span class='covered-line'>9.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4631' href='#L4631'><pre>4631</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>      unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4632' href='#L4632'><pre>4632</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>      unsigned SrcSize = MRI.getType(MI.getOperand(2).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4633' href='#L4633'><pre>4633</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4634' href='#L4634'><pre>4634</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4635' href='#L4635'><pre>4635</pre></a></td><td class='covered-line'><pre>7.17k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4636' href='#L4636'><pre>4636</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4637' href='#L4637'><pre>4637</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_writelane: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4637' href='#L4637'><span>4637:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4638' href='#L4638'><pre>4638</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4639' href='#L4639'><pre>4639</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      Register SrcReg = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4640' href='#L4640'><pre>4640</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      unsigned SrcSize = MRI.getType(SrcReg).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4641' href='#L4641'><pre>4641</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      unsigned SrcBank = getRegBankID(SrcReg, MRI, AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L4642' href='#L4642'><pre>4642</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      Register IdxReg = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4643' href='#L4643'><pre>4643</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      unsigned IdxSize = MRI.getType(IdxReg).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4644' href='#L4644'><pre>4644</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      unsigned IdxBank = getRegBankID(IdxReg, MRI, AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L4645' href='#L4645'><pre>4645</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4646' href='#L4646'><pre>4646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4647' href='#L4647'><pre>4647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // These 2 must be SGPRs, but accept VGPRs. Readfirstlane will be inserted</pre></td></tr><tr><td class='line-number'><a name='L4648' href='#L4648'><pre>4648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // to legalize.</pre></td></tr><tr><td class='line-number'><a name='L4649' href='#L4649'><pre>4649</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(SrcBank, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4650' href='#L4650'><pre>4650</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(IdxBank, IdxSize);</pre></td></tr><tr><td class='line-number'><a name='L4651' href='#L4651'><pre>4651</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4652' href='#L4652'><pre>4652</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4653' href='#L4653'><pre>4653</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4654' href='#L4654'><pre>4654</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_if_break: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4654' href='#L4654'><span>4654:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4655' href='#L4655'><pre>4655</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>      unsigned Size = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4656' href='#L4656'><pre>4656</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4657' href='#L4657'><pre>4657</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</pre></td></tr><tr><td class='line-number'><a name='L4658' href='#L4658'><pre>4658</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4659' href='#L4659'><pre>4659</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4660' href='#L4660'><pre>4660</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4661' href='#L4661'><pre>4661</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_permlane16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4661' href='#L4661'><span>4661:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4662' href='#L4662'><pre>4662</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_permlanex16: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4662' href='#L4662'><span>4662:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4663' href='#L4663'><pre>4663</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      unsigned Size = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4664' href='#L4664'><pre>4664</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4665' href='#L4665'><pre>4665</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4666' href='#L4666'><pre>4666</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4667' href='#L4667'><pre>4667</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      OpdsMapping[4] = getSGPROpMapping(MI.getOperand(3).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4668' href='#L4668'><pre>4668</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      OpdsMapping[5] = getSGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4669' href='#L4669'><pre>4669</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4670' href='#L4670'><pre>4670</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4671' href='#L4671'><pre>4671</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_permlane16_var:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4671' href='#L4671'><span>4671:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4672' href='#L4672'><pre>4672</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_permlanex16_var: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4672' href='#L4672'><span>4672:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4673' href='#L4673'><pre>4673</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      unsigned Size = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4674' href='#L4674'><pre>4674</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4675' href='#L4675'><pre>4675</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4676' href='#L4676'><pre>4676</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4677' href='#L4677'><pre>4677</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4678' href='#L4678'><pre>4678</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4679' href='#L4679'><pre>4679</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4680' href='#L4680'><pre>4680</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_4x4x1f32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4680' href='#L4680'><span>4680:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4681' href='#L4681'><pre>4681</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_4x4x4f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4681' href='#L4681'><span>4681:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4682' href='#L4682'><pre>4682</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_i32_4x4x4i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4682' href='#L4682'><span>4682:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4683' href='#L4683'><pre>4683</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_4x4x2bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4683' href='#L4683'><span>4683:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4684' href='#L4684'><pre>4684</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_16x16x1f32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4684' href='#L4684'><span>4684:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4685' href='#L4685'><pre>4685</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_16x16x4f32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4685' href='#L4685'><span>4685:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4686' href='#L4686'><pre>4686</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_16x16x4f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4686' href='#L4686'><span>4686:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4687' href='#L4687'><pre>4687</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_16x16x16f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4687' href='#L4687'><span>4687:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4688' href='#L4688'><pre>4688</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_i32_16x16x4i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4688' href='#L4688'><span>4688:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4689' href='#L4689'><pre>4689</pre></a></td><td class='covered-line'><pre>66</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_i32_16x16x16i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4689' href='#L4689'><span>4689:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4690' href='#L4690'><pre>4690</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_16x16x2bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4690' href='#L4690'><span>4690:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4691' href='#L4691'><pre>4691</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_16x16x8bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4691' href='#L4691'><span>4691:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4692' href='#L4692'><pre>4692</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_32x32x1f32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4692' href='#L4692'><span>4692:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4693' href='#L4693'><pre>4693</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_32x32x2f32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4693' href='#L4693'><span>4693:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4694' href='#L4694'><pre>4694</pre></a></td><td class='covered-line'><pre>113</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_32x32x4f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4694' href='#L4694'><span>4694:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4695' href='#L4695'><pre>4695</pre></a></td><td class='covered-line'><pre>119</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_32x32x8f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4695' href='#L4695'><span>4695:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4696' href='#L4696'><pre>4696</pre></a></td><td class='covered-line'><pre>125</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_i32_32x32x4i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4696' href='#L4696'><span>4696:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4697' href='#L4697'><pre>4697</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_i32_32x32x8i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4697' href='#L4697'><span>4697:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4698' href='#L4698'><pre>4698</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_32x32x2bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4698' href='#L4698'><span>4698:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4699' href='#L4699'><pre>4699</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_32x32x4bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4699' href='#L4699'><span>4699:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4700' href='#L4700'><pre>4700</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_32x32x4bf16_1k:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4700' href='#L4700'><span>4700:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4701' href='#L4701'><pre>4701</pre></a></td><td class='covered-line'><pre>148</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_16x16x4bf16_1k:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4701' href='#L4701'><span>4701:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4702' href='#L4702'><pre>4702</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_4x4x4bf16_1k:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4702' href='#L4702'><span>4702:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4703' href='#L4703'><pre>4703</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_32x32x8bf16_1k:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4703' href='#L4703'><span>4703:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4704' href='#L4704'><pre>4704</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_16x16x16bf16_1k:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4704' href='#L4704'><span>4704:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4705' href='#L4705'><pre>4705</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f64_16x16x4f64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4705' href='#L4705'><span>4705:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4706' href='#L4706'><pre>4706</pre></a></td><td class='covered-line'><pre>173</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f64_4x4x4f64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4706' href='#L4706'><span>4706:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4707' href='#L4707'><pre>4707</pre></a></td><td class='covered-line'><pre>178</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_i32_16x16x32_i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4707' href='#L4707'><span>4707:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4708' href='#L4708'><pre>4708</pre></a></td><td class='covered-line'><pre>183</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_i32_32x32x16_i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4708' href='#L4708'><span>4708:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4709' href='#L4709'><pre>4709</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_16x16x8_xf32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4709' href='#L4709'><span>4709:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4710' href='#L4710'><pre>4710</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_32x32x4_xf32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4710' href='#L4710'><span>4710:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4711' href='#L4711'><pre>4711</pre></a></td><td class='covered-line'><pre>196</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_16x16x32_bf8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4711' href='#L4711'><span>4711:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4712' href='#L4712'><pre>4712</pre></a></td><td class='covered-line'><pre>199</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_16x16x32_bf8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4712' href='#L4712'><span>4712:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4713' href='#L4713'><pre>4713</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_16x16x32_fp8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4713' href='#L4713'><span>4713:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4714' href='#L4714'><pre>4714</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_16x16x32_fp8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4714' href='#L4714'><span>4714:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4715' href='#L4715'><pre>4715</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_32x32x16_bf8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4715' href='#L4715'><span>4715:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4716' href='#L4716'><pre>4716</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_32x32x16_bf8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4716' href='#L4716'><span>4716:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4717' href='#L4717'><pre>4717</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_32x32x16_fp8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4717' href='#L4717'><span>4717:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4718' href='#L4718'><pre>4718</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_mfma_f32_32x32x16_fp8_fp8: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4718' href='#L4718'><span>4718:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4719' href='#L4719'><pre>4719</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Default for MAI intrinsics.</pre></td></tr><tr><td class='line-number'><a name='L4720' href='#L4720'><pre>4720</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // srcC can also be an immediate which can be folded later.</pre></td></tr><tr><td class='line-number'><a name='L4721' href='#L4721'><pre>4721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Should we eventually add an alternative mapping with AGPR src</pre></td></tr><tr><td class='line-number'><a name='L4722' href='#L4722'><pre>4722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // for srcA/srcB?</pre></td></tr><tr><td class='line-number'><a name='L4723' href='#L4723'><pre>4723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //</pre></td></tr><tr><td class='line-number'><a name='L4724' href='#L4724'><pre>4724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // vdst, srcA, srcB, srcC</pre></td></tr><tr><td class='line-number'><a name='L4725' href='#L4725'><pre>4725</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>      const SIMachineFunctionInfo *Info = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L4726' href='#L4726'><pre>4726</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>      OpdsMapping[0] =</pre></td></tr><tr><td class='line-number'><a name='L4727' href='#L4727'><pre>4727</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>          Info-&gt;mayNeedAGPRs()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4727' href='#L4727'><span>4727:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4728' href='#L4728'><pre>4728</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>              ? <div class='tooltip'>getAGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI)<span class='tooltip-content'>161</span></div></pre></td></tr><tr><td class='line-number'><a name='L4729' href='#L4729'><pre>4729</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>              : <div class='tooltip'>getVGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI)<span class='tooltip-content'>56</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L4730' href='#L4730'><pre>4730</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>      OpdsMapping[2] = getVGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4731' href='#L4731'><pre>4731</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>      OpdsMapping[3] = getVGPROpMapping(MI.getOperand(3).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4732' href='#L4732'><pre>4732</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>      OpdsMapping[4] =</pre></td></tr><tr><td class='line-number'><a name='L4733' href='#L4733'><pre>4733</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>          Info-&gt;mayNeedAGPRs()</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4733' href='#L4733'><span>4733:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4734' href='#L4734'><pre>4734</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>              ? <div class='tooltip'>getAGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI)<span class='tooltip-content'>161</span></div></pre></td></tr><tr><td class='line-number'><a name='L4735' href='#L4735'><pre>4735</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>              : <div class='tooltip'>getVGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI)<span class='tooltip-content'>56</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L4736' href='#L4736'><pre>4736</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4737' href='#L4737'><pre>4737</pre></a></td><td class='covered-line'><pre>214</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4738' href='#L4738'><pre>4738</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_f32_16x16x32_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4738' href='#L4738'><span>4738:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4739' href='#L4739'><pre>4739</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_f32_32x32x16_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4739' href='#L4739'><span>4739:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4740' href='#L4740'><pre>4740</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_f32_16x16x32_bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4740' href='#L4740'><span>4740:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4741' href='#L4741'><pre>4741</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_f32_32x32x16_bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4741' href='#L4741'><span>4741:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4742' href='#L4742'><pre>4742</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_i32_16x16x64_i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4742' href='#L4742'><span>4742:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4743' href='#L4743'><pre>4743</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_i32_32x32x32_i8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4743' href='#L4743'><span>4743:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4744' href='#L4744'><pre>4744</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_f32_16x16x64_bf8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4744' href='#L4744'><span>4744:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4745' href='#L4745'><pre>4745</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_f32_16x16x64_bf8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4745' href='#L4745'><span>4745:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4746' href='#L4746'><pre>4746</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_f32_16x16x64_fp8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4746' href='#L4746'><span>4746:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4747' href='#L4747'><pre>4747</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_f32_16x16x64_fp8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4747' href='#L4747'><span>4747:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4748' href='#L4748'><pre>4748</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_f32_32x32x32_bf8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4748' href='#L4748'><span>4748:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4749' href='#L4749'><pre>4749</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_f32_32x32x32_bf8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4749' href='#L4749'><span>4749:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4750' href='#L4750'><pre>4750</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_f32_32x32x32_fp8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4750' href='#L4750'><span>4750:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4751' href='#L4751'><pre>4751</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_smfmac_f32_32x32x32_fp8_fp8: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4751' href='#L4751'><span>4751:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4752' href='#L4752'><pre>4752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // vdst, srcA, srcB, srcC, idx</pre></td></tr><tr><td class='line-number'><a name='L4753' href='#L4753'><pre>4753</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      OpdsMapping[0] = getAGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4754' href='#L4754'><pre>4754</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      OpdsMapping[2] = getVGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4755' href='#L4755'><pre>4755</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      OpdsMapping[3] = getVGPROpMapping(MI.getOperand(3).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4756' href='#L4756'><pre>4756</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      OpdsMapping[4] = getAGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4757' href='#L4757'><pre>4757</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      OpdsMapping[5] = getVGPROpMapping(MI.getOperand(5).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4758' href='#L4758'><pre>4758</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4759' href='#L4759'><pre>4759</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4760' href='#L4760'><pre>4760</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_p1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4760' href='#L4760'><span>4760:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4761' href='#L4761'><pre>4761</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_p2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4761' href='#L4761'><span>4761:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4762' href='#L4762'><pre>4762</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_mov:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4762' href='#L4762'><span>4762:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4763' href='#L4763'><pre>4763</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_p1_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4763' href='#L4763'><span>4763:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4764' href='#L4764'><pre>4764</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_p2_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4764' href='#L4764'><span>4764:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4765' href='#L4765'><pre>4765</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_lds_param_load: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4765' href='#L4765'><span>4765:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4766' href='#L4766'><pre>4766</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      const int M0Idx = MI.getNumOperands() - 1;</pre></td></tr><tr><td class='line-number'><a name='L4767' href='#L4767'><pre>4767</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      Register M0Reg = MI.getOperand(M0Idx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4768' href='#L4768'><pre>4768</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      unsigned M0Bank = getRegBankID(M0Reg, MRI, AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L4769' href='#L4769'><pre>4769</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4770' href='#L4770'><pre>4770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4771' href='#L4771'><pre>4771</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4772' href='#L4772'><pre>4772</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>      for (int I = 2; I != M0Idx &amp;&amp; MI.getOperand(I).isReg(); <div class='tooltip'>++I<span class='tooltip-content'>44</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4772' href='#L4772'><span>4772:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L4772' href='#L4772'><span>4772:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4772'><span>4772:23</span></a></span>) to (<span class='line-number'><a href='#L4772'><span>4772:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4772:23)
     Condition C2 --> (4772:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4773' href='#L4773'><pre>4773</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        OpdsMapping[I] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4774' href='#L4774'><pre>4774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4775' href='#L4775'><pre>4775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Must be SGPR, but we must take whatever the original bank is and fix it</pre></td></tr><tr><td class='line-number'><a name='L4776' href='#L4776'><pre>4776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // later.</pre></td></tr><tr><td class='line-number'><a name='L4777' href='#L4777'><pre>4777</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      OpdsMapping[M0Idx] = AMDGPU::getValueMapping(M0Bank, 32);</pre></td></tr><tr><td class='line-number'><a name='L4778' href='#L4778'><pre>4778</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4779' href='#L4779'><pre>4779</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4780' href='#L4780'><pre>4780</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_inreg_p10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4780' href='#L4780'><span>4780:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4781' href='#L4781'><pre>4781</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_inreg_p2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4781' href='#L4781'><span>4781:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4782' href='#L4782'><pre>4782</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_inreg_p10_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4782' href='#L4782'><span>4782:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4783' href='#L4783'><pre>4783</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_inreg_p2_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4783' href='#L4783'><span>4783:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4784' href='#L4784'><pre>4784</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_p10_rtz_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4784' href='#L4784'><span>4784:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4785' href='#L4785'><pre>4785</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_interp_p2_rtz_f16: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4785' href='#L4785'><span>4785:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4786' href='#L4786'><pre>4786</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4787' href='#L4787'><pre>4787</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4788' href='#L4788'><pre>4788</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4789' href='#L4789'><pre>4789</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4790' href='#L4790'><pre>4790</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4791' href='#L4791'><pre>4791</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4792' href='#L4792'><pre>4792</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4793' href='#L4793'><pre>4793</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ballot: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4793' href='#L4793'><span>4793:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>121</span>, <span class='None'>False</span>: <span class='covered-line'>16.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4794' href='#L4794'><pre>4794</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>      unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4795' href='#L4795'><pre>4795</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>      unsigned SrcSize = MRI.getType(MI.getOperand(2).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4796' href='#L4796'><pre>4796</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4797' href='#L4797'><pre>4797</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, SrcSize);</pre></td></tr><tr><td class='line-number'><a name='L4798' href='#L4798'><pre>4798</pre></a></td><td class='covered-line'><pre>121</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4799' href='#L4799'><pre>4799</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4800' href='#L4800'><pre>4800</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_inverse_ballot: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4800' href='#L4800'><span>4800:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4801' href='#L4801'><pre>4801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This must be an SGPR, but accept a VGPR.</pre></td></tr><tr><td class='line-number'><a name='L4802' href='#L4802'><pre>4802</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      Register MaskReg = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4803' href='#L4803'><pre>4803</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      unsigned MaskSize = MRI.getType(MaskReg).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4804' href='#L4804'><pre>4804</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      unsigned MaskBank = getRegBankID(MaskReg, MRI, AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L4805' href='#L4805'><pre>4805</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</pre></td></tr><tr><td class='line-number'><a name='L4806' href='#L4806'><pre>4806</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(MaskBank, MaskSize);</pre></td></tr><tr><td class='line-number'><a name='L4807' href='#L4807'><pre>4807</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4808' href='#L4808'><pre>4808</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4809' href='#L4809'><pre>4809</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_quadmask:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4809' href='#L4809'><span>4809:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4810' href='#L4810'><pre>4810</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_wqm: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4810' href='#L4810'><span>4810:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4811' href='#L4811'><pre>4811</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      Register MaskReg = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4812' href='#L4812'><pre>4812</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      unsigned MaskSize = MRI.getType(MaskReg).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4813' href='#L4813'><pre>4813</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      unsigned MaskBank = getRegBankID(MaskReg, MRI, AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L4814' href='#L4814'><pre>4814</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, MaskSize);</pre></td></tr><tr><td class='line-number'><a name='L4815' href='#L4815'><pre>4815</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(MaskBank, MaskSize);</pre></td></tr><tr><td class='line-number'><a name='L4816' href='#L4816'><pre>4816</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4817' href='#L4817'><pre>4817</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4818' href='#L4818'><pre>4818</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wave_reduce_umin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4818' href='#L4818'><span>4818:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4819' href='#L4819'><pre>4819</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wave_reduce_umax: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4819' href='#L4819'><span>4819:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4820' href='#L4820'><pre>4820</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4821' href='#L4821'><pre>4821</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4822' href='#L4822'><pre>4822</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      unsigned OpSize = MRI.getType(MI.getOperand(2).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4823' href='#L4823'><pre>4823</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      auto regBankID =</pre></td></tr><tr><td class='line-number'><a name='L4824' href='#L4824'><pre>4824</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>          isSALUMapping(MI) ? <div class='tooltip'>AMDGPU::SGPRRegBankID<span class='tooltip-content'>24</span></div> : <div class='tooltip'>AMDGPU::VGPRRegBankID<span class='tooltip-content'>24</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4824' href='#L4824'><span>4824:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4825' href='#L4825'><pre>4825</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(regBankID, OpSize);</pre></td></tr><tr><td class='line-number'><a name='L4826' href='#L4826'><pre>4826</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4827' href='#L4827'><pre>4827</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4828' href='#L4828'><pre>4828</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_bitreplicate:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4828' href='#L4828'><span>4828:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4829' href='#L4829'><pre>4829</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      Register MaskReg = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4830' href='#L4830'><pre>4830</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      unsigned MaskBank = getRegBankID(MaskReg, MRI, AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L4831' href='#L4831'><pre>4831</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 64);</pre></td></tr><tr><td class='line-number'><a name='L4832' href='#L4832'><pre>4832</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(MaskBank, 32);</pre></td></tr><tr><td class='line-number'><a name='L4833' href='#L4833'><pre>4833</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4834' href='#L4834'><pre>4834</pre></a></td><td class='covered-line'><pre>9.84k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4835' href='#L4835'><pre>4835</pre></a></td><td class='covered-line'><pre>16.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4836' href='#L4836'><pre>4836</pre></a></td><td class='covered-line'><pre>9.84k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4836' href='#L4836'><span>4836:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.04k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4837' href='#L4837'><pre>4837</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD_D16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4837' href='#L4837'><span>4837:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4838' href='#L4838'><pre>4838</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4838' href='#L4838'><span>4838:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4839' href='#L4839'><pre>4839</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE_D16: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4839' href='#L4839'><span>4839:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4840' href='#L4840'><pre>4840</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    auto IntrID = AMDGPU::getIntrinsicID(MI);</pre></td></tr><tr><td class='line-number'><a name='L4841' href='#L4841'><pre>4841</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    const AMDGPU::RsrcIntrinsic *RSrcIntrin = AMDGPU::lookupRsrcIntrinsic(IntrID);</pre></td></tr><tr><td class='line-number'><a name='L4842' href='#L4842'><pre>4842</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    assert(RSrcIntrin &amp;&amp; &quot;missing RsrcIntrinsic for image intrinsic&quot;);</pre></td></tr><tr><td class='line-number'><a name='L4843' href='#L4843'><pre>4843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Non-images can have complications from operands that allow both SGPR</pre></td></tr><tr><td class='line-number'><a name='L4844' href='#L4844'><pre>4844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // and VGPR. For now it&apos;s too complicated to figure out the final opcode</pre></td></tr><tr><td class='line-number'><a name='L4845' href='#L4845'><pre>4845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // to derive the register bank from the MCInstrDesc.</pre></td></tr><tr><td class='line-number'><a name='L4846' href='#L4846'><pre>4846</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    assert(RSrcIntrin-&gt;IsImage);</pre></td></tr><tr><td class='line-number'><a name='L4847' href='#L4847'><pre>4847</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    return getImageMapping(MRI, MI, RSrcIntrin-&gt;RsrcArg);</pre></td></tr><tr><td class='line-number'><a name='L4848' href='#L4848'><pre>4848</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4849' href='#L4849'><pre>4849</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4849' href='#L4849'><span>4849:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4850' href='#L4850'><pre>4850</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    unsigned N = MI.getNumExplicitOperands() - 2;</pre></td></tr><tr><td class='line-number'><a name='L4851' href='#L4851'><pre>4851</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 128);</pre></td></tr><tr><td class='line-number'><a name='L4852' href='#L4852'><pre>4852</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    OpdsMapping[N] = getSGPROpMapping(MI.getOperand(N).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4853' href='#L4853'><pre>4853</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    if (N == 3) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4853' href='#L4853'><span>4853:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4854' href='#L4854'><pre>4854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Sequential form: all operands combined into VGPR256/VGPR512</pre></td></tr><tr><td class='line-number'><a name='L4855' href='#L4855'><pre>4855</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      unsigned Size = MRI.getType(MI.getOperand(2).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4856' href='#L4856'><pre>4856</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      if (Size &gt; 256)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4856' href='#L4856'><span>4856:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4857' href='#L4857'><pre>4857</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>        Size = 512;</pre></td></tr><tr><td class='line-number'><a name='L4858' href='#L4858'><pre>4858</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4859' href='#L4859'><pre>4859</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L4860' href='#L4860'><pre>4860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // NSA form</pre></td></tr><tr><td class='line-number'><a name='L4861' href='#L4861'><pre>4861</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>      for (unsigned I = 2; I &lt; N; <div class='tooltip'>++I<span class='tooltip-content'>207</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4861' href='#L4861'><span>4861:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>207</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4862' href='#L4862'><pre>4862</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>        unsigned Size = MRI.getType(MI.getOperand(I).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4863' href='#L4863'><pre>4863</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>        OpdsMapping[I] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4864' href='#L4864'><pre>4864</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L4865' href='#L4865'><pre>4865</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4866' href='#L4866'><pre>4866</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L4867' href='#L4867'><pre>4867</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4868' href='#L4868'><pre>4868</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC_W_SIDE_EFFECTS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4868' href='#L4868'><span>4868:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09k</span>, <span class='None'>False</span>: <span class='covered-line'>254k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4869' href='#L4869'><pre>4869</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>  case AMDGPU::G_INTRINSIC_CONVERGENT_W_SIDE_EFFECTS: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4869' href='#L4869'><span>4869:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>350</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4870' href='#L4870'><pre>4870</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    auto IntrID = cast&lt;GIntrinsic&gt;(MI).getIntrinsicID();</pre></td></tr><tr><td class='line-number'><a name='L4871' href='#L4871'><pre>4871</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    switch (IntrID) {</pre></td></tr><tr><td class='line-number'><a name='L4872' href='#L4872'><pre>4872</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_getreg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4872' href='#L4872'><span>4872:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>1.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4873' href='#L4873'><pre>4873</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_memtime:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4873' href='#L4873'><span>4873:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4874' href='#L4874'><pre>4874</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_memrealtime:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4874' href='#L4874'><span>4874:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4875' href='#L4875'><pre>4875</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_get_waveid_in_workgroup:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4875' href='#L4875'><span>4875:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4876' href='#L4876'><pre>4876</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_sendmsg_rtn: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4876' href='#L4876'><span>4876:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4877' href='#L4877'><pre>4877</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      unsigned Size = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4878' href='#L4878'><pre>4878</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4879' href='#L4879'><pre>4879</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4880' href='#L4880'><pre>4880</pre></a></td><td class='covered-line'><pre>34</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4881' href='#L4881'><pre>4881</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_global_atomic_fadd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4881' href='#L4881'><span>4881:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>1.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4882' href='#L4882'><pre>4882</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_global_atomic_csub:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4882' href='#L4882'><span>4882:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>1.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4883' href='#L4883'><pre>4883</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_global_atomic_fmin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4883' href='#L4883'><span>4883:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4884' href='#L4884'><pre>4884</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_global_atomic_fmax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4884' href='#L4884'><span>4884:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4885' href='#L4885'><pre>4885</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_global_atomic_fmin_num:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4885' href='#L4885'><span>4885:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4886' href='#L4886'><pre>4886</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_global_atomic_fmax_num:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4886' href='#L4886'><span>4886:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4887' href='#L4887'><pre>4887</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_flat_atomic_fadd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4887' href='#L4887'><span>4887:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>1.38k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4888' href='#L4888'><pre>4888</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_flat_atomic_fmin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4888' href='#L4888'><span>4888:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4889' href='#L4889'><pre>4889</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_flat_atomic_fmax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4889' href='#L4889'><span>4889:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4890' href='#L4890'><pre>4890</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_flat_atomic_fmin_num:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4890' href='#L4890'><span>4890:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4891' href='#L4891'><pre>4891</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_flat_atomic_fmax_num:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4891' href='#L4891'><span>4891:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4892' href='#L4892'><pre>4892</pre></a></td><td class='covered-line'><pre>190</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_global_atomic_fadd_v2bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4892' href='#L4892'><span>4892:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4893' href='#L4893'><pre>4893</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_flat_atomic_fadd_v2bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4893' href='#L4893'><span>4893:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4894' href='#L4894'><pre>4894</pre></a></td><td class='covered-line'><pre>203</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_atomic_cond_sub_u32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4894' href='#L4894'><span>4894:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4895' href='#L4895'><pre>4895</pre></a></td><td class='covered-line'><pre>205</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_global_atomic_ordered_add_b64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4895' href='#L4895'><span>4895:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4896' href='#L4896'><pre>4896</pre></a></td><td class='covered-line'><pre>207</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_global_load_tr_b64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4896' href='#L4896'><span>4896:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4897' href='#L4897'><pre>4897</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_global_load_tr_b128:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4897' href='#L4897'><span>4897:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4898' href='#L4898'><pre>4898</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>      return getDefaultMappingAllVGPR(MI);</pre></td></tr><tr><td class='line-number'><a name='L4899' href='#L4899'><pre>4899</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_ordered_add:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4899' href='#L4899'><span>4899:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>61</span>, <span class='None'>False</span>: <span class='covered-line'>1.37k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4900' href='#L4900'><pre>4900</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_ordered_swap:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4900' href='#L4900'><span>4900:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4901' href='#L4901'><pre>4901</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_fadd_v2bf16: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4901' href='#L4901'><span>4901:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4902' href='#L4902'><pre>4902</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>      unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4903' href='#L4903'><pre>4903</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4904' href='#L4904'><pre>4904</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>      unsigned M0Bank = getRegBankID(MI.getOperand(2).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L4905' href='#L4905'><pre>4905</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>                                 AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L4906' href='#L4906'><pre>4906</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(M0Bank, 32);</pre></td></tr><tr><td class='line-number'><a name='L4907' href='#L4907'><pre>4907</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4908' href='#L4908'><pre>4908</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4909' href='#L4909'><pre>4909</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4910' href='#L4910'><pre>4910</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_append:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4910' href='#L4910'><span>4910:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4911' href='#L4911'><pre>4911</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_consume: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4911' href='#L4911'><span>4911:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4912' href='#L4912'><pre>4912</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4913' href='#L4913'><pre>4913</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L4914' href='#L4914'><pre>4914</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      OpdsMapping[2] = getSGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4915' href='#L4915'><pre>4915</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4916' href='#L4916'><pre>4916</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4917' href='#L4917'><pre>4917</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_exp_compr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4917' href='#L4917'><span>4917:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4918' href='#L4918'><pre>4918</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4919' href='#L4919'><pre>4919</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4920' href='#L4920'><pre>4920</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4921' href='#L4921'><pre>4921</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_exp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4921' href='#L4921'><span>4921:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>1.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4922' href='#L4922'><pre>4922</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Could we support packed types here?</pre></td></tr><tr><td class='line-number'><a name='L4923' href='#L4923'><pre>4923</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4924' href='#L4924'><pre>4924</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4925' href='#L4925'><pre>4925</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      OpdsMapping[5] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4926' href='#L4926'><pre>4926</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      OpdsMapping[6] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4927' href='#L4927'><pre>4927</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4928' href='#L4928'><pre>4928</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_exp_row:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4928' href='#L4928'><span>4928:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4929' href='#L4929'><pre>4929</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4930' href='#L4930'><pre>4930</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      OpdsMapping[4] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4931' href='#L4931'><pre>4931</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      OpdsMapping[5] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4932' href='#L4932'><pre>4932</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      OpdsMapping[6] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L4933' href='#L4933'><pre>4933</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      OpdsMapping[8] = getSGPROpMapping(MI.getOperand(8).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4934' href='#L4934'><pre>4934</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4935' href='#L4935'><pre>4935</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_sendmsg:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4935' href='#L4935'><span>4935:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4936' href='#L4936'><pre>4936</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_sendmsghalt: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4936' href='#L4936'><span>4936:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4937' href='#L4937'><pre>4937</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This must be an SGPR, but accept a VGPR.</pre></td></tr><tr><td class='line-number'><a name='L4938' href='#L4938'><pre>4938</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      unsigned Bank = getRegBankID(MI.getOperand(2).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L4939' href='#L4939'><pre>4939</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                                   AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L4940' href='#L4940'><pre>4940</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(Bank, 32);</pre></td></tr><tr><td class='line-number'><a name='L4941' href='#L4941'><pre>4941</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4942' href='#L4942'><pre>4942</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4943' href='#L4943'><pre>4943</pre></a></td><td class='covered-line'><pre>245</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_setreg: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4943' href='#L4943'><span>4943:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>245</span>, <span class='None'>False</span>: <span class='covered-line'>1.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4944' href='#L4944'><pre>4944</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This must be an SGPR, but accept a VGPR.</pre></td></tr><tr><td class='line-number'><a name='L4945' href='#L4945'><pre>4945</pre></a></td><td class='covered-line'><pre>245</pre></td><td class='code'><pre>      unsigned Bank = getRegBankID(MI.getOperand(2).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L4946' href='#L4946'><pre>4946</pre></a></td><td class='covered-line'><pre>245</pre></td><td class='code'><pre>                                   AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L4947' href='#L4947'><pre>4947</pre></a></td><td class='covered-line'><pre>245</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(Bank, 32);</pre></td></tr><tr><td class='line-number'><a name='L4948' href='#L4948'><pre>4948</pre></a></td><td class='covered-line'><pre>245</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4949' href='#L4949'><pre>4949</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4950' href='#L4950'><pre>4950</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_ttracedata: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4950' href='#L4950'><span>4950:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4951' href='#L4951'><pre>4951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This must be an SGPR, but accept a VGPR.</pre></td></tr><tr><td class='line-number'><a name='L4952' href='#L4952'><pre>4952</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      unsigned Bank =</pre></td></tr><tr><td class='line-number'><a name='L4953' href='#L4953'><pre>4953</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>          getRegBankID(MI.getOperand(1).getReg(), MRI, AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L4954' href='#L4954'><pre>4954</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      OpdsMapping[1] = AMDGPU::getValueMapping(Bank, 32);</pre></td></tr><tr><td class='line-number'><a name='L4955' href='#L4955'><pre>4955</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4956' href='#L4956'><pre>4956</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4957' href='#L4957'><pre>4957</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_end_cf: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4957' href='#L4957'><span>4957:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>1.15k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4958' href='#L4958'><pre>4958</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>      unsigned Size = getSizeInBits(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4959' href='#L4959'><pre>4959</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L4960' href='#L4960'><pre>4960</pre></a></td><td class='covered-line'><pre>288</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4961' href='#L4961'><pre>4961</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4962' href='#L4962'><pre>4962</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_else: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4962' href='#L4962'><span>4962:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4963' href='#L4963'><pre>4963</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      unsigned WaveSize = getSizeInBits(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4964' href='#L4964'><pre>4964</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</pre></td></tr><tr><td class='line-number'><a name='L4965' href='#L4965'><pre>4965</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, WaveSize);</pre></td></tr><tr><td class='line-number'><a name='L4966' href='#L4966'><pre>4966</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, WaveSize);</pre></td></tr><tr><td class='line-number'><a name='L4967' href='#L4967'><pre>4967</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4968' href='#L4968'><pre>4968</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4969' href='#L4969'><pre>4969</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_live_mask: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4969' href='#L4969'><span>4969:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4970' href='#L4970'><pre>4970</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</pre></td></tr><tr><td class='line-number'><a name='L4971' href='#L4971'><pre>4971</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4972' href='#L4972'><pre>4972</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4973' href='#L4973'><pre>4973</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_wqm_demote:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4973' href='#L4973'><span>4973:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>1.39k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4974' href='#L4974'><pre>4974</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_kill: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4974' href='#L4974'><span>4974:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4975' href='#L4975'><pre>4975</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::VCCRegBankID, 1);</pre></td></tr><tr><td class='line-number'><a name='L4976' href='#L4976'><pre>4976</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4977' href='#L4977'><pre>4977</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4978' href='#L4978'><pre>4978</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case Intrinsic::amdgcn_raw_buffer_load:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4978' href='#L4978'><span>4978:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4979' href='#L4979'><pre>4979</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_load:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4979' href='#L4979'><span>4979:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4980' href='#L4980'><pre>4980</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_raw_tbuffer_load:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4980' href='#L4980'><span>4980:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4981' href='#L4981'><pre>4981</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_tbuffer_load: {</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4981' href='#L4981'><span>4981:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4982' href='#L4982'><pre>4982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Should make intrinsic ID the last operand of the instruction,</pre></td></tr><tr><td class='line-number'><a name='L4983' href='#L4983'><pre>4983</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // then this would be the same as store<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L4984' href='#L4984'><pre>4984</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[0] = getVGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L4985' href='#L4985'><pre>4985</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[2] = getSGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L4986' href='#L4986'><pre>4986</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[3] = getVGPROpMapping(MI.getOperand(3).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L4987' href='#L4987'><pre>4987</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[4] = getSGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L4988' href='#L4988'><pre>4988</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break;</span></pre></td></tr><tr><td class='line-number'><a name='L4989' href='#L4989'><pre>4989</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L4990' href='#L4990'><pre>4990</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre><span class='red'>    </span>case Intrinsic::amdgcn_raw_buffer_load_lds:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4990' href='#L4990'><span>4990:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4991' href='#L4991'><pre>4991</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_raw_ptr_buffer_load_lds: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4991' href='#L4991'><span>4991:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4992' href='#L4992'><pre>4992</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      OpdsMapping[1] = getSGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4993' href='#L4993'><pre>4993</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      OpdsMapping[2] = getSGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4994' href='#L4994'><pre>4994</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      OpdsMapping[4] = getVGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4995' href='#L4995'><pre>4995</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      OpdsMapping[5] = getSGPROpMapping(MI.getOperand(5).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L4996' href='#L4996'><pre>4996</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4997' href='#L4997'><pre>4997</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4998' href='#L4998'><pre>4998</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case Intrinsic::amdgcn_raw_buffer_store:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4998' href='#L4998'><span>4998:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4999' href='#L4999'><pre>4999</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_store:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4999' href='#L4999'><span>4999:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5000' href='#L5000'><pre>5000</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_raw_buffer_store_format:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5000' href='#L5000'><span>5000:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5001' href='#L5001'><pre>5001</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_store_format:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5001' href='#L5001'><span>5001:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5002' href='#L5002'><pre>5002</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_raw_tbuffer_store:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5002' href='#L5002'><span>5002:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5003' href='#L5003'><pre>5003</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_tbuffer_store: {</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5003' href='#L5003'><span>5003:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5004' href='#L5004'><pre>5004</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[1] = getVGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5005' href='#L5005'><pre>5005</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[2] = getSGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5006' href='#L5006'><pre>5006</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[3] = getVGPROpMapping(MI.getOperand(3).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5007' href='#L5007'><pre>5007</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[4] = getSGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5008' href='#L5008'><pre>5008</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5009' href='#L5009'><pre>5009</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L5010' href='#L5010'><pre>5010</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_struct_buffer_load:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5010' href='#L5010'><span>5010:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5011' href='#L5011'><pre>5011</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_buffer_load:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5011' href='#L5011'><span>5011:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5012' href='#L5012'><pre>5012</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_struct_tbuffer_load:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5012' href='#L5012'><span>5012:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5013' href='#L5013'><pre>5013</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_tbuffer_load: {</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5013' href='#L5013'><span>5013:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5014' href='#L5014'><pre>5014</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[0] = getVGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5015' href='#L5015'><pre>5015</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[2] = getSGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5016' href='#L5016'><pre>5016</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[3] = getVGPROpMapping(MI.getOperand(3).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5017' href='#L5017'><pre>5017</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[4] = getVGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5018' href='#L5018'><pre>5018</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[5] = getSGPROpMapping(MI.getOperand(5).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5019' href='#L5019'><pre>5019</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5020' href='#L5020'><pre>5020</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L5021' href='#L5021'><pre>5021</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre><span class='red'>    </span>case Intrinsic::amdgcn_struct_buffer_load_lds:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5021' href='#L5021'><span>5021:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5022' href='#L5022'><pre>5022</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_struct_ptr_buffer_load_lds: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5022' href='#L5022'><span>5022:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5023' href='#L5023'><pre>5023</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      OpdsMapping[1] = getSGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5024' href='#L5024'><pre>5024</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      OpdsMapping[2] = getSGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5025' href='#L5025'><pre>5025</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      OpdsMapping[4] = getVGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5026' href='#L5026'><pre>5026</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      OpdsMapping[5] = getVGPROpMapping(MI.getOperand(5).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5027' href='#L5027'><pre>5027</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      OpdsMapping[6] = getSGPROpMapping(MI.getOperand(6).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5028' href='#L5028'><pre>5028</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5029' href='#L5029'><pre>5029</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5030' href='#L5030'><pre>5030</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case Intrinsic::amdgcn_struct_buffer_store:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5030' href='#L5030'><span>5030:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5031' href='#L5031'><pre>5031</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_buffer_store:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5031' href='#L5031'><span>5031:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5032' href='#L5032'><pre>5032</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_struct_tbuffer_store:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5032' href='#L5032'><span>5032:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5033' href='#L5033'><pre>5033</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_tbuffer_store: {</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5033' href='#L5033'><span>5033:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5034' href='#L5034'><pre>5034</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[1] = getVGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5035' href='#L5035'><pre>5035</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[2] = getSGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5036' href='#L5036'><pre>5036</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[3] = getVGPROpMapping(MI.getOperand(3).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5037' href='#L5037'><pre>5037</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[4] = getVGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5038' href='#L5038'><pre>5038</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      OpdsMapping[5] = getSGPROpMapping(MI.getOperand(5).getReg(), MRI, *TRI);</span></pre></td></tr><tr><td class='line-number'><a name='L5039' href='#L5039'><pre>5039</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      break</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5040' href='#L5040'><pre>5040</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L5041' href='#L5041'><pre>5041</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre><span class='red'>    </span>case Intrinsic::amdgcn_init_exec_from_input: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5041' href='#L5041'><span>5041:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>1.41k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5042' href='#L5042'><pre>5042</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      unsigned Size = getSizeInBits(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5043' href='#L5043'><pre>5043</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, Size);</pre></td></tr><tr><td class='line-number'><a name='L5044' href='#L5044'><pre>5044</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>      break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5045' href='#L5045'><pre>5045</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    }</span></pre></td></tr><tr><td class='line-number'><a name='L5046' href='#L5046'><pre>5046</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre><span class='red'>    </span>case Intrinsic::amdgcn_ds_gws_init:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5046' href='#L5046'><span>5046:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>1.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5047' href='#L5047'><pre>5047</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_gws_barrier:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5047' href='#L5047'><span>5047:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>116</span>, <span class='None'>False</span>: <span class='covered-line'>1.32k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5048' href='#L5048'><pre>5048</pre></a></td><td class='covered-line'><pre>212</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_gws_sema_br: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5048' href='#L5048'><span>5048:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5049' href='#L5049'><pre>5049</pre></a></td><td class='covered-line'><pre>212</pre></td><td class='code'><pre>      OpdsMapping[1] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32);</pre></td></tr><tr><td class='line-number'><a name='L5050' href='#L5050'><pre>5050</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5051' href='#L5051'><pre>5051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This must be an SGPR, but accept a VGPR.</pre></td></tr><tr><td class='line-number'><a name='L5052' href='#L5052'><pre>5052</pre></a></td><td class='covered-line'><pre>212</pre></td><td class='code'><pre>      unsigned Bank = getRegBankID(MI.getOperand(2).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L5053' href='#L5053'><pre>5053</pre></a></td><td class='covered-line'><pre>212</pre></td><td class='code'><pre>                                   AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L5054' href='#L5054'><pre>5054</pre></a></td><td class='covered-line'><pre>212</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(Bank, 32);</pre></td></tr><tr><td class='line-number'><a name='L5055' href='#L5055'><pre>5055</pre></a></td><td class='covered-line'><pre>212</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5056' href='#L5056'><pre>5056</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5057' href='#L5057'><pre>5057</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_gws_sema_v:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5057' href='#L5057'><span>5057:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5058' href='#L5058'><pre>5058</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_gws_sema_p:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5058' href='#L5058'><span>5058:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5059' href='#L5059'><pre>5059</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_gws_sema_release_all: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5059' href='#L5059'><span>5059:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5060' href='#L5060'><pre>5060</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This must be an SGPR, but accept a VGPR.</pre></td></tr><tr><td class='line-number'><a name='L5061' href='#L5061'><pre>5061</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      unsigned Bank = getRegBankID(MI.getOperand(1).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L5062' href='#L5062'><pre>5062</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                                   AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L5063' href='#L5063'><pre>5063</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      OpdsMapping[1] = AMDGPU::getValueMapping(Bank, 32);</pre></td></tr><tr><td class='line-number'><a name='L5064' href='#L5064'><pre>5064</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5065' href='#L5065'><pre>5065</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5066' href='#L5066'><pre>5066</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_global_load_lds: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5066' href='#L5066'><span>5066:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5067' href='#L5067'><pre>5067</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      OpdsMapping[1] = getVGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5068' href='#L5068'><pre>5068</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      OpdsMapping[2] = getSGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5069' href='#L5069'><pre>5069</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5070' href='#L5070'><pre>5070</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5071' href='#L5071'><pre>5071</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_lds_direct_load: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5071' href='#L5071'><span>5071:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5072' href='#L5072'><pre>5072</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      const int M0Idx = MI.getNumOperands() - 1;</pre></td></tr><tr><td class='line-number'><a name='L5073' href='#L5073'><pre>5073</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      Register M0Reg = MI.getOperand(M0Idx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5074' href='#L5074'><pre>5074</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      unsigned M0Bank = getRegBankID(M0Reg, MRI, AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L5075' href='#L5075'><pre>5075</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L5076' href='#L5076'><pre>5076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5077' href='#L5077'><pre>5077</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, DstSize);</pre></td></tr><tr><td class='line-number'><a name='L5078' href='#L5078'><pre>5078</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      for (int I = 2; I != M0Idx &amp;&amp; <div class='tooltip'><span class='red'>MI.getOperand(I).isReg()</span><span class='tooltip-content'>0</span></div>; <div class='tooltip'><span class='red'>++I</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5078' href='#L5078'><span>5078:23</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L5078' href='#L5078'><span>5078:37</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L5078'><span>5078:23</span></a></span>) to (<span class='line-number'><a href='#L5078'><span>5078:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (5078:23)
     Condition C2 --> (5078:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L5079' href='#L5079'><pre>5079</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>OpdsMapping[I] = AMDGPU::getValueMapping(AMDGPU::VGPRRegBankID, 32)</span>;</pre></td></tr><tr><td class='line-number'><a name='L5080' href='#L5080'><pre>5080</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5081' href='#L5081'><pre>5081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Must be SGPR, but we must take whatever the original bank is and fix it</pre></td></tr><tr><td class='line-number'><a name='L5082' href='#L5082'><pre>5082</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // later.</pre></td></tr><tr><td class='line-number'><a name='L5083' href='#L5083'><pre>5083</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      OpdsMapping[M0Idx] = AMDGPU::getValueMapping(M0Bank, 32);</pre></td></tr><tr><td class='line-number'><a name='L5084' href='#L5084'><pre>5084</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5085' href='#L5085'><pre>5085</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5086' href='#L5086'><pre>5086</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_add_gs_reg_rtn:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5086' href='#L5086'><span>5086:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5087' href='#L5087'><pre>5087</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_sub_gs_reg_rtn:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5087' href='#L5087'><span>5087:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5088' href='#L5088'><pre>5088</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      OpdsMapping[0] = getVGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5089' href='#L5089'><pre>5089</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      OpdsMapping[2] = getVGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5090' href='#L5090'><pre>5090</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5091' href='#L5091'><pre>5091</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_ds_bvh_stack_rtn: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5091' href='#L5091'><span>5091:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5092' href='#L5092'><pre>5092</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      OpdsMapping[0] =</pre></td></tr><tr><td class='line-number'><a name='L5093' href='#L5093'><pre>5093</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          getVGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI); // %vdst</pre></td></tr><tr><td class='line-number'><a name='L5094' href='#L5094'><pre>5094</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      OpdsMapping[1] =</pre></td></tr><tr><td class='line-number'><a name='L5095' href='#L5095'><pre>5095</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          getVGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI); // %addr</pre></td></tr><tr><td class='line-number'><a name='L5096' href='#L5096'><pre>5096</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      OpdsMapping[3] =</pre></td></tr><tr><td class='line-number'><a name='L5097' href='#L5097'><pre>5097</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          getVGPROpMapping(MI.getOperand(3).getReg(), MRI, *TRI); // %addr</pre></td></tr><tr><td class='line-number'><a name='L5098' href='#L5098'><pre>5098</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      OpdsMapping[4] =</pre></td></tr><tr><td class='line-number'><a name='L5099' href='#L5099'><pre>5099</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          getVGPROpMapping(MI.getOperand(4).getReg(), MRI, *TRI); // %data0</pre></td></tr><tr><td class='line-number'><a name='L5100' href='#L5100'><pre>5100</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      OpdsMapping[5] =</pre></td></tr><tr><td class='line-number'><a name='L5101' href='#L5101'><pre>5101</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          getVGPROpMapping(MI.getOperand(5).getReg(), MRI, *TRI); // %data1</pre></td></tr><tr><td class='line-number'><a name='L5102' href='#L5102'><pre>5102</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5103' href='#L5103'><pre>5103</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5104' href='#L5104'><pre>5104</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_sleep_var:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5104' href='#L5104'><span>5104:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5105' href='#L5105'><pre>5105</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      OpdsMapping[1] = getSGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5106' href='#L5106'><pre>5106</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5107' href='#L5107'><pre>5107</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_barrier_signal_var:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5107' href='#L5107'><span>5107:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5108' href='#L5108'><pre>5108</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_barrier_join:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5108' href='#L5108'><span>5108:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5109' href='#L5109'><pre>5109</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_wakeup_barrier:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5109' href='#L5109'><span>5109:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5110' href='#L5110'><pre>5110</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      OpdsMapping[1] = getSGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5111' href='#L5111'><pre>5111</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5112' href='#L5112'><pre>5112</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_barrier_init:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5112' href='#L5112'><span>5112:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5113' href='#L5113'><pre>5113</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      OpdsMapping[1] = getSGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5114' href='#L5114'><pre>5114</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      OpdsMapping[2] = getSGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5115' href='#L5115'><pre>5115</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5116' href='#L5116'><pre>5116</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_barrier_signal_isfirst_var: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5116' href='#L5116'><span>5116:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5117' href='#L5117'><pre>5117</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      const unsigned ResultSize = 1;</pre></td></tr><tr><td class='line-number'><a name='L5118' href='#L5118'><pre>5118</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      OpdsMapping[0] =</pre></td></tr><tr><td class='line-number'><a name='L5119' href='#L5119'><pre>5119</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, ResultSize);</pre></td></tr><tr><td class='line-number'><a name='L5120' href='#L5120'><pre>5120</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      OpdsMapping[2] = getSGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5121' href='#L5121'><pre>5121</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5122' href='#L5122'><pre>5122</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5123' href='#L5123'><pre>5123</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_barrier_signal_isfirst:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5123' href='#L5123'><span>5123:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5124' href='#L5124'><pre>5124</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_barrier_leave: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5124' href='#L5124'><span>5124:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5125' href='#L5125'><pre>5125</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      const unsigned ResultSize = 1;</pre></td></tr><tr><td class='line-number'><a name='L5126' href='#L5126'><pre>5126</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      OpdsMapping[0] =</pre></td></tr><tr><td class='line-number'><a name='L5127' href='#L5127'><pre>5127</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>          AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, ResultSize);</pre></td></tr><tr><td class='line-number'><a name='L5128' href='#L5128'><pre>5128</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5129' href='#L5129'><pre>5129</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5130' href='#L5130'><pre>5130</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    case Intrinsic::amdgcn_s_get_barrier_state: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5130' href='#L5130'><span>5130:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5131' href='#L5131'><pre>5131</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      OpdsMapping[0] = getSGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5132' href='#L5132'><pre>5132</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      OpdsMapping[2] = getSGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5133' href='#L5133'><pre>5133</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5134' href='#L5134'><pre>5134</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5135' href='#L5135'><pre>5135</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5135' href='#L5135'><span>5135:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5136' href='#L5136'><pre>5136</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return getInvalidInstructionMapping()</span>;</pre></td></tr><tr><td class='line-number'><a name='L5137' href='#L5137'><pre>5137</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5138' href='#L5138'><pre>5138</pre></a></td><td class='covered-line'><pre>1.23k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L5139' href='#L5139'><pre>5139</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5140' href='#L5140'><pre>5140</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>  case AMDGPU::G_SELECT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5140' href='#L5140'><span>5140:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.19k</span>, <span class='None'>False</span>: <span class='covered-line'>249k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5141' href='#L5141'><pre>5141</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    unsigned Size = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L5142' href='#L5142'><pre>5142</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    unsigned Op2Bank = getRegBankID(MI.getOperand(2).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L5143' href='#L5143'><pre>5143</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>                                    AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L5144' href='#L5144'><pre>5144</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    unsigned Op3Bank = getRegBankID(MI.getOperand(3).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L5145' href='#L5145'><pre>5145</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>                                    AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L5146' href='#L5146'><pre>5146</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    bool SGPRSrcs = Op2Bank == AMDGPU::SGPRRegBankID &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5146' href='#L5146'><span>5146:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.90k</span>, <span class='None'>False</span>: <span class='covered-line'>3.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5147' href='#L5147'><pre>5147</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>                    <div class='tooltip'>Op3Bank == AMDGPU::SGPRRegBankID<span class='tooltip-content'>2.90k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5147' href='#L5147'><span>5147:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.19k</span>, <span class='None'>False</span>: <span class='covered-line'>716</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L5146'><span>5146:21</span></a></span>) to (<span class='line-number'><a href='#L5146'><span>5147:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (5146:21)
     Condition C2 --> (5147:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L5148' href='#L5148'><pre>5148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5149' href='#L5149'><pre>5149</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    unsigned CondBankDefault = SGPRSrcs ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5149' href='#L5149'><span>5149:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.19k</span>, <span class='None'>False</span>: <span class='covered-line'>3.99k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5150' href='#L5150'><pre>5150</pre></a></td><td class='covered-line'><pre>3.99k</pre></td><td class='code'><pre>      <div class='tooltip'>AMDGPU::SGPRRegBankID<span class='tooltip-content'>2.19k</span></div> : AMDGPU::VCCRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L5151' href='#L5151'><pre>5151</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    unsigned CondBank = getRegBankID(MI.getOperand(1).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L5152' href='#L5152'><pre>5152</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>                                     CondBankDefault);</pre></td></tr><tr><td class='line-number'><a name='L5153' href='#L5153'><pre>5153</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    if (CondBank == AMDGPU::SGPRRegBankID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5153' href='#L5153'><span>5153:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>626</span>, <span class='None'>False</span>: <span class='covered-line'>5.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5154' href='#L5154'><pre>5154</pre></a></td><td class='covered-line'><pre>626</pre></td><td class='code'><pre>      CondBank = SGPRSrcs ? <div class='tooltip'>AMDGPU::SGPRRegBankID<span class='tooltip-content'>463</span></div> : <div class='tooltip'>AMDGPU::VCCRegBankID<span class='tooltip-content'>163</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5154' href='#L5154'><span>5154:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>463</span>, <span class='None'>False</span>: <span class='covered-line'>163</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5155' href='#L5155'><pre>5155</pre></a></td><td class='covered-line'><pre>5.56k</pre></td><td class='code'><pre>    else if (CondBank == AMDGPU::VGPRRegBankID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5155' href='#L5155'><span>5155:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>208</span>, <span class='None'>False</span>: <span class='covered-line'>5.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5156' href='#L5156'><pre>5156</pre></a></td><td class='covered-line'><pre>208</pre></td><td class='code'><pre>      CondBank = AMDGPU::VCCRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L5157' href='#L5157'><pre>5157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5158' href='#L5158'><pre>5158</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    unsigned Bank = SGPRSrcs &amp;&amp; <div class='tooltip'>CondBank == AMDGPU::SGPRRegBankID<span class='tooltip-content'>2.19k</span></div> ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5158' href='#L5158'><span>5158:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.19k</span>, <span class='None'>False</span>: <span class='covered-line'>3.99k</span>]
  Branch (<span class='line-number'><a name='L5158' href='#L5158'><span>5158:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>463</span>, <span class='None'>False</span>: <span class='covered-line'>1.72k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L5158'><span>5158:21</span></a></span>) to (<span class='line-number'><a href='#L5158'><span>5158:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (5158:21)
     Condition C2 --> (5158:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L5159' href='#L5159'><pre>5159</pre></a></td><td class='covered-line'><pre>5.72k</pre></td><td class='code'><pre>      <div class='tooltip'>AMDGPU::SGPRRegBankID<span class='tooltip-content'>463</span></div> : AMDGPU::VGPRRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L5160' href='#L5160'><pre>5160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5161' href='#L5161'><pre>5161</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    assert(CondBank == AMDGPU::VCCRegBankID || CondBank == AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L5162' href='#L5162'><pre>5162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5163' href='#L5163'><pre>5163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Should report 32-bit for scalar condition type.</pre></td></tr><tr><td class='line-number'><a name='L5164' href='#L5164'><pre>5164</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    if (Size == 64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5164' href='#L5164'><span>5164:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.88k</span>, <span class='None'>False</span>: <span class='covered-line'>4.30k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5165' href='#L5165'><pre>5165</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMappingSGPR64Only(Bank, Size);</pre></td></tr><tr><td class='line-number'><a name='L5166' href='#L5166'><pre>5166</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>      OpdsMapping[1] = AMDGPU::getValueMapping(CondBank, 1);</pre></td></tr><tr><td class='line-number'><a name='L5167' href='#L5167'><pre>5167</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMappingSGPR64Only(Bank, Size);</pre></td></tr><tr><td class='line-number'><a name='L5168' href='#L5168'><pre>5168</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMappingSGPR64Only(Bank, Size);</pre></td></tr><tr><td class='line-number'><a name='L5169' href='#L5169'><pre>5169</pre></a></td><td class='covered-line'><pre>4.30k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L5170' href='#L5170'><pre>5170</pre></a></td><td class='covered-line'><pre>4.30k</pre></td><td class='code'><pre>      OpdsMapping[0] = AMDGPU::getValueMapping(Bank, Size);</pre></td></tr><tr><td class='line-number'><a name='L5171' href='#L5171'><pre>5171</pre></a></td><td class='covered-line'><pre>4.30k</pre></td><td class='code'><pre>      OpdsMapping[1] = AMDGPU::getValueMapping(CondBank, 1);</pre></td></tr><tr><td class='line-number'><a name='L5172' href='#L5172'><pre>5172</pre></a></td><td class='covered-line'><pre>4.30k</pre></td><td class='code'><pre>      OpdsMapping[2] = AMDGPU::getValueMapping(Bank, Size);</pre></td></tr><tr><td class='line-number'><a name='L5173' href='#L5173'><pre>5173</pre></a></td><td class='covered-line'><pre>4.30k</pre></td><td class='code'><pre>      OpdsMapping[3] = AMDGPU::getValueMapping(Bank, Size);</pre></td></tr><tr><td class='line-number'><a name='L5174' href='#L5174'><pre>5174</pre></a></td><td class='covered-line'><pre>4.30k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5175' href='#L5175'><pre>5175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5176' href='#L5176'><pre>5176</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L5177' href='#L5177'><pre>5177</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5178' href='#L5178'><pre>5178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5179' href='#L5179'><pre>5179</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>  case AMDGPU::G_SI_CALL: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5179' href='#L5179'><span>5179:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>114</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5180' href='#L5180'><pre>5180</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(AMDGPU::SGPRRegBankID, 64);</pre></td></tr><tr><td class='line-number'><a name='L5181' href='#L5181'><pre>5181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Lie and claim everything is legal, even though some need to be</pre></td></tr><tr><td class='line-number'><a name='L5182' href='#L5182'><pre>5182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // SGPRs. applyMapping will have to deal with it as a waterfall loop.</pre></td></tr><tr><td class='line-number'><a name='L5183' href='#L5183'><pre>5183</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>    OpdsMapping[1] = getSGPROpMapping(MI.getOperand(1).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5184' href='#L5184'><pre>5184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5185' href='#L5185'><pre>5185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Allow anything for implicit arguments</pre></td></tr><tr><td class='line-number'><a name='L5186' href='#L5186'><pre>5186</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>    for (unsigned I = 4; I &lt; MI.getNumOperands(); <div class='tooltip'>++I<span class='tooltip-content'>1.05k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5186' href='#L5186'><span>5186:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05k</span>, <span class='None'>False</span>: <span class='covered-line'>114</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5187' href='#L5187'><pre>5187</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>      if (MI.getOperand(I).isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5187' href='#L5187'><span>5187:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.05k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5188' href='#L5188'><pre>5188</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>        Register Reg = MI.getOperand(I).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5189' href='#L5189'><pre>5189</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>        auto OpBank = getRegBankID(Reg, MRI);</pre></td></tr><tr><td class='line-number'><a name='L5190' href='#L5190'><pre>5190</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>        unsigned Size = getSizeInBits(Reg, MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5191' href='#L5191'><pre>5191</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>        OpdsMapping[I] = AMDGPU::getValueMapping(OpBank, Size);</pre></td></tr><tr><td class='line-number'><a name='L5192' href='#L5192'><pre>5192</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L5193' href='#L5193'><pre>5193</pre></a></td><td class='covered-line'><pre>1.05k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5194' href='#L5194'><pre>5194</pre></a></td><td class='covered-line'><pre>114</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L5195' href='#L5195'><pre>5195</pre></a></td><td class='covered-line'><pre>6.19k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5196' href='#L5196'><pre>5196</pre></a></td><td class='covered-line'><pre>10.0k</pre></td><td class='code'><pre>  case AMDGPU::G_LOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5196' href='#L5196'><span>5196:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.0k</span>, <span class='None'>False</span>: <span class='covered-line'>245k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5197' href='#L5197'><pre>5197</pre></a></td><td class='covered-line'><pre>10.5k</pre></td><td class='code'><pre>  case AMDGPU::G_ZEXTLOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5197' href='#L5197'><span>5197:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>504</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5198' href='#L5198'><pre>5198</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>  case AMDGPU::G_SEXTLOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5198' href='#L5198'><span>5198:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5199' href='#L5199'><pre>5199</pre></a></td><td class='covered-line'><pre>10.6k</pre></td><td class='code'><pre>    return getInstrMappingForLoad(MI);</pre></td></tr><tr><td class='line-number'><a name='L5200' href='#L5200'><pre>5200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5201' href='#L5201'><pre>5201</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMICRMW_XCHG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5201' href='#L5201'><span>5201:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5202' href='#L5202'><pre>5202</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMICRMW_ADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5202' href='#L5202'><span>5202:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5203' href='#L5203'><pre>5203</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMICRMW_SUB:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5203' href='#L5203'><span>5203:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5204' href='#L5204'><pre>5204</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMICRMW_AND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5204' href='#L5204'><span>5204:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5205' href='#L5205'><pre>5205</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMICRMW_OR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5205' href='#L5205'><span>5205:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5206' href='#L5206'><pre>5206</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMICRMW_XOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5206' href='#L5206'><span>5206:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5207' href='#L5207'><pre>5207</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMICRMW_MAX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5207' href='#L5207'><span>5207:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5208' href='#L5208'><pre>5208</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMICRMW_MIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5208' href='#L5208'><span>5208:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5209' href='#L5209'><pre>5209</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMICRMW_UMAX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5209' href='#L5209'><span>5209:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5210' href='#L5210'><pre>5210</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMICRMW_UMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5210' href='#L5210'><span>5210:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5211' href='#L5211'><pre>5211</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMICRMW_FADD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5211' href='#L5211'><span>5211:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5212' href='#L5212'><pre>5212</pre></a></td><td class='covered-line'><pre>412</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMICRMW_UINC_WRAP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5212' href='#L5212'><span>5212:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>220</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5213' href='#L5213'><pre>5213</pre></a></td><td class='covered-line'><pre>617</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMICRMW_UDEC_WRAP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5213' href='#L5213'><span>5213:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>205</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5214' href='#L5214'><pre>5214</pre></a></td><td class='covered-line'><pre>642</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5214' href='#L5214'><span>5214:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5215' href='#L5215'><pre>5215</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_ATOMIC_FMIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5215' href='#L5215'><span>5215:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5216' href='#L5216'><pre>5216</pre></a></td><td class='covered-line'><pre>786</pre></td><td class='code'><pre>  case AMDGPU::G_AMDGPU_ATOMIC_FMAX: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5216' href='#L5216'><span>5216:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5217' href='#L5217'><pre>5217</pre></a></td><td class='covered-line'><pre>786</pre></td><td class='code'><pre>    OpdsMapping[0] = getVGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5218' href='#L5218'><pre>5218</pre></a></td><td class='covered-line'><pre>786</pre></td><td class='code'><pre>    OpdsMapping[1] = getValueMappingForPtr(MRI, MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L5219' href='#L5219'><pre>5219</pre></a></td><td class='covered-line'><pre>786</pre></td><td class='code'><pre>    OpdsMapping[2] = getVGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5220' href='#L5220'><pre>5220</pre></a></td><td class='covered-line'><pre>786</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L5221' href='#L5221'><pre>5221</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5222' href='#L5222'><pre>5222</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case AMDGPU::G_ATOMIC_CMPXCHG: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5222' href='#L5222'><span>5222:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>256k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5223' href='#L5223'><pre>5223</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    OpdsMapping[0] = getVGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5224' href='#L5224'><pre>5224</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    OpdsMapping[1] = getValueMappingForPtr(MRI, MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L5225' href='#L5225'><pre>5225</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    OpdsMapping[2] = getVGPROpMapping(MI.getOperand(2).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5226' href='#L5226'><pre>5226</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    OpdsMapping[3] = getVGPROpMapping(MI.getOperand(3).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5227' href='#L5227'><pre>5227</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L5228' href='#L5228'><pre>5228</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5229' href='#L5229'><pre>5229</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>  case AMDGPU::G_BRCOND: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5229' href='#L5229'><span>5229:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>285</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5230' href='#L5230'><pre>5230</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>    unsigned Bank = getRegBankID(MI.getOperand(0).getReg(), MRI,</pre></td></tr><tr><td class='line-number'><a name='L5231' href='#L5231'><pre>5231</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>                                 AMDGPU::SGPRRegBankID);</pre></td></tr><tr><td class='line-number'><a name='L5232' href='#L5232'><pre>5232</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>    assert(MRI.getType(MI.getOperand(0).getReg()).getSizeInBits() == 1);</pre></td></tr><tr><td class='line-number'><a name='L5233' href='#L5233'><pre>5233</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>    if (Bank != AMDGPU::SGPRRegBankID)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5233' href='#L5233'><span>5233:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>223</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5234' href='#L5234'><pre>5234</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      Bank = AMDGPU::VCCRegBankID;</pre></td></tr><tr><td class='line-number'><a name='L5235' href='#L5235'><pre>5235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5236' href='#L5236'><pre>5236</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>    OpdsMapping[0] = AMDGPU::getValueMapping(Bank, 1);</pre></td></tr><tr><td class='line-number'><a name='L5237' href='#L5237'><pre>5237</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L5238' href='#L5238'><pre>5238</pre></a></td><td class='covered-line'><pre>285</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5239' href='#L5239'><pre>5239</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>  case AMDGPU::G_FPTRUNC_ROUND_UPWARD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5239' href='#L5239'><span>5239:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5240' href='#L5240'><pre>5240</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  case AMDGPU::G_FPTRUNC_ROUND_DOWNWARD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5240' href='#L5240'><span>5240:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5241' href='#L5241'><pre>5241</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    return getDefaultMappingVOP(MI);</pre></td></tr><tr><td class='line-number'><a name='L5242' href='#L5242'><pre>5242</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  case AMDGPU::G_PREFETCH:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5242' href='#L5242'><span>5242:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>255k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5243' href='#L5243'><pre>5243</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    OpdsMapping[0] = getSGPROpMapping(MI.getOperand(0).getReg(), MRI, *TRI);</pre></td></tr><tr><td class='line-number'><a name='L5244' href='#L5244'><pre>5244</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L5245' href='#L5245'><pre>5245</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5246' href='#L5246'><pre>5246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5247' href='#L5247'><pre>5247</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>  return getInstructionMapping(/*ID*/1, /*Cost*/1,</pre></td></tr><tr><td class='line-number'><a name='L5248' href='#L5248'><pre>5248</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>                               getOperandsMapping(OpdsMapping),</pre></td></tr><tr><td class='line-number'><a name='L5249' href='#L5249'><pre>5249</pre></a></td><td class='covered-line'><pre>145k</pre></td><td class='code'><pre>                               MI.getNumOperands());</pre></td></tr><tr><td class='line-number'><a name='L5250' href='#L5250'><pre>5250</pre></a></td><td class='covered-line'><pre>256k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>