vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0_1/bd_0/ip/ip_0/sim/bd_d10d_r_sync_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \

nosort
