INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Oct 24 10:57:57 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : bitonic_sort
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.013ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_6/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 1.755ns (18.196%)  route 7.890ns (81.804%))
  Logic Levels:           21  (CARRY4=4 LUT3=3 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4497, unset)         0.672     0.672    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_A/loadQ/head_reg[1]/Q
                         net (fo=182, unplaced)       0.647     1.528    c_LSQ_A/loadQ/Q[1]
                         LUT5 (Prop_lut5_I2_O)        0.153     1.681 r  c_LSQ_A/loadQ/loadCompleted_9_i_5/O
                         net (fo=2, unplaced)         0.676     2.357    c_LSQ_A/loadQ/loadCompleted_9_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     2.410 f  c_LSQ_A/loadQ/loadCompleted_9_i_4/O
                         net (fo=4, unplaced)         0.545     2.955    c_LSQ_A/loadQ/loadCompleted_9_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.008 f  c_LSQ_A/loadQ/dataQ_0[31]_i_6/O
                         net (fo=37, unplaced)        0.415     3.423    c_LSQ_A/loadQ/dataQ_0[31]_i_6_n_0
                         LUT3 (Prop_lut3_I2_O)        0.053     3.476 r  c_LSQ_A/loadQ/dataQ_0[31]_i_26/O
                         net (fo=64, unplaced)        0.428     3.904    c_LSQ_A/loadQ/_T_102156[1]
                         LUT6 (Prop_lut6_I4_O)        0.053     3.957 r  c_LSQ_A/loadQ/dataQ_0[1]_i_3/O
                         net (fo=9, unplaced)         0.381     4.338    c_LSQ_A/loadQ/dataQ_0[1]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     4.391 r  c_LSQ_A/loadQ/dataQ_0[1]_i_1__0/O
                         net (fo=12, unplaced)        0.569     4.960    icmp_21/loadQ_io_loadPorts_1_bits[1]
                         LUT4 (Prop_lut4_I3_O)        0.065     5.025 r  icmp_21/dataOutArray[0]__1_i_107/O
                         net (fo=1, unplaced)         0.000     5.025    icmp_21/dataOutArray[0]__1_i_107_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     5.378 r  icmp_21/dataOutArray[0]__1_i_71/CO[3]
                         net (fo=1, unplaced)         0.008     5.386    icmp_21/dataOutArray[0]__1_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.446 r  icmp_21/dataOutArray[0]__1_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     5.446    icmp_21/dataOutArray[0]__1_i_40_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.506 r  icmp_21/dataOutArray[0]__1_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.506    icmp_21/dataOutArray[0]__1_i_17_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.566 f  icmp_21/dataOutArray[0]__1_i_5/CO[3]
                         net (fo=3, unplaced)         0.536     6.102    c_LSQ_A/loadQ/data_reg_reg[0][0]
                         LUT3 (Prop_lut3_I1_O)        0.053     6.155 f  c_LSQ_A/loadQ/dataOutArray[0]__1_i_1/O
                         net (fo=2, unplaced)         0.351     6.506    phi_n0/tehb1/select_0_dataOutArray_0[0]
                         LUT6 (Prop_lut6_I1_O)        0.053     6.559 r  phi_n0/tehb1/dataOutArray[0]__2/O
                         net (fo=6, unplaced)         0.372     6.931    Buffer_7/fifo/phi_n0_dataOutArray_0
                         LUT5 (Prop_lut5_I2_O)        0.053     6.984 r  Buffer_7/fifo/full_reg_i_6__1/O
                         net (fo=5, unplaced)         0.368     7.352    Buffer_22/fifo/branchC_0_pValidArray_0
                         LUT6 (Prop_lut6_I1_O)        0.053     7.405 r  Buffer_22/fifo/reg_value_i_2__50/O
                         net (fo=11, unplaced)        0.386     7.791    Buffer_22/fifo/Buffer_22_nReadyArray_0
                         LUT5 (Prop_lut5_I0_O)        0.053     7.844 f  Buffer_22/fifo/i___1_i_6/O
                         net (fo=1, unplaced)         0.340     8.184    forkC_21/generateBlocks[1].regblock/reg_value_i_5__6_2
                         LUT5 (Prop_lut5_I4_O)        0.053     8.237 f  forkC_21/generateBlocks[1].regblock/i___1_i_1/O
                         net (fo=6, unplaced)         0.372     8.609    forkC_21/generateBlocks[1].regblock/forkStop
                         LUT4 (Prop_lut4_I0_O)        0.053     8.662 r  forkC_21/generateBlocks[1].regblock/i___0_i_1/O
                         net (fo=3, unplaced)         0.358     9.020    forkC_21/generateBlocks[2].regblock/reg_value_reg_6
                         LUT5 (Prop_lut5_I2_O)        0.053     9.073 f  forkC_21/generateBlocks[2].regblock/join_write_temp//i___0/O
                         net (fo=3, unplaced)         0.358     9.431    fork_4/generateBlocks[0].regblock/full_reg_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.053     9.484 r  fork_4/generateBlocks[0].regblock/full_reg_i_3__12/O
                         net (fo=4, unplaced)         0.364     9.848    Buffer_6/oehb1/fork_4_readyArray_0
                         LUT3 (Prop_lut3_I1_O)        0.053     9.901 r  Buffer_6/oehb1/data_reg[31]_i_1__10/O
                         net (fo=32, unplaced)        0.416    10.317    Buffer_6/oehb1/reg_en
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4497, unset)         0.638     4.638    Buffer_6/oehb1/clk
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_6/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                 -6.013    




report_timing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2935.168 ; gain = 12.098 ; free physical = 13603 ; free virtual = 20974
