<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: glue_logic                          Date:  4- 7-2024,  7:17PM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
40 /72  ( 56%) 67  /360  ( 19%) 42 /216 ( 19%)   20 /72  ( 28%) 33 /34  ( 97%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           7/18        1/54        1/90       9/ 9*
FB2          12/18       11/54       11/90       9/ 9*
FB3          11/18       15/54       24/90       8/ 9
FB4          10/18       15/54       31/90       7/ 7*
             -----       -----       -----      -----    
             40/72       42/216      67/360     33/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   11          11    |  I/O              :    27      28
Output        :   21          21    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     33          33

** Power Data **

There are 40 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'glue_logic.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK' based upon the LOC
   constraint 'P6'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 21 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
LED<0>              0     0     FB1_5   2    I/O     O       STD  FAST 
DUARTCS             1     1     FB1_6   3    I/O     O       STD  FAST 
LED<1>              0     0     FB1_8   4    I/O     O       STD  FAST 
LED<2>              0     0     FB1_9   5    GCK/I/O O       STD  FAST 
LED<4>              0     0     FB1_14  7    GCK/I/O O       STD  FAST 
LED<3>              0     0     FB1_15  8    I/O     O       STD  FAST 
LED<5>              0     0     FB1_17  9    I/O     O       STD  FAST 
RESET               1     2     FB2_6   37   I/O     O       STD  FAST 
BERR                0     0     FB2_8   38   I/O     O       STD  FAST 
HALT                1     2     FB2_9   39   GSR/I/O O       STD  FAST 
CPU_DTACK           1     1     FB2_11  40   GTS/I/O O       STD  FAST 
RAMHCE<1>           1     1     FB3_2   11   I/O     O       STD  FAST 
RAMHCE<0>           1     1     FB3_8   13   I/O     O       STD  FAST 
RAMHOE              1     1     FB3_9   14   I/O     O       STD  FAST 
ROMHOE              1     1     FB3_15  20   I/O     O       STD  FAST 
RAMLOE              1     1     FB3_16  24   I/O     O       STD  FAST 
ROMHCE              1     1     FB3_17  22   I/O     O       STD  FAST 
RAMLCE<1>           1     1     FB4_2   25   I/O     O       STD  FAST 
ROMLOE              5     10    FB4_5   26   I/O     O       STD  FAST RESET
RAMLCE<0>           1     1     FB4_8   27   I/O     O       STD  FAST 
ROMLCE              2     2     FB4_11  28   I/O     O       STD  FAST 

** 19 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
decode_bus<7>       1     1     FB2_10  STD  RESET
decode_bus<6>       1     1     FB2_12  STD  RESET
decode_bus<5>       1     1     FB2_13  STD  RESET
decode_bus<4>       1     1     FB2_14  STD  RESET
decode_bus<3>       1     1     FB2_15  STD  RESET
decode_bus<2>       1     1     FB2_16  STD  RESET
decode_bus<1>       1     1     FB2_17  STD  RESET
decode_bus<0>       1     1     FB2_18  STD  RESET
Mtrien_RAMLOE       3     9     FB3_11  STD  RESET
Mtrien_DUARTCS      3     9     FB3_12  STD  RESET
Mtrien_ROMHOE       4     9     FB3_13  STD  RESET
Mtrien_ROMHCE       4     9     FB3_14  STD  RESET
Mtrien_RAMHOE       4     9     FB3_18  STD  RESET
Mtrien_RAMLCE<1>    3     9     FB4_13  STD  RESET
Mtrien_RAMLCE<0>    3     9     FB4_14  STD  RESET
Mtrien_ROMLOE       4     9     FB4_15  STD  RESET
Mtrien_ROMLCE       4     9     FB4_16  STD  RESET
Mtrien_RAMHCE<1>    4     9     FB4_17  STD  RESET
Mtrien_RAMHCE<0>    4     9     FB4_18  STD  RESET

** 12 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
AS                  FB1_2   1    I/O     I
CLK                 FB1_11  6    GCK/I/O GCK
ABUS<0>             FB2_2   35   I/O     I
ABUS<1>             FB2_5   36   I/O     I
UDS                 FB2_14  42   GTS/I/O I
LDS                 FB2_15  43   I/O     I
DUART_DTACK         FB2_17  44   I/O     I
SRESET              FB3_11  18   I/O     I
BRESET              FB3_14  19   I/O     I
ABUS<4>             FB4_14  29   I/O     I
ABUS<2>             FB4_15  33   I/O     I
ABUS<3>             FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               1/53
Number of signals used by logic mapping into function block:  1
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     I
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
LED<0>                0       0     0   5     FB1_5   2     I/O     O
DUARTCS               1       0     0   4     FB1_6   3     I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
LED<1>                0       0     0   5     FB1_8   4     I/O     O
LED<2>                0       0     0   5     FB1_9   5     GCK/I/O O
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O GCK
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
LED<4>                0       0     0   5     FB1_14  7     GCK/I/O O
LED<3>                0       0     0   5     FB1_15  8     I/O     O
(unused)              0       0     0   5     FB1_16        (b)     
LED<5>                0       0     0   5     FB1_17  9     I/O     O
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block
  1: Mtrien_DUARTCS   

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
LED<0>               ........................................ 0
DUARTCS              X....................................... 1
LED<1>               ........................................ 0
LED<2>               ........................................ 0
LED<4>               ........................................ 0
LED<3>               ........................................ 0
LED<5>               ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               11/43
Number of signals used by logic mapping into function block:  11
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     I
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     I
RESET                 1       0     0   4     FB2_6   37    I/O     O
(unused)              0       0     0   5     FB2_7         (b)     
BERR                  0       0     0   5     FB2_8   38    I/O     O
HALT                  1       0     0   4     FB2_9   39    GSR/I/O O
decode_bus<7>         1       0     0   4     FB2_10        (b)     (b)
CPU_DTACK             1       0     0   4     FB2_11  40    GTS/I/O O
decode_bus<6>         1       0     0   4     FB2_12        (b)     (b)
decode_bus<5>         1       0     0   4     FB2_13        (b)     (b)
decode_bus<4>         1       0     0   4     FB2_14  42    GTS/I/O I
decode_bus<3>         1       0     0   4     FB2_15  43    I/O     I
decode_bus<2>         1       0     0   4     FB2_16        (b)     (b)
decode_bus<1>         1       0     0   4     FB2_17  44    I/O     I
decode_bus<0>         1       0     0   4     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ABUS<0>            5: ABUS<4>            9: LDS 
  2: ABUS<1>            6: AS                10: SRESET 
  3: ABUS<2>            7: BRESET            11: UDS 
  4: ABUS<3>            8: DUART_DTACK      

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RESET                ......X..X.............................. 2
BERR                 ........................................ 0
HALT                 ......X..X.............................. 2
decode_bus<7>        .....X.................................. 1
CPU_DTACK            .......X................................ 1
decode_bus<6>        ........X............................... 1
decode_bus<5>        ..........X............................. 1
decode_bus<4>        ....X................................... 1
decode_bus<3>        ...X.................................... 1
decode_bus<2>        ..X..................................... 1
decode_bus<1>        .X...................................... 1
decode_bus<0>        X....................................... 1
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               15/39
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
RAMHCE<1>             1       0     0   4     FB3_2   11    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
RAMHCE<0>             1       0     0   4     FB3_8   13    I/O     O
RAMHOE                1       0     0   4     FB3_9   14    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
Mtrien_RAMLOE         3       0     0   2     FB3_11  18    I/O     I
Mtrien_DUARTCS        3       0     0   2     FB3_12        (b)     (b)
Mtrien_ROMHOE         4       0     0   1     FB3_13        (b)     (b)
Mtrien_ROMHCE         4       0     0   1     FB3_14  19    I/O     I
ROMHOE                1       0     0   4     FB3_15  20    I/O     O
RAMLOE                1       0     0   4     FB3_16  24    I/O     O
ROMHCE                1       0     0   4     FB3_17  22    I/O     O
Mtrien_RAMHOE         4       0     0   1     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Mtrien_DUARTCS     6: Mtrien_ROMHCE     11: decode_bus<3> 
  2: Mtrien_RAMHCE<0>   7: Mtrien_ROMHOE     12: decode_bus<4> 
  3: Mtrien_RAMHCE<1>   8: decode_bus<0>     13: decode_bus<5> 
  4: Mtrien_RAMHOE      9: decode_bus<1>     14: decode_bus<6> 
  5: Mtrien_RAMLOE     10: decode_bus<2>     15: decode_bus<7> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RAMHCE<1>            ..X..................................... 1
RAMHCE<0>            .X...................................... 1
RAMHOE               ...X.................................... 1
Mtrien_RAMLOE        ....X..XXXXXXXX......................... 9
Mtrien_DUARTCS       X......XXXXXXXX......................... 9
Mtrien_ROMHOE        ......XXXXXXXXX......................... 9
Mtrien_ROMHCE        .....X.XXXXXXXX......................... 9
ROMHOE               ......X................................. 1
RAMLOE               ....X................................... 1
ROMHCE               .....X.................................. 1
Mtrien_RAMHOE        ...X...XXXXXXXX......................... 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               15/39
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
RAMLCE<1>             1       0     0   4     FB4_2   25    I/O     O
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
ROMLOE                5       0     0   0     FB4_5   26    I/O     O
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
RAMLCE<0>             1       0     0   4     FB4_8   27    I/O     O
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
ROMLCE                2       0     0   3     FB4_11  28    I/O     O
(unused)              0       0     0   5     FB4_12        (b)     
Mtrien_RAMLCE<1>      3       0     0   2     FB4_13        (b)     (b)
Mtrien_RAMLCE<0>      3       0     0   2     FB4_14  29    I/O     I
Mtrien_ROMLOE         4       0     0   1     FB4_15  33    I/O     I
Mtrien_ROMLCE         4       0     0   1     FB4_16        (b)     (b)
Mtrien_RAMHCE<1>      4       0     0   1     FB4_17  34    I/O     I
Mtrien_RAMHCE<0>      4       0     0   1     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Mtrien_RAMHCE<0>   6: Mtrien_ROMLOE     11: decode_bus<3> 
  2: Mtrien_RAMHCE<1>   7: ROMLOE            12: decode_bus<4> 
  3: Mtrien_RAMLCE<0>   8: decode_bus<0>     13: decode_bus<5> 
  4: Mtrien_RAMLCE<1>   9: decode_bus<1>     14: decode_bus<6> 
  5: Mtrien_ROMLCE     10: decode_bus<2>     15: decode_bus<7> 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
RAMLCE<1>            ...X.................................... 1
ROMLOE               .....XXXXXXXXXX......................... 10
RAMLCE<0>            ..X..................................... 1
ROMLCE               ....X.X................................. 2
Mtrien_RAMLCE<1>     ...X...XXXXXXXX......................... 9
Mtrien_RAMLCE<0>     ..X....XXXXXXXX......................... 9
Mtrien_ROMLOE        .....X.XXXXXXXX......................... 9
Mtrien_ROMLCE        ....X..XXXXXXXX......................... 9
Mtrien_RAMHCE<1>     .X.....XXXXXXXX......................... 9
Mtrien_RAMHCE<0>     X......XXXXXXXX......................... 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


BERR_I <= '0';
BERR <= BERR_I when BERR_OE = '1' else 'Z';
BERR_OE <= '0';


CPU_DTACK <= DUART_DTACK;


DUARTCS_I <= '0';
DUARTCS <= DUARTCS_I when DUARTCS_OE = '1' else 'Z';
DUARTCS_OE <= NOT Mtrien_DUARTCS;


HALT <= (SRESET AND BRESET);


LED(0) <= '0';


LED_I(1) <= '0';
LED(1) <= LED_I(1) when LED_OE(1) = '1' else 'Z';
LED_OE(1) <= '0';


LED(2) <= '0';


LED_I(3) <= '0';
LED(3) <= LED_I(3) when LED_OE(3) = '1' else 'Z';
LED_OE(3) <= '0';


LED(4) <= '0';


LED_I(5) <= '0';
LED(5) <= LED_I(5) when LED_OE(5) = '1' else 'Z';
LED_OE(5) <= '0';

FDCPE_Mtrien_DUARTCS: FDCPE port map (Mtrien_DUARTCS,Mtrien_DUARTCS_D,CLK,'0','0');
Mtrien_DUARTCS_D <= ((Mtrien_DUARTCS AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (Mtrien_DUARTCS AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (decode_bus(2) AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4)));

FDCPE_Mtrien_RAMHCE0: FDCPE port map (Mtrien_RAMHCE(0),Mtrien_RAMHCE_D(0),CLK,'0','0');
Mtrien_RAMHCE_D(0) <= ((Mtrien_RAMHCE(0) AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (Mtrien_RAMHCE(0) AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (Mtrien_RAMHCE(0) AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT decode_bus(2) AND decode_bus(1) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4)));

FDCPE_Mtrien_RAMHCE1: FDCPE port map (Mtrien_RAMHCE(1),Mtrien_RAMHCE_D(1),CLK,'0','0');
Mtrien_RAMHCE_D(1) <= ((NOT Mtrien_RAMHCE(1) AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_RAMHCE(1) AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_RAMHCE(1) AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT decode_bus(2) AND decode_bus(1) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4)));

FDCPE_Mtrien_RAMHOE: FDCPE port map (Mtrien_RAMHOE,Mtrien_RAMHOE_D,CLK,'0','0');
Mtrien_RAMHOE_D <= ((NOT Mtrien_RAMHOE AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_RAMHOE AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_RAMHOE AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT decode_bus(2) AND decode_bus(1) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4)));

FDCPE_Mtrien_RAMLCE0: FDCPE port map (Mtrien_RAMLCE(0),Mtrien_RAMLCE_D(0),CLK,'0','0');
Mtrien_RAMLCE_D(0) <= ((Mtrien_RAMLCE(0) AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (Mtrien_RAMLCE(0) AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT decode_bus(2) AND decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4)));

FDCPE_Mtrien_RAMLCE1: FDCPE port map (Mtrien_RAMLCE(1),Mtrien_RAMLCE_D(1),CLK,'0','0');
Mtrien_RAMLCE_D(1) <= ((NOT Mtrien_RAMLCE(1) AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_RAMLCE(1) AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT decode_bus(2) AND decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4)));

FDCPE_Mtrien_RAMLOE: FDCPE port map (Mtrien_RAMLOE,Mtrien_RAMLOE_D,CLK,'0','0');
Mtrien_RAMLOE_D <= ((NOT Mtrien_RAMLOE AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_RAMLOE AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT decode_bus(2) AND decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4)));

FDCPE_Mtrien_ROMHCE: FDCPE port map (Mtrien_ROMHCE,Mtrien_ROMHCE_D,CLK,'0','0');
Mtrien_ROMHCE_D <= ((NOT Mtrien_ROMHCE AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_ROMHCE AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_ROMHCE AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT decode_bus(2) AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4)));

FDCPE_Mtrien_ROMHOE: FDCPE port map (Mtrien_ROMHOE,Mtrien_ROMHOE_D,CLK,'0','0');
Mtrien_ROMHOE_D <= ((NOT Mtrien_ROMHOE AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_ROMHOE AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_ROMHOE AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT decode_bus(2) AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4)));

FDCPE_Mtrien_ROMLCE: FDCPE port map (Mtrien_ROMLCE,Mtrien_ROMLCE_D,CLK,'0','0');
Mtrien_ROMLCE_D <= ((NOT Mtrien_ROMLCE AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_ROMLCE AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_ROMLCE AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT decode_bus(2) AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4)));

FDCPE_Mtrien_ROMLOE: FDCPE port map (Mtrien_ROMLOE,Mtrien_ROMLOE_D,CLK,'0','0');
Mtrien_ROMLOE_D <= ((NOT Mtrien_ROMLOE AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_ROMLOE AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT Mtrien_ROMLOE AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT decode_bus(2) AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4)));


RAMHCE_I(0) <= '0';
RAMHCE(0) <= RAMHCE_I(0) when RAMHCE_OE(0) = '1' else 'Z';
RAMHCE_OE(0) <= NOT Mtrien_RAMHCE(0);


RAMHCE_I(1) <= '0';
RAMHCE(1) <= RAMHCE_I(1) when RAMHCE_OE(1) = '1' else 'Z';
RAMHCE_OE(1) <= NOT Mtrien_RAMHCE(1);


RAMHOE_I <= '0';
RAMHOE <= RAMHOE_I when RAMHOE_OE = '1' else 'Z';
RAMHOE_OE <= NOT Mtrien_RAMHOE;


RAMLCE_I(0) <= '0';
RAMLCE(0) <= RAMLCE_I(0) when RAMLCE_OE(0) = '1' else 'Z';
RAMLCE_OE(0) <= NOT Mtrien_RAMLCE(0);


RAMLCE_I(1) <= '0';
RAMLCE(1) <= RAMLCE_I(1) when RAMLCE_OE(1) = '1' else 'Z';
RAMLCE_OE(1) <= NOT Mtrien_RAMLCE(1);


RAMLOE_I <= '0';
RAMLOE <= RAMLOE_I when RAMLOE_OE = '1' else 'Z';
RAMLOE_OE <= NOT Mtrien_RAMLOE;


RESET <= (SRESET AND BRESET);


ROMHCE_I <= '0';
ROMHCE <= ROMHCE_I when ROMHCE_OE = '1' else 'Z';
ROMHCE_OE <= NOT Mtrien_ROMHCE;


ROMHOE_I <= '0';
ROMHOE <= ROMHOE_I when ROMHOE_OE = '1' else 'Z';
ROMHOE_OE <= NOT Mtrien_ROMHOE;


ROMLCE_I <= ROMLOE;
ROMLCE <= ROMLCE_I when ROMLCE_OE = '1' else 'Z';
ROMLCE_OE <= NOT Mtrien_ROMLCE;

FDCPE_ROMLOE: FDCPE port map (ROMLOE_I,ROMLOE,CLK,'0','0');
ROMLOE <= ((NOT ROMLOE AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT ROMLOE AND NOT decode_bus(2) AND NOT decode_bus(0) AND 
	NOT decode_bus(5) AND decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT ROMLOE AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4))
	OR (NOT decode_bus(2) AND NOT decode_bus(1) AND NOT decode_bus(0) AND 
	decode_bus(5) AND NOT decode_bus(6) AND NOT decode_bus(7) AND NOT decode_bus(3) AND 
	NOT decode_bus(4)));
ROMLOE <= ROMLOE_I when ROMLOE_OE = '1' else 'Z';
ROMLOE_OE <= NOT Mtrien_ROMLOE;

FDCPE_decode_bus0: FDCPE port map (decode_bus(0),ABUS(0),CLK,'0','0');

FDCPE_decode_bus1: FDCPE port map (decode_bus(1),ABUS(1),CLK,'0','0');

FDCPE_decode_bus2: FDCPE port map (decode_bus(2),ABUS(2),CLK,'0','0');

FDCPE_decode_bus3: FDCPE port map (decode_bus(3),ABUS(3),CLK,'0','0');

FDCPE_decode_bus4: FDCPE port map (decode_bus(4),ABUS(4),CLK,'0','0');

FDCPE_decode_bus5: FDCPE port map (decode_bus(5),UDS,CLK,'0','0');

FDCPE_decode_bus6: FDCPE port map (decode_bus(6),LDS,CLK,'0','0');

FDCPE_decode_bus7: FDCPE port map (decode_bus(7),AS,CLK,'0','0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 AS                               23 GND                           
  2 LED<0>                           24 RAMLOE                        
  3 DUARTCS                          25 RAMLCE<1>                     
  4 LED<1>                           26 ROMLOE                        
  5 LED<2>                           27 RAMLCE<0>                     
  6 CLK                              28 ROMLCE                        
  7 LED<4>                           29 ABUS<4>                       
  8 LED<3>                           30 TDO                           
  9 LED<5>                           31 GND                           
 10 GND                              32 VCC                           
 11 RAMHCE<1>                        33 ABUS<2>                       
 12 KPR                              34 ABUS<3>                       
 13 RAMHCE<0>                        35 ABUS<0>                       
 14 RAMHOE                           36 ABUS<1>                       
 15 TDI                              37 RESET                         
 16 TMS                              38 BERR                          
 17 TCK                              39 HALT                          
 18 SRESET                           40 CPU_DTACK                     
 19 BRESET                           41 VCC                           
 20 ROMHOE                           42 UDS                           
 21 VCC                              43 LDS                           
 22 ROMHCE                           44 DUART_DTACK                   


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
