

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Sat Apr  9 10:54:31 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_mmult_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3193|  3193|  3193|  3193|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  3191|  3191|       277|          1|          1|  2916|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 277


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 279
* Pipeline : 1
  Pipeline-0 : II = 1, D = 277, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	279  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / true
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	231  / true
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	235  / true
235 --> 
	236  / true
236 --> 
	237  / true
237 --> 
	238  / true
238 --> 
	239  / true
239 --> 
	240  / true
240 --> 
	241  / true
241 --> 
	242  / true
242 --> 
	243  / true
243 --> 
	244  / true
244 --> 
	245  / true
245 --> 
	246  / true
246 --> 
	247  / true
247 --> 
	248  / true
248 --> 
	249  / true
249 --> 
	250  / true
250 --> 
	251  / true
251 --> 
	252  / true
252 --> 
	253  / true
253 --> 
	254  / true
254 --> 
	255  / true
255 --> 
	256  / true
256 --> 
	257  / true
257 --> 
	258  / true
258 --> 
	259  / true
259 --> 
	260  / true
260 --> 
	261  / true
261 --> 
	262  / true
262 --> 
	263  / true
263 --> 
	264  / true
264 --> 
	265  / true
265 --> 
	266  / true
266 --> 
	267  / true
267 --> 
	268  / true
268 --> 
	269  / true
269 --> 
	270  / true
270 --> 
	271  / true
271 --> 
	272  / true
272 --> 
	273  / true
273 --> 
	274  / true
274 --> 
	275  / true
275 --> 
	276  / true
276 --> 
	277  / true
277 --> 
	278  / true
278 --> 
	2  / true
279 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_53), !map !7"   --->   Operation 280 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_52), !map !14"   --->   Operation 281 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_51), !map !20"   --->   Operation 282 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_50), !map !26"   --->   Operation 283 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_49), !map !32"   --->   Operation 284 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_48), !map !38"   --->   Operation 285 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_47), !map !44"   --->   Operation 286 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_46), !map !50"   --->   Operation 287 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_45), !map !56"   --->   Operation 288 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_44), !map !62"   --->   Operation 289 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_43), !map !68"   --->   Operation 290 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_42), !map !74"   --->   Operation 291 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_41), !map !80"   --->   Operation 292 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_40), !map !86"   --->   Operation 293 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_39), !map !92"   --->   Operation 294 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_38), !map !98"   --->   Operation 295 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_37), !map !104"   --->   Operation 296 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_36), !map !110"   --->   Operation 297 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_35), !map !116"   --->   Operation 298 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_34), !map !122"   --->   Operation 299 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_33), !map !128"   --->   Operation 300 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_32), !map !134"   --->   Operation 301 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_31), !map !140"   --->   Operation 302 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_30), !map !146"   --->   Operation 303 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_29), !map !152"   --->   Operation 304 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_28), !map !158"   --->   Operation 305 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_27), !map !164"   --->   Operation 306 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_26), !map !170"   --->   Operation 307 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_25), !map !176"   --->   Operation 308 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_24), !map !182"   --->   Operation 309 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_23), !map !188"   --->   Operation 310 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_22), !map !194"   --->   Operation 311 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_21), !map !200"   --->   Operation 312 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_20), !map !206"   --->   Operation 313 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_19), !map !212"   --->   Operation 314 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_18), !map !218"   --->   Operation 315 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_17), !map !224"   --->   Operation 316 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_16), !map !230"   --->   Operation 317 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_15), !map !236"   --->   Operation 318 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_14), !map !242"   --->   Operation 319 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_13), !map !248"   --->   Operation 320 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_12), !map !254"   --->   Operation 321 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_11), !map !260"   --->   Operation 322 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_10), !map !266"   --->   Operation 323 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_9), !map !272"   --->   Operation 324 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_8), !map !278"   --->   Operation 325 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_7), !map !284"   --->   Operation 326 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_6), !map !290"   --->   Operation 327 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_5), !map !296"   --->   Operation 328 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_4), !map !302"   --->   Operation 329 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_3), !map !308"   --->   Operation 330 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_2), !map !314"   --->   Operation 331 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_1), !map !320"   --->   Operation 332 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %b_0), !map !326"   --->   Operation 333 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_53), !map !332"   --->   Operation 334 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_52), !map !337"   --->   Operation 335 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_51), !map !342"   --->   Operation 336 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_50), !map !347"   --->   Operation 337 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_49), !map !352"   --->   Operation 338 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_48), !map !357"   --->   Operation 339 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_47), !map !362"   --->   Operation 340 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_46), !map !367"   --->   Operation 341 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_45), !map !372"   --->   Operation 342 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_44), !map !377"   --->   Operation 343 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_43), !map !382"   --->   Operation 344 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_42), !map !387"   --->   Operation 345 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_41), !map !392"   --->   Operation 346 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_40), !map !397"   --->   Operation 347 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_39), !map !402"   --->   Operation 348 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_38), !map !407"   --->   Operation 349 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_37), !map !412"   --->   Operation 350 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_36), !map !417"   --->   Operation 351 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_35), !map !422"   --->   Operation 352 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_34), !map !427"   --->   Operation 353 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_33), !map !432"   --->   Operation 354 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_32), !map !437"   --->   Operation 355 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_31), !map !442"   --->   Operation 356 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_30), !map !447"   --->   Operation 357 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_29), !map !452"   --->   Operation 358 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_28), !map !457"   --->   Operation 359 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_27), !map !462"   --->   Operation 360 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_26), !map !467"   --->   Operation 361 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_25), !map !472"   --->   Operation 362 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_24), !map !477"   --->   Operation 363 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_23), !map !482"   --->   Operation 364 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_22), !map !487"   --->   Operation 365 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_21), !map !492"   --->   Operation 366 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_20), !map !497"   --->   Operation 367 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_19), !map !502"   --->   Operation 368 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_18), !map !507"   --->   Operation 369 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_17), !map !512"   --->   Operation 370 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_16), !map !517"   --->   Operation 371 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_15), !map !522"   --->   Operation 372 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_14), !map !527"   --->   Operation 373 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_13), !map !532"   --->   Operation 374 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_12), !map !537"   --->   Operation 375 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_11), !map !542"   --->   Operation 376 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_10), !map !547"   --->   Operation 377 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_9), !map !552"   --->   Operation 378 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_8), !map !557"   --->   Operation 379 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_7), !map !562"   --->   Operation 380 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_6), !map !567"   --->   Operation 381 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_5), !map !572"   --->   Operation 382 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_4), !map !577"   --->   Operation 383 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_3), !map !582"   --->   Operation 384 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_2), !map !587"   --->   Operation 385 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_1), !map !592"   --->   Operation 386 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([54 x half]* %a_0), !map !597"   --->   Operation 387 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2916 x half]* %out_r), !map !602"   --->   Operation 388 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @mmult_hw_str) nounwind"   --->   Operation 389 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (1.76ns)   --->   "br label %1" [mmult_accel.cpp:15]   --->   Operation 390 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 391 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%ia = phi i6 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]" [mmult_accel.cpp:21]   --->   Operation 392 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%ib = phi i6 [ 0, %0 ], [ %ib_1, %.reset ]"   --->   Operation 393 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (1.99ns)   --->   "%exitcond_flatten = icmp eq i12 %indvar_flatten, -1180"   --->   Operation 394 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2916, i64 2916, i64 2916)"   --->   Operation 395 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (1.54ns)   --->   "%indvar_flatten_next = add i12 %indvar_flatten, 1"   --->   Operation 396 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 397 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (1.82ns)   --->   "%ia_1 = add i6 %ia, 1" [mmult_accel.cpp:15]   --->   Operation 398 'add' 'ia_1' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %ib, -10" [mmult_accel.cpp:16]   --->   Operation 399 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (1.18ns)   --->   "%ib_mid2 = select i1 %exitcond, i6 0, i6 %ib" [mmult_accel.cpp:16]   --->   Operation 400 'select' 'ib_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (1.18ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i6 %ia_1, i6 %ia" [mmult_accel.cpp:21]   --->   Operation 401 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_mid2 = zext i6 %tmp_mid2_v to i64" [mmult_accel.cpp:21]   --->   Operation 402 'zext' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_2 = zext i6 %ib_mid2 to i64" [mmult_accel.cpp:21]   --->   Operation 403 'zext' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [54 x half]* %a_0, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 404 'getelementptr' 'a_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 405 [2/2] (2.32ns)   --->   "%a_0_load = load half* %a_0_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 405 'load' 'a_0_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr [54 x half]* %b_0, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 406 'getelementptr' 'b_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 407 [2/2] (2.32ns)   --->   "%b_0_load = load half* %b_0_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 407 'load' 'b_0_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_2 : Operation 408 [1/1] (1.82ns)   --->   "%ib_1 = add i6 %ib_mid2, 1" [mmult_accel.cpp:16]   --->   Operation 408 'add' 'ib_1' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 409 [1/2] (2.32ns)   --->   "%a_0_load = load half* %a_0_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 409 'load' 'a_0_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_3 : Operation 410 [1/2] (2.32ns)   --->   "%b_0_load = load half* %b_0_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 410 'load' 'b_0_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 4 <SV = 3> <Delay = 6.86>
ST_4 : Operation 411 [4/4] (6.86ns)   --->   "%tmp_5 = fmul half %a_0_load, %b_0_load" [mmult_accel.cpp:21]   --->   Operation 411 'hmul' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 412 [3/4] (6.86ns)   --->   "%tmp_5 = fmul half %a_0_load, %b_0_load" [mmult_accel.cpp:21]   --->   Operation 412 'hmul' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.86>
ST_6 : Operation 413 [2/4] (6.86ns)   --->   "%tmp_5 = fmul half %a_0_load, %b_0_load" [mmult_accel.cpp:21]   --->   Operation 413 'hmul' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.86>
ST_7 : Operation 414 [1/4] (6.86ns)   --->   "%tmp_5 = fmul half %a_0_load, %b_0_load" [mmult_accel.cpp:21]   --->   Operation 414 'hmul' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [54 x half]* %a_1, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 415 'getelementptr' 'a_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 416 [2/2] (2.32ns)   --->   "%a_1_load = load half* %a_1_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 416 'load' 'a_1_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_7 : Operation 417 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr [54 x half]* %b_1, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 417 'getelementptr' 'b_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 418 [2/2] (2.32ns)   --->   "%b_1_load = load half* %b_1_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 418 'load' 'b_1_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 8 <SV = 7> <Delay = 7.61>
ST_8 : Operation 419 [5/5] (7.61ns)   --->   "%sum_1 = fadd half %tmp_5, 0x0" [mmult_accel.cpp:21]   --->   Operation 419 'hadd' 'sum_1' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 420 [1/2] (2.32ns)   --->   "%a_1_load = load half* %a_1_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 420 'load' 'a_1_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_8 : Operation 421 [1/2] (2.32ns)   --->   "%b_1_load = load half* %b_1_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 421 'load' 'b_1_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 9 <SV = 8> <Delay = 7.61>
ST_9 : Operation 422 [4/5] (7.61ns)   --->   "%sum_1 = fadd half %tmp_5, 0x0" [mmult_accel.cpp:21]   --->   Operation 422 'hadd' 'sum_1' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 423 [4/4] (6.86ns)   --->   "%tmp_5_1 = fmul half %a_1_load, %b_1_load" [mmult_accel.cpp:21]   --->   Operation 423 'hmul' 'tmp_5_1' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.61>
ST_10 : Operation 424 [3/5] (7.61ns)   --->   "%sum_1 = fadd half %tmp_5, 0x0" [mmult_accel.cpp:21]   --->   Operation 424 'hadd' 'sum_1' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 425 [3/4] (6.86ns)   --->   "%tmp_5_1 = fmul half %a_1_load, %b_1_load" [mmult_accel.cpp:21]   --->   Operation 425 'hmul' 'tmp_5_1' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.61>
ST_11 : Operation 426 [2/5] (7.61ns)   --->   "%sum_1 = fadd half %tmp_5, 0x0" [mmult_accel.cpp:21]   --->   Operation 426 'hadd' 'sum_1' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 427 [2/4] (6.86ns)   --->   "%tmp_5_1 = fmul half %a_1_load, %b_1_load" [mmult_accel.cpp:21]   --->   Operation 427 'hmul' 'tmp_5_1' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.61>
ST_12 : Operation 428 [1/5] (7.61ns)   --->   "%sum_1 = fadd half %tmp_5, 0x0" [mmult_accel.cpp:21]   --->   Operation 428 'hadd' 'sum_1' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 429 [1/4] (6.86ns)   --->   "%tmp_5_1 = fmul half %a_1_load, %b_1_load" [mmult_accel.cpp:21]   --->   Operation 429 'hmul' 'tmp_5_1' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 430 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [54 x half]* %a_2, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 430 'getelementptr' 'a_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 431 [2/2] (2.32ns)   --->   "%a_2_load = load half* %a_2_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 431 'load' 'a_2_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr [54 x half]* %b_2, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 432 'getelementptr' 'b_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_12 : Operation 433 [2/2] (2.32ns)   --->   "%b_2_load = load half* %b_2_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 433 'load' 'b_2_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 13 <SV = 12> <Delay = 7.61>
ST_13 : Operation 434 [5/5] (7.61ns)   --->   "%sum_1_1 = fadd half %sum_1, %tmp_5_1" [mmult_accel.cpp:21]   --->   Operation 434 'hadd' 'sum_1_1' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 435 [1/2] (2.32ns)   --->   "%a_2_load = load half* %a_2_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 435 'load' 'a_2_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_13 : Operation 436 [1/2] (2.32ns)   --->   "%b_2_load = load half* %b_2_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 436 'load' 'b_2_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 14 <SV = 13> <Delay = 7.61>
ST_14 : Operation 437 [4/5] (7.61ns)   --->   "%sum_1_1 = fadd half %sum_1, %tmp_5_1" [mmult_accel.cpp:21]   --->   Operation 437 'hadd' 'sum_1_1' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 438 [4/4] (6.86ns)   --->   "%tmp_5_2 = fmul half %a_2_load, %b_2_load" [mmult_accel.cpp:21]   --->   Operation 438 'hmul' 'tmp_5_2' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.61>
ST_15 : Operation 439 [3/5] (7.61ns)   --->   "%sum_1_1 = fadd half %sum_1, %tmp_5_1" [mmult_accel.cpp:21]   --->   Operation 439 'hadd' 'sum_1_1' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 440 [3/4] (6.86ns)   --->   "%tmp_5_2 = fmul half %a_2_load, %b_2_load" [mmult_accel.cpp:21]   --->   Operation 440 'hmul' 'tmp_5_2' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.61>
ST_16 : Operation 441 [2/5] (7.61ns)   --->   "%sum_1_1 = fadd half %sum_1, %tmp_5_1" [mmult_accel.cpp:21]   --->   Operation 441 'hadd' 'sum_1_1' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 442 [2/4] (6.86ns)   --->   "%tmp_5_2 = fmul half %a_2_load, %b_2_load" [mmult_accel.cpp:21]   --->   Operation 442 'hmul' 'tmp_5_2' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.61>
ST_17 : Operation 443 [1/5] (7.61ns)   --->   "%sum_1_1 = fadd half %sum_1, %tmp_5_1" [mmult_accel.cpp:21]   --->   Operation 443 'hadd' 'sum_1_1' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 444 [1/4] (6.86ns)   --->   "%tmp_5_2 = fmul half %a_2_load, %b_2_load" [mmult_accel.cpp:21]   --->   Operation 444 'hmul' 'tmp_5_2' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 445 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [54 x half]* %a_3, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 445 'getelementptr' 'a_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 446 [2/2] (2.32ns)   --->   "%a_3_load = load half* %a_3_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 446 'load' 'a_3_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_17 : Operation 447 [1/1] (0.00ns)   --->   "%b_3_addr = getelementptr [54 x half]* %b_3, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 447 'getelementptr' 'b_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_17 : Operation 448 [2/2] (2.32ns)   --->   "%b_3_load = load half* %b_3_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 448 'load' 'b_3_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 18 <SV = 17> <Delay = 7.61>
ST_18 : Operation 449 [5/5] (7.61ns)   --->   "%sum_1_2 = fadd half %sum_1_1, %tmp_5_2" [mmult_accel.cpp:21]   --->   Operation 449 'hadd' 'sum_1_2' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 450 [1/2] (2.32ns)   --->   "%a_3_load = load half* %a_3_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 450 'load' 'a_3_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_18 : Operation 451 [1/2] (2.32ns)   --->   "%b_3_load = load half* %b_3_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 451 'load' 'b_3_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 19 <SV = 18> <Delay = 7.61>
ST_19 : Operation 452 [4/5] (7.61ns)   --->   "%sum_1_2 = fadd half %sum_1_1, %tmp_5_2" [mmult_accel.cpp:21]   --->   Operation 452 'hadd' 'sum_1_2' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 453 [4/4] (6.86ns)   --->   "%tmp_5_3 = fmul half %a_3_load, %b_3_load" [mmult_accel.cpp:21]   --->   Operation 453 'hmul' 'tmp_5_3' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.61>
ST_20 : Operation 454 [3/5] (7.61ns)   --->   "%sum_1_2 = fadd half %sum_1_1, %tmp_5_2" [mmult_accel.cpp:21]   --->   Operation 454 'hadd' 'sum_1_2' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 455 [3/4] (6.86ns)   --->   "%tmp_5_3 = fmul half %a_3_load, %b_3_load" [mmult_accel.cpp:21]   --->   Operation 455 'hmul' 'tmp_5_3' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.61>
ST_21 : Operation 456 [2/5] (7.61ns)   --->   "%sum_1_2 = fadd half %sum_1_1, %tmp_5_2" [mmult_accel.cpp:21]   --->   Operation 456 'hadd' 'sum_1_2' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 457 [2/4] (6.86ns)   --->   "%tmp_5_3 = fmul half %a_3_load, %b_3_load" [mmult_accel.cpp:21]   --->   Operation 457 'hmul' 'tmp_5_3' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.61>
ST_22 : Operation 458 [1/5] (7.61ns)   --->   "%sum_1_2 = fadd half %sum_1_1, %tmp_5_2" [mmult_accel.cpp:21]   --->   Operation 458 'hadd' 'sum_1_2' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 459 [1/4] (6.86ns)   --->   "%tmp_5_3 = fmul half %a_3_load, %b_3_load" [mmult_accel.cpp:21]   --->   Operation 459 'hmul' 'tmp_5_3' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 460 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [54 x half]* %a_4, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 460 'getelementptr' 'a_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 461 [2/2] (2.32ns)   --->   "%a_4_load = load half* %a_4_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 461 'load' 'a_4_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_22 : Operation 462 [1/1] (0.00ns)   --->   "%b_4_addr = getelementptr [54 x half]* %b_4, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 462 'getelementptr' 'b_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_22 : Operation 463 [2/2] (2.32ns)   --->   "%b_4_load = load half* %b_4_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 463 'load' 'b_4_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 23 <SV = 22> <Delay = 7.61>
ST_23 : Operation 464 [5/5] (7.61ns)   --->   "%sum_1_3 = fadd half %sum_1_2, %tmp_5_3" [mmult_accel.cpp:21]   --->   Operation 464 'hadd' 'sum_1_3' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 465 [1/2] (2.32ns)   --->   "%a_4_load = load half* %a_4_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 465 'load' 'a_4_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_23 : Operation 466 [1/2] (2.32ns)   --->   "%b_4_load = load half* %b_4_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 466 'load' 'b_4_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 24 <SV = 23> <Delay = 7.61>
ST_24 : Operation 467 [4/5] (7.61ns)   --->   "%sum_1_3 = fadd half %sum_1_2, %tmp_5_3" [mmult_accel.cpp:21]   --->   Operation 467 'hadd' 'sum_1_3' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 468 [4/4] (6.86ns)   --->   "%tmp_5_4 = fmul half %a_4_load, %b_4_load" [mmult_accel.cpp:21]   --->   Operation 468 'hmul' 'tmp_5_4' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.61>
ST_25 : Operation 469 [3/5] (7.61ns)   --->   "%sum_1_3 = fadd half %sum_1_2, %tmp_5_3" [mmult_accel.cpp:21]   --->   Operation 469 'hadd' 'sum_1_3' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 470 [3/4] (6.86ns)   --->   "%tmp_5_4 = fmul half %a_4_load, %b_4_load" [mmult_accel.cpp:21]   --->   Operation 470 'hmul' 'tmp_5_4' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.61>
ST_26 : Operation 471 [2/5] (7.61ns)   --->   "%sum_1_3 = fadd half %sum_1_2, %tmp_5_3" [mmult_accel.cpp:21]   --->   Operation 471 'hadd' 'sum_1_3' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 472 [2/4] (6.86ns)   --->   "%tmp_5_4 = fmul half %a_4_load, %b_4_load" [mmult_accel.cpp:21]   --->   Operation 472 'hmul' 'tmp_5_4' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.61>
ST_27 : Operation 473 [1/5] (7.61ns)   --->   "%sum_1_3 = fadd half %sum_1_2, %tmp_5_3" [mmult_accel.cpp:21]   --->   Operation 473 'hadd' 'sum_1_3' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 474 [1/4] (6.86ns)   --->   "%tmp_5_4 = fmul half %a_4_load, %b_4_load" [mmult_accel.cpp:21]   --->   Operation 474 'hmul' 'tmp_5_4' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 475 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr [54 x half]* %a_5, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 475 'getelementptr' 'a_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 476 [2/2] (2.32ns)   --->   "%a_5_load = load half* %a_5_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 476 'load' 'a_5_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_27 : Operation 477 [1/1] (0.00ns)   --->   "%b_5_addr = getelementptr [54 x half]* %b_5, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 477 'getelementptr' 'b_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_27 : Operation 478 [2/2] (2.32ns)   --->   "%b_5_load = load half* %b_5_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 478 'load' 'b_5_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 28 <SV = 27> <Delay = 7.61>
ST_28 : Operation 479 [5/5] (7.61ns)   --->   "%sum_1_4 = fadd half %sum_1_3, %tmp_5_4" [mmult_accel.cpp:21]   --->   Operation 479 'hadd' 'sum_1_4' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 480 [1/2] (2.32ns)   --->   "%a_5_load = load half* %a_5_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 480 'load' 'a_5_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_28 : Operation 481 [1/2] (2.32ns)   --->   "%b_5_load = load half* %b_5_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 481 'load' 'b_5_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 29 <SV = 28> <Delay = 7.61>
ST_29 : Operation 482 [4/5] (7.61ns)   --->   "%sum_1_4 = fadd half %sum_1_3, %tmp_5_4" [mmult_accel.cpp:21]   --->   Operation 482 'hadd' 'sum_1_4' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 483 [4/4] (6.86ns)   --->   "%tmp_5_5 = fmul half %a_5_load, %b_5_load" [mmult_accel.cpp:21]   --->   Operation 483 'hmul' 'tmp_5_5' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.61>
ST_30 : Operation 484 [3/5] (7.61ns)   --->   "%sum_1_4 = fadd half %sum_1_3, %tmp_5_4" [mmult_accel.cpp:21]   --->   Operation 484 'hadd' 'sum_1_4' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 485 [3/4] (6.86ns)   --->   "%tmp_5_5 = fmul half %a_5_load, %b_5_load" [mmult_accel.cpp:21]   --->   Operation 485 'hmul' 'tmp_5_5' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.61>
ST_31 : Operation 486 [2/5] (7.61ns)   --->   "%sum_1_4 = fadd half %sum_1_3, %tmp_5_4" [mmult_accel.cpp:21]   --->   Operation 486 'hadd' 'sum_1_4' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 487 [2/4] (6.86ns)   --->   "%tmp_5_5 = fmul half %a_5_load, %b_5_load" [mmult_accel.cpp:21]   --->   Operation 487 'hmul' 'tmp_5_5' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.61>
ST_32 : Operation 488 [1/5] (7.61ns)   --->   "%sum_1_4 = fadd half %sum_1_3, %tmp_5_4" [mmult_accel.cpp:21]   --->   Operation 488 'hadd' 'sum_1_4' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 489 [1/4] (6.86ns)   --->   "%tmp_5_5 = fmul half %a_5_load, %b_5_load" [mmult_accel.cpp:21]   --->   Operation 489 'hmul' 'tmp_5_5' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 490 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr [54 x half]* %a_6, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 490 'getelementptr' 'a_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 491 [2/2] (2.32ns)   --->   "%a_6_load = load half* %a_6_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 491 'load' 'a_6_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_32 : Operation 492 [1/1] (0.00ns)   --->   "%b_6_addr = getelementptr [54 x half]* %b_6, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 492 'getelementptr' 'b_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 493 [2/2] (2.32ns)   --->   "%b_6_load = load half* %b_6_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 493 'load' 'b_6_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 33 <SV = 32> <Delay = 7.61>
ST_33 : Operation 494 [5/5] (7.61ns)   --->   "%sum_1_5 = fadd half %sum_1_4, %tmp_5_5" [mmult_accel.cpp:21]   --->   Operation 494 'hadd' 'sum_1_5' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 495 [1/2] (2.32ns)   --->   "%a_6_load = load half* %a_6_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 495 'load' 'a_6_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_33 : Operation 496 [1/2] (2.32ns)   --->   "%b_6_load = load half* %b_6_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 496 'load' 'b_6_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 34 <SV = 33> <Delay = 7.61>
ST_34 : Operation 497 [4/5] (7.61ns)   --->   "%sum_1_5 = fadd half %sum_1_4, %tmp_5_5" [mmult_accel.cpp:21]   --->   Operation 497 'hadd' 'sum_1_5' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 498 [4/4] (6.86ns)   --->   "%tmp_5_6 = fmul half %a_6_load, %b_6_load" [mmult_accel.cpp:21]   --->   Operation 498 'hmul' 'tmp_5_6' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.61>
ST_35 : Operation 499 [3/5] (7.61ns)   --->   "%sum_1_5 = fadd half %sum_1_4, %tmp_5_5" [mmult_accel.cpp:21]   --->   Operation 499 'hadd' 'sum_1_5' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 500 [3/4] (6.86ns)   --->   "%tmp_5_6 = fmul half %a_6_load, %b_6_load" [mmult_accel.cpp:21]   --->   Operation 500 'hmul' 'tmp_5_6' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.61>
ST_36 : Operation 501 [2/5] (7.61ns)   --->   "%sum_1_5 = fadd half %sum_1_4, %tmp_5_5" [mmult_accel.cpp:21]   --->   Operation 501 'hadd' 'sum_1_5' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 502 [2/4] (6.86ns)   --->   "%tmp_5_6 = fmul half %a_6_load, %b_6_load" [mmult_accel.cpp:21]   --->   Operation 502 'hmul' 'tmp_5_6' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.61>
ST_37 : Operation 503 [1/5] (7.61ns)   --->   "%sum_1_5 = fadd half %sum_1_4, %tmp_5_5" [mmult_accel.cpp:21]   --->   Operation 503 'hadd' 'sum_1_5' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 504 [1/4] (6.86ns)   --->   "%tmp_5_6 = fmul half %a_6_load, %b_6_load" [mmult_accel.cpp:21]   --->   Operation 504 'hmul' 'tmp_5_6' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 505 [1/1] (0.00ns)   --->   "%a_7_addr = getelementptr [54 x half]* %a_7, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 505 'getelementptr' 'a_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_37 : Operation 506 [2/2] (2.32ns)   --->   "%a_7_load = load half* %a_7_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 506 'load' 'a_7_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_37 : Operation 507 [1/1] (0.00ns)   --->   "%b_7_addr = getelementptr [54 x half]* %b_7, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 507 'getelementptr' 'b_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_37 : Operation 508 [2/2] (2.32ns)   --->   "%b_7_load = load half* %b_7_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 508 'load' 'b_7_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 38 <SV = 37> <Delay = 7.61>
ST_38 : Operation 509 [5/5] (7.61ns)   --->   "%sum_1_6 = fadd half %sum_1_5, %tmp_5_6" [mmult_accel.cpp:21]   --->   Operation 509 'hadd' 'sum_1_6' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 510 [1/2] (2.32ns)   --->   "%a_7_load = load half* %a_7_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 510 'load' 'a_7_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_38 : Operation 511 [1/2] (2.32ns)   --->   "%b_7_load = load half* %b_7_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 511 'load' 'b_7_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 39 <SV = 38> <Delay = 7.61>
ST_39 : Operation 512 [4/5] (7.61ns)   --->   "%sum_1_6 = fadd half %sum_1_5, %tmp_5_6" [mmult_accel.cpp:21]   --->   Operation 512 'hadd' 'sum_1_6' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 513 [4/4] (6.86ns)   --->   "%tmp_5_7 = fmul half %a_7_load, %b_7_load" [mmult_accel.cpp:21]   --->   Operation 513 'hmul' 'tmp_5_7' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.61>
ST_40 : Operation 514 [3/5] (7.61ns)   --->   "%sum_1_6 = fadd half %sum_1_5, %tmp_5_6" [mmult_accel.cpp:21]   --->   Operation 514 'hadd' 'sum_1_6' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 515 [3/4] (6.86ns)   --->   "%tmp_5_7 = fmul half %a_7_load, %b_7_load" [mmult_accel.cpp:21]   --->   Operation 515 'hmul' 'tmp_5_7' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.61>
ST_41 : Operation 516 [2/5] (7.61ns)   --->   "%sum_1_6 = fadd half %sum_1_5, %tmp_5_6" [mmult_accel.cpp:21]   --->   Operation 516 'hadd' 'sum_1_6' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 517 [2/4] (6.86ns)   --->   "%tmp_5_7 = fmul half %a_7_load, %b_7_load" [mmult_accel.cpp:21]   --->   Operation 517 'hmul' 'tmp_5_7' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.61>
ST_42 : Operation 518 [1/5] (7.61ns)   --->   "%sum_1_6 = fadd half %sum_1_5, %tmp_5_6" [mmult_accel.cpp:21]   --->   Operation 518 'hadd' 'sum_1_6' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 519 [1/4] (6.86ns)   --->   "%tmp_5_7 = fmul half %a_7_load, %b_7_load" [mmult_accel.cpp:21]   --->   Operation 519 'hmul' 'tmp_5_7' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 520 [1/1] (0.00ns)   --->   "%a_8_addr = getelementptr [54 x half]* %a_8, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 520 'getelementptr' 'a_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_42 : Operation 521 [2/2] (2.32ns)   --->   "%a_8_load = load half* %a_8_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 521 'load' 'a_8_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_42 : Operation 522 [1/1] (0.00ns)   --->   "%b_8_addr = getelementptr [54 x half]* %b_8, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 522 'getelementptr' 'b_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_42 : Operation 523 [2/2] (2.32ns)   --->   "%b_8_load = load half* %b_8_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 523 'load' 'b_8_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 43 <SV = 42> <Delay = 7.61>
ST_43 : Operation 524 [5/5] (7.61ns)   --->   "%sum_1_7 = fadd half %sum_1_6, %tmp_5_7" [mmult_accel.cpp:21]   --->   Operation 524 'hadd' 'sum_1_7' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 525 [1/2] (2.32ns)   --->   "%a_8_load = load half* %a_8_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 525 'load' 'a_8_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_43 : Operation 526 [1/2] (2.32ns)   --->   "%b_8_load = load half* %b_8_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 526 'load' 'b_8_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 44 <SV = 43> <Delay = 7.61>
ST_44 : Operation 527 [4/5] (7.61ns)   --->   "%sum_1_7 = fadd half %sum_1_6, %tmp_5_7" [mmult_accel.cpp:21]   --->   Operation 527 'hadd' 'sum_1_7' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 528 [4/4] (6.86ns)   --->   "%tmp_5_8 = fmul half %a_8_load, %b_8_load" [mmult_accel.cpp:21]   --->   Operation 528 'hmul' 'tmp_5_8' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.61>
ST_45 : Operation 529 [3/5] (7.61ns)   --->   "%sum_1_7 = fadd half %sum_1_6, %tmp_5_7" [mmult_accel.cpp:21]   --->   Operation 529 'hadd' 'sum_1_7' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 530 [3/4] (6.86ns)   --->   "%tmp_5_8 = fmul half %a_8_load, %b_8_load" [mmult_accel.cpp:21]   --->   Operation 530 'hmul' 'tmp_5_8' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.61>
ST_46 : Operation 531 [2/5] (7.61ns)   --->   "%sum_1_7 = fadd half %sum_1_6, %tmp_5_7" [mmult_accel.cpp:21]   --->   Operation 531 'hadd' 'sum_1_7' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 532 [2/4] (6.86ns)   --->   "%tmp_5_8 = fmul half %a_8_load, %b_8_load" [mmult_accel.cpp:21]   --->   Operation 532 'hmul' 'tmp_5_8' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.61>
ST_47 : Operation 533 [1/5] (7.61ns)   --->   "%sum_1_7 = fadd half %sum_1_6, %tmp_5_7" [mmult_accel.cpp:21]   --->   Operation 533 'hadd' 'sum_1_7' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 534 [1/4] (6.86ns)   --->   "%tmp_5_8 = fmul half %a_8_load, %b_8_load" [mmult_accel.cpp:21]   --->   Operation 534 'hmul' 'tmp_5_8' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 535 [1/1] (0.00ns)   --->   "%a_9_addr = getelementptr [54 x half]* %a_9, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 535 'getelementptr' 'a_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_47 : Operation 536 [2/2] (2.32ns)   --->   "%a_9_load = load half* %a_9_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 536 'load' 'a_9_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_47 : Operation 537 [1/1] (0.00ns)   --->   "%b_9_addr = getelementptr [54 x half]* %b_9, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 537 'getelementptr' 'b_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_47 : Operation 538 [2/2] (2.32ns)   --->   "%b_9_load = load half* %b_9_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 538 'load' 'b_9_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 48 <SV = 47> <Delay = 7.61>
ST_48 : Operation 539 [5/5] (7.61ns)   --->   "%sum_1_8 = fadd half %sum_1_7, %tmp_5_8" [mmult_accel.cpp:21]   --->   Operation 539 'hadd' 'sum_1_8' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 540 [1/2] (2.32ns)   --->   "%a_9_load = load half* %a_9_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 540 'load' 'a_9_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_48 : Operation 541 [1/2] (2.32ns)   --->   "%b_9_load = load half* %b_9_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 541 'load' 'b_9_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 49 <SV = 48> <Delay = 7.61>
ST_49 : Operation 542 [4/5] (7.61ns)   --->   "%sum_1_8 = fadd half %sum_1_7, %tmp_5_8" [mmult_accel.cpp:21]   --->   Operation 542 'hadd' 'sum_1_8' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 543 [4/4] (6.86ns)   --->   "%tmp_5_9 = fmul half %a_9_load, %b_9_load" [mmult_accel.cpp:21]   --->   Operation 543 'hmul' 'tmp_5_9' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.61>
ST_50 : Operation 544 [3/5] (7.61ns)   --->   "%sum_1_8 = fadd half %sum_1_7, %tmp_5_8" [mmult_accel.cpp:21]   --->   Operation 544 'hadd' 'sum_1_8' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 545 [3/4] (6.86ns)   --->   "%tmp_5_9 = fmul half %a_9_load, %b_9_load" [mmult_accel.cpp:21]   --->   Operation 545 'hmul' 'tmp_5_9' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.61>
ST_51 : Operation 546 [2/5] (7.61ns)   --->   "%sum_1_8 = fadd half %sum_1_7, %tmp_5_8" [mmult_accel.cpp:21]   --->   Operation 546 'hadd' 'sum_1_8' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 547 [2/4] (6.86ns)   --->   "%tmp_5_9 = fmul half %a_9_load, %b_9_load" [mmult_accel.cpp:21]   --->   Operation 547 'hmul' 'tmp_5_9' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.61>
ST_52 : Operation 548 [1/5] (7.61ns)   --->   "%sum_1_8 = fadd half %sum_1_7, %tmp_5_8" [mmult_accel.cpp:21]   --->   Operation 548 'hadd' 'sum_1_8' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 549 [1/4] (6.86ns)   --->   "%tmp_5_9 = fmul half %a_9_load, %b_9_load" [mmult_accel.cpp:21]   --->   Operation 549 'hmul' 'tmp_5_9' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 550 [1/1] (0.00ns)   --->   "%a_10_addr = getelementptr [54 x half]* %a_10, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 550 'getelementptr' 'a_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_52 : Operation 551 [2/2] (2.32ns)   --->   "%a_10_load = load half* %a_10_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 551 'load' 'a_10_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_52 : Operation 552 [1/1] (0.00ns)   --->   "%b_10_addr = getelementptr [54 x half]* %b_10, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 552 'getelementptr' 'b_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_52 : Operation 553 [2/2] (2.32ns)   --->   "%b_10_load = load half* %b_10_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 553 'load' 'b_10_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 53 <SV = 52> <Delay = 7.61>
ST_53 : Operation 554 [5/5] (7.61ns)   --->   "%sum_1_9 = fadd half %sum_1_8, %tmp_5_9" [mmult_accel.cpp:21]   --->   Operation 554 'hadd' 'sum_1_9' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 555 [1/2] (2.32ns)   --->   "%a_10_load = load half* %a_10_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 555 'load' 'a_10_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_53 : Operation 556 [1/2] (2.32ns)   --->   "%b_10_load = load half* %b_10_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 556 'load' 'b_10_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 54 <SV = 53> <Delay = 7.61>
ST_54 : Operation 557 [4/5] (7.61ns)   --->   "%sum_1_9 = fadd half %sum_1_8, %tmp_5_9" [mmult_accel.cpp:21]   --->   Operation 557 'hadd' 'sum_1_9' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 558 [4/4] (6.86ns)   --->   "%tmp_5_s = fmul half %a_10_load, %b_10_load" [mmult_accel.cpp:21]   --->   Operation 558 'hmul' 'tmp_5_s' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.61>
ST_55 : Operation 559 [3/5] (7.61ns)   --->   "%sum_1_9 = fadd half %sum_1_8, %tmp_5_9" [mmult_accel.cpp:21]   --->   Operation 559 'hadd' 'sum_1_9' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 560 [3/4] (6.86ns)   --->   "%tmp_5_s = fmul half %a_10_load, %b_10_load" [mmult_accel.cpp:21]   --->   Operation 560 'hmul' 'tmp_5_s' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.61>
ST_56 : Operation 561 [2/5] (7.61ns)   --->   "%sum_1_9 = fadd half %sum_1_8, %tmp_5_9" [mmult_accel.cpp:21]   --->   Operation 561 'hadd' 'sum_1_9' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 562 [2/4] (6.86ns)   --->   "%tmp_5_s = fmul half %a_10_load, %b_10_load" [mmult_accel.cpp:21]   --->   Operation 562 'hmul' 'tmp_5_s' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.61>
ST_57 : Operation 563 [1/5] (7.61ns)   --->   "%sum_1_9 = fadd half %sum_1_8, %tmp_5_9" [mmult_accel.cpp:21]   --->   Operation 563 'hadd' 'sum_1_9' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 564 [1/4] (6.86ns)   --->   "%tmp_5_s = fmul half %a_10_load, %b_10_load" [mmult_accel.cpp:21]   --->   Operation 564 'hmul' 'tmp_5_s' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 565 [1/1] (0.00ns)   --->   "%a_11_addr = getelementptr [54 x half]* %a_11, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 565 'getelementptr' 'a_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_57 : Operation 566 [2/2] (2.32ns)   --->   "%a_11_load = load half* %a_11_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 566 'load' 'a_11_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_57 : Operation 567 [1/1] (0.00ns)   --->   "%b_11_addr = getelementptr [54 x half]* %b_11, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 567 'getelementptr' 'b_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_57 : Operation 568 [2/2] (2.32ns)   --->   "%b_11_load = load half* %b_11_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 568 'load' 'b_11_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 58 <SV = 57> <Delay = 7.61>
ST_58 : Operation 569 [5/5] (7.61ns)   --->   "%sum_1_s = fadd half %sum_1_9, %tmp_5_s" [mmult_accel.cpp:21]   --->   Operation 569 'hadd' 'sum_1_s' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 570 [1/2] (2.32ns)   --->   "%a_11_load = load half* %a_11_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 570 'load' 'a_11_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_58 : Operation 571 [1/2] (2.32ns)   --->   "%b_11_load = load half* %b_11_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 571 'load' 'b_11_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 59 <SV = 58> <Delay = 7.61>
ST_59 : Operation 572 [4/5] (7.61ns)   --->   "%sum_1_s = fadd half %sum_1_9, %tmp_5_s" [mmult_accel.cpp:21]   --->   Operation 572 'hadd' 'sum_1_s' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 573 [4/4] (6.86ns)   --->   "%tmp_5_10 = fmul half %a_11_load, %b_11_load" [mmult_accel.cpp:21]   --->   Operation 573 'hmul' 'tmp_5_10' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.61>
ST_60 : Operation 574 [3/5] (7.61ns)   --->   "%sum_1_s = fadd half %sum_1_9, %tmp_5_s" [mmult_accel.cpp:21]   --->   Operation 574 'hadd' 'sum_1_s' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 575 [3/4] (6.86ns)   --->   "%tmp_5_10 = fmul half %a_11_load, %b_11_load" [mmult_accel.cpp:21]   --->   Operation 575 'hmul' 'tmp_5_10' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.61>
ST_61 : Operation 576 [2/5] (7.61ns)   --->   "%sum_1_s = fadd half %sum_1_9, %tmp_5_s" [mmult_accel.cpp:21]   --->   Operation 576 'hadd' 'sum_1_s' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 577 [2/4] (6.86ns)   --->   "%tmp_5_10 = fmul half %a_11_load, %b_11_load" [mmult_accel.cpp:21]   --->   Operation 577 'hmul' 'tmp_5_10' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.61>
ST_62 : Operation 578 [1/5] (7.61ns)   --->   "%sum_1_s = fadd half %sum_1_9, %tmp_5_s" [mmult_accel.cpp:21]   --->   Operation 578 'hadd' 'sum_1_s' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 579 [1/4] (6.86ns)   --->   "%tmp_5_10 = fmul half %a_11_load, %b_11_load" [mmult_accel.cpp:21]   --->   Operation 579 'hmul' 'tmp_5_10' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 580 [1/1] (0.00ns)   --->   "%a_12_addr = getelementptr [54 x half]* %a_12, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 580 'getelementptr' 'a_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_62 : Operation 581 [2/2] (2.32ns)   --->   "%a_12_load = load half* %a_12_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 581 'load' 'a_12_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_62 : Operation 582 [1/1] (0.00ns)   --->   "%b_12_addr = getelementptr [54 x half]* %b_12, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 582 'getelementptr' 'b_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_62 : Operation 583 [2/2] (2.32ns)   --->   "%b_12_load = load half* %b_12_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 583 'load' 'b_12_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 63 <SV = 62> <Delay = 7.61>
ST_63 : Operation 584 [5/5] (7.61ns)   --->   "%sum_1_10 = fadd half %sum_1_s, %tmp_5_10" [mmult_accel.cpp:21]   --->   Operation 584 'hadd' 'sum_1_10' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 585 [1/2] (2.32ns)   --->   "%a_12_load = load half* %a_12_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 585 'load' 'a_12_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_63 : Operation 586 [1/2] (2.32ns)   --->   "%b_12_load = load half* %b_12_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 586 'load' 'b_12_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 64 <SV = 63> <Delay = 7.61>
ST_64 : Operation 587 [4/5] (7.61ns)   --->   "%sum_1_10 = fadd half %sum_1_s, %tmp_5_10" [mmult_accel.cpp:21]   --->   Operation 587 'hadd' 'sum_1_10' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 588 [4/4] (6.86ns)   --->   "%tmp_5_11 = fmul half %a_12_load, %b_12_load" [mmult_accel.cpp:21]   --->   Operation 588 'hmul' 'tmp_5_11' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.61>
ST_65 : Operation 589 [3/5] (7.61ns)   --->   "%sum_1_10 = fadd half %sum_1_s, %tmp_5_10" [mmult_accel.cpp:21]   --->   Operation 589 'hadd' 'sum_1_10' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 590 [3/4] (6.86ns)   --->   "%tmp_5_11 = fmul half %a_12_load, %b_12_load" [mmult_accel.cpp:21]   --->   Operation 590 'hmul' 'tmp_5_11' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.61>
ST_66 : Operation 591 [2/5] (7.61ns)   --->   "%sum_1_10 = fadd half %sum_1_s, %tmp_5_10" [mmult_accel.cpp:21]   --->   Operation 591 'hadd' 'sum_1_10' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 592 [2/4] (6.86ns)   --->   "%tmp_5_11 = fmul half %a_12_load, %b_12_load" [mmult_accel.cpp:21]   --->   Operation 592 'hmul' 'tmp_5_11' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.61>
ST_67 : Operation 593 [1/5] (7.61ns)   --->   "%sum_1_10 = fadd half %sum_1_s, %tmp_5_10" [mmult_accel.cpp:21]   --->   Operation 593 'hadd' 'sum_1_10' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 594 [1/4] (6.86ns)   --->   "%tmp_5_11 = fmul half %a_12_load, %b_12_load" [mmult_accel.cpp:21]   --->   Operation 594 'hmul' 'tmp_5_11' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 595 [1/1] (0.00ns)   --->   "%a_13_addr = getelementptr [54 x half]* %a_13, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 595 'getelementptr' 'a_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_67 : Operation 596 [2/2] (2.32ns)   --->   "%a_13_load = load half* %a_13_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 596 'load' 'a_13_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_67 : Operation 597 [1/1] (0.00ns)   --->   "%b_13_addr = getelementptr [54 x half]* %b_13, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 597 'getelementptr' 'b_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_67 : Operation 598 [2/2] (2.32ns)   --->   "%b_13_load = load half* %b_13_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 598 'load' 'b_13_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 68 <SV = 67> <Delay = 7.61>
ST_68 : Operation 599 [5/5] (7.61ns)   --->   "%sum_1_11 = fadd half %sum_1_10, %tmp_5_11" [mmult_accel.cpp:21]   --->   Operation 599 'hadd' 'sum_1_11' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 600 [1/2] (2.32ns)   --->   "%a_13_load = load half* %a_13_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 600 'load' 'a_13_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_68 : Operation 601 [1/2] (2.32ns)   --->   "%b_13_load = load half* %b_13_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 601 'load' 'b_13_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 69 <SV = 68> <Delay = 7.61>
ST_69 : Operation 602 [4/5] (7.61ns)   --->   "%sum_1_11 = fadd half %sum_1_10, %tmp_5_11" [mmult_accel.cpp:21]   --->   Operation 602 'hadd' 'sum_1_11' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 603 [4/4] (6.86ns)   --->   "%tmp_5_12 = fmul half %a_13_load, %b_13_load" [mmult_accel.cpp:21]   --->   Operation 603 'hmul' 'tmp_5_12' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.61>
ST_70 : Operation 604 [3/5] (7.61ns)   --->   "%sum_1_11 = fadd half %sum_1_10, %tmp_5_11" [mmult_accel.cpp:21]   --->   Operation 604 'hadd' 'sum_1_11' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 605 [3/4] (6.86ns)   --->   "%tmp_5_12 = fmul half %a_13_load, %b_13_load" [mmult_accel.cpp:21]   --->   Operation 605 'hmul' 'tmp_5_12' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.61>
ST_71 : Operation 606 [2/5] (7.61ns)   --->   "%sum_1_11 = fadd half %sum_1_10, %tmp_5_11" [mmult_accel.cpp:21]   --->   Operation 606 'hadd' 'sum_1_11' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 607 [2/4] (6.86ns)   --->   "%tmp_5_12 = fmul half %a_13_load, %b_13_load" [mmult_accel.cpp:21]   --->   Operation 607 'hmul' 'tmp_5_12' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.61>
ST_72 : Operation 608 [1/5] (7.61ns)   --->   "%sum_1_11 = fadd half %sum_1_10, %tmp_5_11" [mmult_accel.cpp:21]   --->   Operation 608 'hadd' 'sum_1_11' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 609 [1/4] (6.86ns)   --->   "%tmp_5_12 = fmul half %a_13_load, %b_13_load" [mmult_accel.cpp:21]   --->   Operation 609 'hmul' 'tmp_5_12' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 610 [1/1] (0.00ns)   --->   "%a_14_addr = getelementptr [54 x half]* %a_14, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 610 'getelementptr' 'a_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_72 : Operation 611 [2/2] (2.32ns)   --->   "%a_14_load = load half* %a_14_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 611 'load' 'a_14_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_72 : Operation 612 [1/1] (0.00ns)   --->   "%b_14_addr = getelementptr [54 x half]* %b_14, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 612 'getelementptr' 'b_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_72 : Operation 613 [2/2] (2.32ns)   --->   "%b_14_load = load half* %b_14_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 613 'load' 'b_14_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 73 <SV = 72> <Delay = 7.61>
ST_73 : Operation 614 [5/5] (7.61ns)   --->   "%sum_1_12 = fadd half %sum_1_11, %tmp_5_12" [mmult_accel.cpp:21]   --->   Operation 614 'hadd' 'sum_1_12' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 615 [1/2] (2.32ns)   --->   "%a_14_load = load half* %a_14_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 615 'load' 'a_14_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_73 : Operation 616 [1/2] (2.32ns)   --->   "%b_14_load = load half* %b_14_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 616 'load' 'b_14_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 74 <SV = 73> <Delay = 7.61>
ST_74 : Operation 617 [4/5] (7.61ns)   --->   "%sum_1_12 = fadd half %sum_1_11, %tmp_5_12" [mmult_accel.cpp:21]   --->   Operation 617 'hadd' 'sum_1_12' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 618 [4/4] (6.86ns)   --->   "%tmp_5_13 = fmul half %a_14_load, %b_14_load" [mmult_accel.cpp:21]   --->   Operation 618 'hmul' 'tmp_5_13' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.61>
ST_75 : Operation 619 [3/5] (7.61ns)   --->   "%sum_1_12 = fadd half %sum_1_11, %tmp_5_12" [mmult_accel.cpp:21]   --->   Operation 619 'hadd' 'sum_1_12' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 620 [3/4] (6.86ns)   --->   "%tmp_5_13 = fmul half %a_14_load, %b_14_load" [mmult_accel.cpp:21]   --->   Operation 620 'hmul' 'tmp_5_13' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.61>
ST_76 : Operation 621 [2/5] (7.61ns)   --->   "%sum_1_12 = fadd half %sum_1_11, %tmp_5_12" [mmult_accel.cpp:21]   --->   Operation 621 'hadd' 'sum_1_12' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 622 [2/4] (6.86ns)   --->   "%tmp_5_13 = fmul half %a_14_load, %b_14_load" [mmult_accel.cpp:21]   --->   Operation 622 'hmul' 'tmp_5_13' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.61>
ST_77 : Operation 623 [1/5] (7.61ns)   --->   "%sum_1_12 = fadd half %sum_1_11, %tmp_5_12" [mmult_accel.cpp:21]   --->   Operation 623 'hadd' 'sum_1_12' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 624 [1/4] (6.86ns)   --->   "%tmp_5_13 = fmul half %a_14_load, %b_14_load" [mmult_accel.cpp:21]   --->   Operation 624 'hmul' 'tmp_5_13' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 625 [1/1] (0.00ns)   --->   "%a_15_addr = getelementptr [54 x half]* %a_15, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 625 'getelementptr' 'a_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_77 : Operation 626 [2/2] (2.32ns)   --->   "%a_15_load = load half* %a_15_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 626 'load' 'a_15_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_77 : Operation 627 [1/1] (0.00ns)   --->   "%b_15_addr = getelementptr [54 x half]* %b_15, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 627 'getelementptr' 'b_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_77 : Operation 628 [2/2] (2.32ns)   --->   "%b_15_load = load half* %b_15_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 628 'load' 'b_15_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 78 <SV = 77> <Delay = 7.61>
ST_78 : Operation 629 [5/5] (7.61ns)   --->   "%sum_1_13 = fadd half %sum_1_12, %tmp_5_13" [mmult_accel.cpp:21]   --->   Operation 629 'hadd' 'sum_1_13' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 630 [1/2] (2.32ns)   --->   "%a_15_load = load half* %a_15_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 630 'load' 'a_15_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_78 : Operation 631 [1/2] (2.32ns)   --->   "%b_15_load = load half* %b_15_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 631 'load' 'b_15_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 79 <SV = 78> <Delay = 7.61>
ST_79 : Operation 632 [4/5] (7.61ns)   --->   "%sum_1_13 = fadd half %sum_1_12, %tmp_5_13" [mmult_accel.cpp:21]   --->   Operation 632 'hadd' 'sum_1_13' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 633 [4/4] (6.86ns)   --->   "%tmp_5_14 = fmul half %a_15_load, %b_15_load" [mmult_accel.cpp:21]   --->   Operation 633 'hmul' 'tmp_5_14' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.61>
ST_80 : Operation 634 [3/5] (7.61ns)   --->   "%sum_1_13 = fadd half %sum_1_12, %tmp_5_13" [mmult_accel.cpp:21]   --->   Operation 634 'hadd' 'sum_1_13' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 635 [3/4] (6.86ns)   --->   "%tmp_5_14 = fmul half %a_15_load, %b_15_load" [mmult_accel.cpp:21]   --->   Operation 635 'hmul' 'tmp_5_14' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.61>
ST_81 : Operation 636 [2/5] (7.61ns)   --->   "%sum_1_13 = fadd half %sum_1_12, %tmp_5_13" [mmult_accel.cpp:21]   --->   Operation 636 'hadd' 'sum_1_13' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 637 [2/4] (6.86ns)   --->   "%tmp_5_14 = fmul half %a_15_load, %b_15_load" [mmult_accel.cpp:21]   --->   Operation 637 'hmul' 'tmp_5_14' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.61>
ST_82 : Operation 638 [1/5] (7.61ns)   --->   "%sum_1_13 = fadd half %sum_1_12, %tmp_5_13" [mmult_accel.cpp:21]   --->   Operation 638 'hadd' 'sum_1_13' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 639 [1/4] (6.86ns)   --->   "%tmp_5_14 = fmul half %a_15_load, %b_15_load" [mmult_accel.cpp:21]   --->   Operation 639 'hmul' 'tmp_5_14' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 640 [1/1] (0.00ns)   --->   "%a_16_addr = getelementptr [54 x half]* %a_16, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 640 'getelementptr' 'a_16_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_82 : Operation 641 [2/2] (2.32ns)   --->   "%a_16_load = load half* %a_16_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 641 'load' 'a_16_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_82 : Operation 642 [1/1] (0.00ns)   --->   "%b_16_addr = getelementptr [54 x half]* %b_16, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 642 'getelementptr' 'b_16_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_82 : Operation 643 [2/2] (2.32ns)   --->   "%b_16_load = load half* %b_16_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 643 'load' 'b_16_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 83 <SV = 82> <Delay = 7.61>
ST_83 : Operation 644 [5/5] (7.61ns)   --->   "%sum_1_14 = fadd half %sum_1_13, %tmp_5_14" [mmult_accel.cpp:21]   --->   Operation 644 'hadd' 'sum_1_14' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 645 [1/2] (2.32ns)   --->   "%a_16_load = load half* %a_16_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 645 'load' 'a_16_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_83 : Operation 646 [1/2] (2.32ns)   --->   "%b_16_load = load half* %b_16_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 646 'load' 'b_16_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 84 <SV = 83> <Delay = 7.61>
ST_84 : Operation 647 [4/5] (7.61ns)   --->   "%sum_1_14 = fadd half %sum_1_13, %tmp_5_14" [mmult_accel.cpp:21]   --->   Operation 647 'hadd' 'sum_1_14' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 648 [4/4] (6.86ns)   --->   "%tmp_5_15 = fmul half %a_16_load, %b_16_load" [mmult_accel.cpp:21]   --->   Operation 648 'hmul' 'tmp_5_15' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.61>
ST_85 : Operation 649 [3/5] (7.61ns)   --->   "%sum_1_14 = fadd half %sum_1_13, %tmp_5_14" [mmult_accel.cpp:21]   --->   Operation 649 'hadd' 'sum_1_14' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 650 [3/4] (6.86ns)   --->   "%tmp_5_15 = fmul half %a_16_load, %b_16_load" [mmult_accel.cpp:21]   --->   Operation 650 'hmul' 'tmp_5_15' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.61>
ST_86 : Operation 651 [2/5] (7.61ns)   --->   "%sum_1_14 = fadd half %sum_1_13, %tmp_5_14" [mmult_accel.cpp:21]   --->   Operation 651 'hadd' 'sum_1_14' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 652 [2/4] (6.86ns)   --->   "%tmp_5_15 = fmul half %a_16_load, %b_16_load" [mmult_accel.cpp:21]   --->   Operation 652 'hmul' 'tmp_5_15' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.61>
ST_87 : Operation 653 [1/5] (7.61ns)   --->   "%sum_1_14 = fadd half %sum_1_13, %tmp_5_14" [mmult_accel.cpp:21]   --->   Operation 653 'hadd' 'sum_1_14' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 654 [1/4] (6.86ns)   --->   "%tmp_5_15 = fmul half %a_16_load, %b_16_load" [mmult_accel.cpp:21]   --->   Operation 654 'hmul' 'tmp_5_15' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 655 [1/1] (0.00ns)   --->   "%a_17_addr = getelementptr [54 x half]* %a_17, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 655 'getelementptr' 'a_17_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_87 : Operation 656 [2/2] (2.32ns)   --->   "%a_17_load = load half* %a_17_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 656 'load' 'a_17_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_87 : Operation 657 [1/1] (0.00ns)   --->   "%b_17_addr = getelementptr [54 x half]* %b_17, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 657 'getelementptr' 'b_17_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_87 : Operation 658 [2/2] (2.32ns)   --->   "%b_17_load = load half* %b_17_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 658 'load' 'b_17_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 88 <SV = 87> <Delay = 7.61>
ST_88 : Operation 659 [5/5] (7.61ns)   --->   "%sum_1_15 = fadd half %sum_1_14, %tmp_5_15" [mmult_accel.cpp:21]   --->   Operation 659 'hadd' 'sum_1_15' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 660 [1/2] (2.32ns)   --->   "%a_17_load = load half* %a_17_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 660 'load' 'a_17_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_88 : Operation 661 [1/2] (2.32ns)   --->   "%b_17_load = load half* %b_17_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 661 'load' 'b_17_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 89 <SV = 88> <Delay = 7.61>
ST_89 : Operation 662 [4/5] (7.61ns)   --->   "%sum_1_15 = fadd half %sum_1_14, %tmp_5_15" [mmult_accel.cpp:21]   --->   Operation 662 'hadd' 'sum_1_15' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 663 [4/4] (6.86ns)   --->   "%tmp_5_16 = fmul half %a_17_load, %b_17_load" [mmult_accel.cpp:21]   --->   Operation 663 'hmul' 'tmp_5_16' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.61>
ST_90 : Operation 664 [3/5] (7.61ns)   --->   "%sum_1_15 = fadd half %sum_1_14, %tmp_5_15" [mmult_accel.cpp:21]   --->   Operation 664 'hadd' 'sum_1_15' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 665 [3/4] (6.86ns)   --->   "%tmp_5_16 = fmul half %a_17_load, %b_17_load" [mmult_accel.cpp:21]   --->   Operation 665 'hmul' 'tmp_5_16' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.61>
ST_91 : Operation 666 [2/5] (7.61ns)   --->   "%sum_1_15 = fadd half %sum_1_14, %tmp_5_15" [mmult_accel.cpp:21]   --->   Operation 666 'hadd' 'sum_1_15' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 667 [2/4] (6.86ns)   --->   "%tmp_5_16 = fmul half %a_17_load, %b_17_load" [mmult_accel.cpp:21]   --->   Operation 667 'hmul' 'tmp_5_16' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.61>
ST_92 : Operation 668 [1/5] (7.61ns)   --->   "%sum_1_15 = fadd half %sum_1_14, %tmp_5_15" [mmult_accel.cpp:21]   --->   Operation 668 'hadd' 'sum_1_15' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 669 [1/4] (6.86ns)   --->   "%tmp_5_16 = fmul half %a_17_load, %b_17_load" [mmult_accel.cpp:21]   --->   Operation 669 'hmul' 'tmp_5_16' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 670 [1/1] (0.00ns)   --->   "%a_18_addr = getelementptr [54 x half]* %a_18, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 670 'getelementptr' 'a_18_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_92 : Operation 671 [2/2] (2.32ns)   --->   "%a_18_load = load half* %a_18_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 671 'load' 'a_18_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_92 : Operation 672 [1/1] (0.00ns)   --->   "%b_18_addr = getelementptr [54 x half]* %b_18, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 672 'getelementptr' 'b_18_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_92 : Operation 673 [2/2] (2.32ns)   --->   "%b_18_load = load half* %b_18_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 673 'load' 'b_18_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 93 <SV = 92> <Delay = 7.61>
ST_93 : Operation 674 [5/5] (7.61ns)   --->   "%sum_1_16 = fadd half %sum_1_15, %tmp_5_16" [mmult_accel.cpp:21]   --->   Operation 674 'hadd' 'sum_1_16' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 675 [1/2] (2.32ns)   --->   "%a_18_load = load half* %a_18_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 675 'load' 'a_18_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_93 : Operation 676 [1/2] (2.32ns)   --->   "%b_18_load = load half* %b_18_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 676 'load' 'b_18_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 94 <SV = 93> <Delay = 7.61>
ST_94 : Operation 677 [4/5] (7.61ns)   --->   "%sum_1_16 = fadd half %sum_1_15, %tmp_5_16" [mmult_accel.cpp:21]   --->   Operation 677 'hadd' 'sum_1_16' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 678 [4/4] (6.86ns)   --->   "%tmp_5_17 = fmul half %a_18_load, %b_18_load" [mmult_accel.cpp:21]   --->   Operation 678 'hmul' 'tmp_5_17' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.61>
ST_95 : Operation 679 [3/5] (7.61ns)   --->   "%sum_1_16 = fadd half %sum_1_15, %tmp_5_16" [mmult_accel.cpp:21]   --->   Operation 679 'hadd' 'sum_1_16' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 680 [3/4] (6.86ns)   --->   "%tmp_5_17 = fmul half %a_18_load, %b_18_load" [mmult_accel.cpp:21]   --->   Operation 680 'hmul' 'tmp_5_17' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.61>
ST_96 : Operation 681 [2/5] (7.61ns)   --->   "%sum_1_16 = fadd half %sum_1_15, %tmp_5_16" [mmult_accel.cpp:21]   --->   Operation 681 'hadd' 'sum_1_16' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 682 [2/4] (6.86ns)   --->   "%tmp_5_17 = fmul half %a_18_load, %b_18_load" [mmult_accel.cpp:21]   --->   Operation 682 'hmul' 'tmp_5_17' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.61>
ST_97 : Operation 683 [1/5] (7.61ns)   --->   "%sum_1_16 = fadd half %sum_1_15, %tmp_5_16" [mmult_accel.cpp:21]   --->   Operation 683 'hadd' 'sum_1_16' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 684 [1/4] (6.86ns)   --->   "%tmp_5_17 = fmul half %a_18_load, %b_18_load" [mmult_accel.cpp:21]   --->   Operation 684 'hmul' 'tmp_5_17' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 685 [1/1] (0.00ns)   --->   "%a_19_addr = getelementptr [54 x half]* %a_19, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 685 'getelementptr' 'a_19_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_97 : Operation 686 [2/2] (2.32ns)   --->   "%a_19_load = load half* %a_19_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 686 'load' 'a_19_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_97 : Operation 687 [1/1] (0.00ns)   --->   "%b_19_addr = getelementptr [54 x half]* %b_19, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 687 'getelementptr' 'b_19_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_97 : Operation 688 [2/2] (2.32ns)   --->   "%b_19_load = load half* %b_19_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 688 'load' 'b_19_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 98 <SV = 97> <Delay = 7.61>
ST_98 : Operation 689 [5/5] (7.61ns)   --->   "%sum_1_17 = fadd half %sum_1_16, %tmp_5_17" [mmult_accel.cpp:21]   --->   Operation 689 'hadd' 'sum_1_17' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 690 [1/2] (2.32ns)   --->   "%a_19_load = load half* %a_19_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 690 'load' 'a_19_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_98 : Operation 691 [1/2] (2.32ns)   --->   "%b_19_load = load half* %b_19_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 691 'load' 'b_19_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 99 <SV = 98> <Delay = 7.61>
ST_99 : Operation 692 [4/5] (7.61ns)   --->   "%sum_1_17 = fadd half %sum_1_16, %tmp_5_17" [mmult_accel.cpp:21]   --->   Operation 692 'hadd' 'sum_1_17' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 693 [4/4] (6.86ns)   --->   "%tmp_5_18 = fmul half %a_19_load, %b_19_load" [mmult_accel.cpp:21]   --->   Operation 693 'hmul' 'tmp_5_18' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.61>
ST_100 : Operation 694 [3/5] (7.61ns)   --->   "%sum_1_17 = fadd half %sum_1_16, %tmp_5_17" [mmult_accel.cpp:21]   --->   Operation 694 'hadd' 'sum_1_17' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 695 [3/4] (6.86ns)   --->   "%tmp_5_18 = fmul half %a_19_load, %b_19_load" [mmult_accel.cpp:21]   --->   Operation 695 'hmul' 'tmp_5_18' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.61>
ST_101 : Operation 696 [2/5] (7.61ns)   --->   "%sum_1_17 = fadd half %sum_1_16, %tmp_5_17" [mmult_accel.cpp:21]   --->   Operation 696 'hadd' 'sum_1_17' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 697 [2/4] (6.86ns)   --->   "%tmp_5_18 = fmul half %a_19_load, %b_19_load" [mmult_accel.cpp:21]   --->   Operation 697 'hmul' 'tmp_5_18' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.61>
ST_102 : Operation 698 [1/5] (7.61ns)   --->   "%sum_1_17 = fadd half %sum_1_16, %tmp_5_17" [mmult_accel.cpp:21]   --->   Operation 698 'hadd' 'sum_1_17' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 699 [1/4] (6.86ns)   --->   "%tmp_5_18 = fmul half %a_19_load, %b_19_load" [mmult_accel.cpp:21]   --->   Operation 699 'hmul' 'tmp_5_18' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 700 [1/1] (0.00ns)   --->   "%a_20_addr = getelementptr [54 x half]* %a_20, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 700 'getelementptr' 'a_20_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_102 : Operation 701 [2/2] (2.32ns)   --->   "%a_20_load = load half* %a_20_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 701 'load' 'a_20_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_102 : Operation 702 [1/1] (0.00ns)   --->   "%b_20_addr = getelementptr [54 x half]* %b_20, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 702 'getelementptr' 'b_20_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_102 : Operation 703 [2/2] (2.32ns)   --->   "%b_20_load = load half* %b_20_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 703 'load' 'b_20_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 103 <SV = 102> <Delay = 7.61>
ST_103 : Operation 704 [5/5] (7.61ns)   --->   "%sum_1_18 = fadd half %sum_1_17, %tmp_5_18" [mmult_accel.cpp:21]   --->   Operation 704 'hadd' 'sum_1_18' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 705 [1/2] (2.32ns)   --->   "%a_20_load = load half* %a_20_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 705 'load' 'a_20_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_103 : Operation 706 [1/2] (2.32ns)   --->   "%b_20_load = load half* %b_20_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 706 'load' 'b_20_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 104 <SV = 103> <Delay = 7.61>
ST_104 : Operation 707 [4/5] (7.61ns)   --->   "%sum_1_18 = fadd half %sum_1_17, %tmp_5_18" [mmult_accel.cpp:21]   --->   Operation 707 'hadd' 'sum_1_18' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 708 [4/4] (6.86ns)   --->   "%tmp_5_19 = fmul half %a_20_load, %b_20_load" [mmult_accel.cpp:21]   --->   Operation 708 'hmul' 'tmp_5_19' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.61>
ST_105 : Operation 709 [3/5] (7.61ns)   --->   "%sum_1_18 = fadd half %sum_1_17, %tmp_5_18" [mmult_accel.cpp:21]   --->   Operation 709 'hadd' 'sum_1_18' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 710 [3/4] (6.86ns)   --->   "%tmp_5_19 = fmul half %a_20_load, %b_20_load" [mmult_accel.cpp:21]   --->   Operation 710 'hmul' 'tmp_5_19' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.61>
ST_106 : Operation 711 [2/5] (7.61ns)   --->   "%sum_1_18 = fadd half %sum_1_17, %tmp_5_18" [mmult_accel.cpp:21]   --->   Operation 711 'hadd' 'sum_1_18' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 712 [2/4] (6.86ns)   --->   "%tmp_5_19 = fmul half %a_20_load, %b_20_load" [mmult_accel.cpp:21]   --->   Operation 712 'hmul' 'tmp_5_19' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.61>
ST_107 : Operation 713 [1/5] (7.61ns)   --->   "%sum_1_18 = fadd half %sum_1_17, %tmp_5_18" [mmult_accel.cpp:21]   --->   Operation 713 'hadd' 'sum_1_18' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 714 [1/4] (6.86ns)   --->   "%tmp_5_19 = fmul half %a_20_load, %b_20_load" [mmult_accel.cpp:21]   --->   Operation 714 'hmul' 'tmp_5_19' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 715 [1/1] (0.00ns)   --->   "%a_21_addr = getelementptr [54 x half]* %a_21, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 715 'getelementptr' 'a_21_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_107 : Operation 716 [2/2] (2.32ns)   --->   "%a_21_load = load half* %a_21_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 716 'load' 'a_21_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_107 : Operation 717 [1/1] (0.00ns)   --->   "%b_21_addr = getelementptr [54 x half]* %b_21, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 717 'getelementptr' 'b_21_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_107 : Operation 718 [2/2] (2.32ns)   --->   "%b_21_load = load half* %b_21_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 718 'load' 'b_21_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 108 <SV = 107> <Delay = 7.61>
ST_108 : Operation 719 [5/5] (7.61ns)   --->   "%sum_1_19 = fadd half %sum_1_18, %tmp_5_19" [mmult_accel.cpp:21]   --->   Operation 719 'hadd' 'sum_1_19' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 720 [1/2] (2.32ns)   --->   "%a_21_load = load half* %a_21_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 720 'load' 'a_21_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_108 : Operation 721 [1/2] (2.32ns)   --->   "%b_21_load = load half* %b_21_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 721 'load' 'b_21_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 109 <SV = 108> <Delay = 7.61>
ST_109 : Operation 722 [4/5] (7.61ns)   --->   "%sum_1_19 = fadd half %sum_1_18, %tmp_5_19" [mmult_accel.cpp:21]   --->   Operation 722 'hadd' 'sum_1_19' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 723 [4/4] (6.86ns)   --->   "%tmp_5_20 = fmul half %a_21_load, %b_21_load" [mmult_accel.cpp:21]   --->   Operation 723 'hmul' 'tmp_5_20' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.61>
ST_110 : Operation 724 [3/5] (7.61ns)   --->   "%sum_1_19 = fadd half %sum_1_18, %tmp_5_19" [mmult_accel.cpp:21]   --->   Operation 724 'hadd' 'sum_1_19' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 725 [3/4] (6.86ns)   --->   "%tmp_5_20 = fmul half %a_21_load, %b_21_load" [mmult_accel.cpp:21]   --->   Operation 725 'hmul' 'tmp_5_20' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.61>
ST_111 : Operation 726 [2/5] (7.61ns)   --->   "%sum_1_19 = fadd half %sum_1_18, %tmp_5_19" [mmult_accel.cpp:21]   --->   Operation 726 'hadd' 'sum_1_19' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 727 [2/4] (6.86ns)   --->   "%tmp_5_20 = fmul half %a_21_load, %b_21_load" [mmult_accel.cpp:21]   --->   Operation 727 'hmul' 'tmp_5_20' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.61>
ST_112 : Operation 728 [1/5] (7.61ns)   --->   "%sum_1_19 = fadd half %sum_1_18, %tmp_5_19" [mmult_accel.cpp:21]   --->   Operation 728 'hadd' 'sum_1_19' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 729 [1/4] (6.86ns)   --->   "%tmp_5_20 = fmul half %a_21_load, %b_21_load" [mmult_accel.cpp:21]   --->   Operation 729 'hmul' 'tmp_5_20' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 730 [1/1] (0.00ns)   --->   "%a_22_addr = getelementptr [54 x half]* %a_22, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 730 'getelementptr' 'a_22_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_112 : Operation 731 [2/2] (2.32ns)   --->   "%a_22_load = load half* %a_22_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 731 'load' 'a_22_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_112 : Operation 732 [1/1] (0.00ns)   --->   "%b_22_addr = getelementptr [54 x half]* %b_22, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 732 'getelementptr' 'b_22_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_112 : Operation 733 [2/2] (2.32ns)   --->   "%b_22_load = load half* %b_22_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 733 'load' 'b_22_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 113 <SV = 112> <Delay = 7.61>
ST_113 : Operation 734 [5/5] (7.61ns)   --->   "%sum_1_20 = fadd half %sum_1_19, %tmp_5_20" [mmult_accel.cpp:21]   --->   Operation 734 'hadd' 'sum_1_20' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 735 [1/2] (2.32ns)   --->   "%a_22_load = load half* %a_22_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 735 'load' 'a_22_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_113 : Operation 736 [1/2] (2.32ns)   --->   "%b_22_load = load half* %b_22_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 736 'load' 'b_22_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 114 <SV = 113> <Delay = 7.61>
ST_114 : Operation 737 [4/5] (7.61ns)   --->   "%sum_1_20 = fadd half %sum_1_19, %tmp_5_20" [mmult_accel.cpp:21]   --->   Operation 737 'hadd' 'sum_1_20' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 738 [4/4] (6.86ns)   --->   "%tmp_5_21 = fmul half %a_22_load, %b_22_load" [mmult_accel.cpp:21]   --->   Operation 738 'hmul' 'tmp_5_21' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.61>
ST_115 : Operation 739 [3/5] (7.61ns)   --->   "%sum_1_20 = fadd half %sum_1_19, %tmp_5_20" [mmult_accel.cpp:21]   --->   Operation 739 'hadd' 'sum_1_20' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 740 [3/4] (6.86ns)   --->   "%tmp_5_21 = fmul half %a_22_load, %b_22_load" [mmult_accel.cpp:21]   --->   Operation 740 'hmul' 'tmp_5_21' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.61>
ST_116 : Operation 741 [2/5] (7.61ns)   --->   "%sum_1_20 = fadd half %sum_1_19, %tmp_5_20" [mmult_accel.cpp:21]   --->   Operation 741 'hadd' 'sum_1_20' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 742 [2/4] (6.86ns)   --->   "%tmp_5_21 = fmul half %a_22_load, %b_22_load" [mmult_accel.cpp:21]   --->   Operation 742 'hmul' 'tmp_5_21' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.61>
ST_117 : Operation 743 [1/5] (7.61ns)   --->   "%sum_1_20 = fadd half %sum_1_19, %tmp_5_20" [mmult_accel.cpp:21]   --->   Operation 743 'hadd' 'sum_1_20' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 744 [1/4] (6.86ns)   --->   "%tmp_5_21 = fmul half %a_22_load, %b_22_load" [mmult_accel.cpp:21]   --->   Operation 744 'hmul' 'tmp_5_21' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 745 [1/1] (0.00ns)   --->   "%a_23_addr = getelementptr [54 x half]* %a_23, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 745 'getelementptr' 'a_23_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_117 : Operation 746 [2/2] (2.32ns)   --->   "%a_23_load = load half* %a_23_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 746 'load' 'a_23_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_117 : Operation 747 [1/1] (0.00ns)   --->   "%b_23_addr = getelementptr [54 x half]* %b_23, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 747 'getelementptr' 'b_23_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_117 : Operation 748 [2/2] (2.32ns)   --->   "%b_23_load = load half* %b_23_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 748 'load' 'b_23_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 118 <SV = 117> <Delay = 7.61>
ST_118 : Operation 749 [5/5] (7.61ns)   --->   "%sum_1_21 = fadd half %sum_1_20, %tmp_5_21" [mmult_accel.cpp:21]   --->   Operation 749 'hadd' 'sum_1_21' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 750 [1/2] (2.32ns)   --->   "%a_23_load = load half* %a_23_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 750 'load' 'a_23_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_118 : Operation 751 [1/2] (2.32ns)   --->   "%b_23_load = load half* %b_23_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 751 'load' 'b_23_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 119 <SV = 118> <Delay = 7.61>
ST_119 : Operation 752 [4/5] (7.61ns)   --->   "%sum_1_21 = fadd half %sum_1_20, %tmp_5_21" [mmult_accel.cpp:21]   --->   Operation 752 'hadd' 'sum_1_21' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 753 [4/4] (6.86ns)   --->   "%tmp_5_22 = fmul half %a_23_load, %b_23_load" [mmult_accel.cpp:21]   --->   Operation 753 'hmul' 'tmp_5_22' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.61>
ST_120 : Operation 754 [3/5] (7.61ns)   --->   "%sum_1_21 = fadd half %sum_1_20, %tmp_5_21" [mmult_accel.cpp:21]   --->   Operation 754 'hadd' 'sum_1_21' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 755 [3/4] (6.86ns)   --->   "%tmp_5_22 = fmul half %a_23_load, %b_23_load" [mmult_accel.cpp:21]   --->   Operation 755 'hmul' 'tmp_5_22' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.61>
ST_121 : Operation 756 [2/5] (7.61ns)   --->   "%sum_1_21 = fadd half %sum_1_20, %tmp_5_21" [mmult_accel.cpp:21]   --->   Operation 756 'hadd' 'sum_1_21' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 757 [2/4] (6.86ns)   --->   "%tmp_5_22 = fmul half %a_23_load, %b_23_load" [mmult_accel.cpp:21]   --->   Operation 757 'hmul' 'tmp_5_22' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.61>
ST_122 : Operation 758 [1/5] (7.61ns)   --->   "%sum_1_21 = fadd half %sum_1_20, %tmp_5_21" [mmult_accel.cpp:21]   --->   Operation 758 'hadd' 'sum_1_21' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 759 [1/4] (6.86ns)   --->   "%tmp_5_22 = fmul half %a_23_load, %b_23_load" [mmult_accel.cpp:21]   --->   Operation 759 'hmul' 'tmp_5_22' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 760 [1/1] (0.00ns)   --->   "%a_24_addr = getelementptr [54 x half]* %a_24, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 760 'getelementptr' 'a_24_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_122 : Operation 761 [2/2] (2.32ns)   --->   "%a_24_load = load half* %a_24_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 761 'load' 'a_24_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_122 : Operation 762 [1/1] (0.00ns)   --->   "%b_24_addr = getelementptr [54 x half]* %b_24, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 762 'getelementptr' 'b_24_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_122 : Operation 763 [2/2] (2.32ns)   --->   "%b_24_load = load half* %b_24_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 763 'load' 'b_24_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 123 <SV = 122> <Delay = 7.61>
ST_123 : Operation 764 [5/5] (7.61ns)   --->   "%sum_1_22 = fadd half %sum_1_21, %tmp_5_22" [mmult_accel.cpp:21]   --->   Operation 764 'hadd' 'sum_1_22' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 765 [1/2] (2.32ns)   --->   "%a_24_load = load half* %a_24_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 765 'load' 'a_24_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_123 : Operation 766 [1/2] (2.32ns)   --->   "%b_24_load = load half* %b_24_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 766 'load' 'b_24_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 124 <SV = 123> <Delay = 7.61>
ST_124 : Operation 767 [4/5] (7.61ns)   --->   "%sum_1_22 = fadd half %sum_1_21, %tmp_5_22" [mmult_accel.cpp:21]   --->   Operation 767 'hadd' 'sum_1_22' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 768 [4/4] (6.86ns)   --->   "%tmp_5_23 = fmul half %a_24_load, %b_24_load" [mmult_accel.cpp:21]   --->   Operation 768 'hmul' 'tmp_5_23' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.61>
ST_125 : Operation 769 [3/5] (7.61ns)   --->   "%sum_1_22 = fadd half %sum_1_21, %tmp_5_22" [mmult_accel.cpp:21]   --->   Operation 769 'hadd' 'sum_1_22' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 770 [3/4] (6.86ns)   --->   "%tmp_5_23 = fmul half %a_24_load, %b_24_load" [mmult_accel.cpp:21]   --->   Operation 770 'hmul' 'tmp_5_23' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.61>
ST_126 : Operation 771 [2/5] (7.61ns)   --->   "%sum_1_22 = fadd half %sum_1_21, %tmp_5_22" [mmult_accel.cpp:21]   --->   Operation 771 'hadd' 'sum_1_22' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 772 [2/4] (6.86ns)   --->   "%tmp_5_23 = fmul half %a_24_load, %b_24_load" [mmult_accel.cpp:21]   --->   Operation 772 'hmul' 'tmp_5_23' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.61>
ST_127 : Operation 773 [1/5] (7.61ns)   --->   "%sum_1_22 = fadd half %sum_1_21, %tmp_5_22" [mmult_accel.cpp:21]   --->   Operation 773 'hadd' 'sum_1_22' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 774 [1/4] (6.86ns)   --->   "%tmp_5_23 = fmul half %a_24_load, %b_24_load" [mmult_accel.cpp:21]   --->   Operation 774 'hmul' 'tmp_5_23' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 775 [1/1] (0.00ns)   --->   "%a_25_addr = getelementptr [54 x half]* %a_25, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 775 'getelementptr' 'a_25_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_127 : Operation 776 [2/2] (2.32ns)   --->   "%a_25_load = load half* %a_25_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 776 'load' 'a_25_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_127 : Operation 777 [1/1] (0.00ns)   --->   "%b_25_addr = getelementptr [54 x half]* %b_25, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 777 'getelementptr' 'b_25_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_127 : Operation 778 [2/2] (2.32ns)   --->   "%b_25_load = load half* %b_25_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 778 'load' 'b_25_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 128 <SV = 127> <Delay = 7.61>
ST_128 : Operation 779 [5/5] (7.61ns)   --->   "%sum_1_23 = fadd half %sum_1_22, %tmp_5_23" [mmult_accel.cpp:21]   --->   Operation 779 'hadd' 'sum_1_23' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 780 [1/2] (2.32ns)   --->   "%a_25_load = load half* %a_25_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 780 'load' 'a_25_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_128 : Operation 781 [1/2] (2.32ns)   --->   "%b_25_load = load half* %b_25_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 781 'load' 'b_25_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 129 <SV = 128> <Delay = 7.61>
ST_129 : Operation 782 [4/5] (7.61ns)   --->   "%sum_1_23 = fadd half %sum_1_22, %tmp_5_23" [mmult_accel.cpp:21]   --->   Operation 782 'hadd' 'sum_1_23' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 783 [4/4] (6.86ns)   --->   "%tmp_5_24 = fmul half %a_25_load, %b_25_load" [mmult_accel.cpp:21]   --->   Operation 783 'hmul' 'tmp_5_24' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.61>
ST_130 : Operation 784 [3/5] (7.61ns)   --->   "%sum_1_23 = fadd half %sum_1_22, %tmp_5_23" [mmult_accel.cpp:21]   --->   Operation 784 'hadd' 'sum_1_23' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 785 [3/4] (6.86ns)   --->   "%tmp_5_24 = fmul half %a_25_load, %b_25_load" [mmult_accel.cpp:21]   --->   Operation 785 'hmul' 'tmp_5_24' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.61>
ST_131 : Operation 786 [2/5] (7.61ns)   --->   "%sum_1_23 = fadd half %sum_1_22, %tmp_5_23" [mmult_accel.cpp:21]   --->   Operation 786 'hadd' 'sum_1_23' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 787 [2/4] (6.86ns)   --->   "%tmp_5_24 = fmul half %a_25_load, %b_25_load" [mmult_accel.cpp:21]   --->   Operation 787 'hmul' 'tmp_5_24' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.61>
ST_132 : Operation 788 [1/5] (7.61ns)   --->   "%sum_1_23 = fadd half %sum_1_22, %tmp_5_23" [mmult_accel.cpp:21]   --->   Operation 788 'hadd' 'sum_1_23' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 789 [1/4] (6.86ns)   --->   "%tmp_5_24 = fmul half %a_25_load, %b_25_load" [mmult_accel.cpp:21]   --->   Operation 789 'hmul' 'tmp_5_24' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 790 [1/1] (0.00ns)   --->   "%a_26_addr = getelementptr [54 x half]* %a_26, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 790 'getelementptr' 'a_26_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_132 : Operation 791 [2/2] (2.32ns)   --->   "%a_26_load = load half* %a_26_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 791 'load' 'a_26_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_132 : Operation 792 [1/1] (0.00ns)   --->   "%b_26_addr = getelementptr [54 x half]* %b_26, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 792 'getelementptr' 'b_26_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_132 : Operation 793 [2/2] (2.32ns)   --->   "%b_26_load = load half* %b_26_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 793 'load' 'b_26_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 133 <SV = 132> <Delay = 7.61>
ST_133 : Operation 794 [5/5] (7.61ns)   --->   "%sum_1_24 = fadd half %sum_1_23, %tmp_5_24" [mmult_accel.cpp:21]   --->   Operation 794 'hadd' 'sum_1_24' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 795 [1/2] (2.32ns)   --->   "%a_26_load = load half* %a_26_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 795 'load' 'a_26_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_133 : Operation 796 [1/2] (2.32ns)   --->   "%b_26_load = load half* %b_26_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 796 'load' 'b_26_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 134 <SV = 133> <Delay = 7.61>
ST_134 : Operation 797 [4/5] (7.61ns)   --->   "%sum_1_24 = fadd half %sum_1_23, %tmp_5_24" [mmult_accel.cpp:21]   --->   Operation 797 'hadd' 'sum_1_24' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 798 [4/4] (6.86ns)   --->   "%tmp_5_25 = fmul half %a_26_load, %b_26_load" [mmult_accel.cpp:21]   --->   Operation 798 'hmul' 'tmp_5_25' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.61>
ST_135 : Operation 799 [3/5] (7.61ns)   --->   "%sum_1_24 = fadd half %sum_1_23, %tmp_5_24" [mmult_accel.cpp:21]   --->   Operation 799 'hadd' 'sum_1_24' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 800 [3/4] (6.86ns)   --->   "%tmp_5_25 = fmul half %a_26_load, %b_26_load" [mmult_accel.cpp:21]   --->   Operation 800 'hmul' 'tmp_5_25' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.61>
ST_136 : Operation 801 [2/5] (7.61ns)   --->   "%sum_1_24 = fadd half %sum_1_23, %tmp_5_24" [mmult_accel.cpp:21]   --->   Operation 801 'hadd' 'sum_1_24' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 802 [2/4] (6.86ns)   --->   "%tmp_5_25 = fmul half %a_26_load, %b_26_load" [mmult_accel.cpp:21]   --->   Operation 802 'hmul' 'tmp_5_25' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.61>
ST_137 : Operation 803 [1/5] (7.61ns)   --->   "%sum_1_24 = fadd half %sum_1_23, %tmp_5_24" [mmult_accel.cpp:21]   --->   Operation 803 'hadd' 'sum_1_24' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 804 [1/4] (6.86ns)   --->   "%tmp_5_25 = fmul half %a_26_load, %b_26_load" [mmult_accel.cpp:21]   --->   Operation 804 'hmul' 'tmp_5_25' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 805 [1/1] (0.00ns)   --->   "%a_27_addr = getelementptr [54 x half]* %a_27, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 805 'getelementptr' 'a_27_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_137 : Operation 806 [2/2] (2.32ns)   --->   "%a_27_load = load half* %a_27_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 806 'load' 'a_27_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_137 : Operation 807 [1/1] (0.00ns)   --->   "%b_27_addr = getelementptr [54 x half]* %b_27, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 807 'getelementptr' 'b_27_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_137 : Operation 808 [2/2] (2.32ns)   --->   "%b_27_load = load half* %b_27_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 808 'load' 'b_27_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 138 <SV = 137> <Delay = 7.61>
ST_138 : Operation 809 [5/5] (7.61ns)   --->   "%sum_1_25 = fadd half %sum_1_24, %tmp_5_25" [mmult_accel.cpp:21]   --->   Operation 809 'hadd' 'sum_1_25' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 810 [1/2] (2.32ns)   --->   "%a_27_load = load half* %a_27_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 810 'load' 'a_27_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_138 : Operation 811 [1/2] (2.32ns)   --->   "%b_27_load = load half* %b_27_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 811 'load' 'b_27_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 139 <SV = 138> <Delay = 7.61>
ST_139 : Operation 812 [4/5] (7.61ns)   --->   "%sum_1_25 = fadd half %sum_1_24, %tmp_5_25" [mmult_accel.cpp:21]   --->   Operation 812 'hadd' 'sum_1_25' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 813 [4/4] (6.86ns)   --->   "%tmp_5_26 = fmul half %a_27_load, %b_27_load" [mmult_accel.cpp:21]   --->   Operation 813 'hmul' 'tmp_5_26' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.61>
ST_140 : Operation 814 [3/5] (7.61ns)   --->   "%sum_1_25 = fadd half %sum_1_24, %tmp_5_25" [mmult_accel.cpp:21]   --->   Operation 814 'hadd' 'sum_1_25' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 815 [3/4] (6.86ns)   --->   "%tmp_5_26 = fmul half %a_27_load, %b_27_load" [mmult_accel.cpp:21]   --->   Operation 815 'hmul' 'tmp_5_26' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.61>
ST_141 : Operation 816 [2/5] (7.61ns)   --->   "%sum_1_25 = fadd half %sum_1_24, %tmp_5_25" [mmult_accel.cpp:21]   --->   Operation 816 'hadd' 'sum_1_25' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 817 [2/4] (6.86ns)   --->   "%tmp_5_26 = fmul half %a_27_load, %b_27_load" [mmult_accel.cpp:21]   --->   Operation 817 'hmul' 'tmp_5_26' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.61>
ST_142 : Operation 818 [1/5] (7.61ns)   --->   "%sum_1_25 = fadd half %sum_1_24, %tmp_5_25" [mmult_accel.cpp:21]   --->   Operation 818 'hadd' 'sum_1_25' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 819 [1/4] (6.86ns)   --->   "%tmp_5_26 = fmul half %a_27_load, %b_27_load" [mmult_accel.cpp:21]   --->   Operation 819 'hmul' 'tmp_5_26' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 820 [1/1] (0.00ns)   --->   "%a_28_addr = getelementptr [54 x half]* %a_28, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 820 'getelementptr' 'a_28_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_142 : Operation 821 [2/2] (2.32ns)   --->   "%a_28_load = load half* %a_28_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 821 'load' 'a_28_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_142 : Operation 822 [1/1] (0.00ns)   --->   "%b_28_addr = getelementptr [54 x half]* %b_28, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 822 'getelementptr' 'b_28_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_142 : Operation 823 [2/2] (2.32ns)   --->   "%b_28_load = load half* %b_28_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 823 'load' 'b_28_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 143 <SV = 142> <Delay = 7.61>
ST_143 : Operation 824 [5/5] (7.61ns)   --->   "%sum_1_26 = fadd half %sum_1_25, %tmp_5_26" [mmult_accel.cpp:21]   --->   Operation 824 'hadd' 'sum_1_26' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 825 [1/2] (2.32ns)   --->   "%a_28_load = load half* %a_28_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 825 'load' 'a_28_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_143 : Operation 826 [1/2] (2.32ns)   --->   "%b_28_load = load half* %b_28_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 826 'load' 'b_28_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 144 <SV = 143> <Delay = 7.61>
ST_144 : Operation 827 [4/5] (7.61ns)   --->   "%sum_1_26 = fadd half %sum_1_25, %tmp_5_26" [mmult_accel.cpp:21]   --->   Operation 827 'hadd' 'sum_1_26' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 828 [4/4] (6.86ns)   --->   "%tmp_5_27 = fmul half %a_28_load, %b_28_load" [mmult_accel.cpp:21]   --->   Operation 828 'hmul' 'tmp_5_27' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.61>
ST_145 : Operation 829 [3/5] (7.61ns)   --->   "%sum_1_26 = fadd half %sum_1_25, %tmp_5_26" [mmult_accel.cpp:21]   --->   Operation 829 'hadd' 'sum_1_26' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 830 [3/4] (6.86ns)   --->   "%tmp_5_27 = fmul half %a_28_load, %b_28_load" [mmult_accel.cpp:21]   --->   Operation 830 'hmul' 'tmp_5_27' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.61>
ST_146 : Operation 831 [2/5] (7.61ns)   --->   "%sum_1_26 = fadd half %sum_1_25, %tmp_5_26" [mmult_accel.cpp:21]   --->   Operation 831 'hadd' 'sum_1_26' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 832 [2/4] (6.86ns)   --->   "%tmp_5_27 = fmul half %a_28_load, %b_28_load" [mmult_accel.cpp:21]   --->   Operation 832 'hmul' 'tmp_5_27' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.61>
ST_147 : Operation 833 [1/5] (7.61ns)   --->   "%sum_1_26 = fadd half %sum_1_25, %tmp_5_26" [mmult_accel.cpp:21]   --->   Operation 833 'hadd' 'sum_1_26' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 834 [1/4] (6.86ns)   --->   "%tmp_5_27 = fmul half %a_28_load, %b_28_load" [mmult_accel.cpp:21]   --->   Operation 834 'hmul' 'tmp_5_27' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 835 [1/1] (0.00ns)   --->   "%a_29_addr = getelementptr [54 x half]* %a_29, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 835 'getelementptr' 'a_29_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_147 : Operation 836 [2/2] (2.32ns)   --->   "%a_29_load = load half* %a_29_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 836 'load' 'a_29_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_147 : Operation 837 [1/1] (0.00ns)   --->   "%b_29_addr = getelementptr [54 x half]* %b_29, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 837 'getelementptr' 'b_29_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_147 : Operation 838 [2/2] (2.32ns)   --->   "%b_29_load = load half* %b_29_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 838 'load' 'b_29_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 148 <SV = 147> <Delay = 7.61>
ST_148 : Operation 839 [5/5] (7.61ns)   --->   "%sum_1_27 = fadd half %sum_1_26, %tmp_5_27" [mmult_accel.cpp:21]   --->   Operation 839 'hadd' 'sum_1_27' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 840 [1/2] (2.32ns)   --->   "%a_29_load = load half* %a_29_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 840 'load' 'a_29_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_148 : Operation 841 [1/2] (2.32ns)   --->   "%b_29_load = load half* %b_29_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 841 'load' 'b_29_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 149 <SV = 148> <Delay = 7.61>
ST_149 : Operation 842 [4/5] (7.61ns)   --->   "%sum_1_27 = fadd half %sum_1_26, %tmp_5_27" [mmult_accel.cpp:21]   --->   Operation 842 'hadd' 'sum_1_27' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 843 [4/4] (6.86ns)   --->   "%tmp_5_28 = fmul half %a_29_load, %b_29_load" [mmult_accel.cpp:21]   --->   Operation 843 'hmul' 'tmp_5_28' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.61>
ST_150 : Operation 844 [3/5] (7.61ns)   --->   "%sum_1_27 = fadd half %sum_1_26, %tmp_5_27" [mmult_accel.cpp:21]   --->   Operation 844 'hadd' 'sum_1_27' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 845 [3/4] (6.86ns)   --->   "%tmp_5_28 = fmul half %a_29_load, %b_29_load" [mmult_accel.cpp:21]   --->   Operation 845 'hmul' 'tmp_5_28' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.61>
ST_151 : Operation 846 [2/5] (7.61ns)   --->   "%sum_1_27 = fadd half %sum_1_26, %tmp_5_27" [mmult_accel.cpp:21]   --->   Operation 846 'hadd' 'sum_1_27' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 847 [2/4] (6.86ns)   --->   "%tmp_5_28 = fmul half %a_29_load, %b_29_load" [mmult_accel.cpp:21]   --->   Operation 847 'hmul' 'tmp_5_28' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.61>
ST_152 : Operation 848 [1/5] (7.61ns)   --->   "%sum_1_27 = fadd half %sum_1_26, %tmp_5_27" [mmult_accel.cpp:21]   --->   Operation 848 'hadd' 'sum_1_27' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 849 [1/4] (6.86ns)   --->   "%tmp_5_28 = fmul half %a_29_load, %b_29_load" [mmult_accel.cpp:21]   --->   Operation 849 'hmul' 'tmp_5_28' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 850 [1/1] (0.00ns)   --->   "%a_30_addr = getelementptr [54 x half]* %a_30, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 850 'getelementptr' 'a_30_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_152 : Operation 851 [2/2] (2.32ns)   --->   "%a_30_load = load half* %a_30_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 851 'load' 'a_30_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_152 : Operation 852 [1/1] (0.00ns)   --->   "%b_30_addr = getelementptr [54 x half]* %b_30, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 852 'getelementptr' 'b_30_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_152 : Operation 853 [2/2] (2.32ns)   --->   "%b_30_load = load half* %b_30_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 853 'load' 'b_30_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 153 <SV = 152> <Delay = 7.61>
ST_153 : Operation 854 [5/5] (7.61ns)   --->   "%sum_1_28 = fadd half %sum_1_27, %tmp_5_28" [mmult_accel.cpp:21]   --->   Operation 854 'hadd' 'sum_1_28' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 855 [1/2] (2.32ns)   --->   "%a_30_load = load half* %a_30_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 855 'load' 'a_30_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_153 : Operation 856 [1/2] (2.32ns)   --->   "%b_30_load = load half* %b_30_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 856 'load' 'b_30_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 154 <SV = 153> <Delay = 7.61>
ST_154 : Operation 857 [4/5] (7.61ns)   --->   "%sum_1_28 = fadd half %sum_1_27, %tmp_5_28" [mmult_accel.cpp:21]   --->   Operation 857 'hadd' 'sum_1_28' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 858 [4/4] (6.86ns)   --->   "%tmp_5_29 = fmul half %a_30_load, %b_30_load" [mmult_accel.cpp:21]   --->   Operation 858 'hmul' 'tmp_5_29' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.61>
ST_155 : Operation 859 [3/5] (7.61ns)   --->   "%sum_1_28 = fadd half %sum_1_27, %tmp_5_28" [mmult_accel.cpp:21]   --->   Operation 859 'hadd' 'sum_1_28' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 860 [3/4] (6.86ns)   --->   "%tmp_5_29 = fmul half %a_30_load, %b_30_load" [mmult_accel.cpp:21]   --->   Operation 860 'hmul' 'tmp_5_29' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.61>
ST_156 : Operation 861 [2/5] (7.61ns)   --->   "%sum_1_28 = fadd half %sum_1_27, %tmp_5_28" [mmult_accel.cpp:21]   --->   Operation 861 'hadd' 'sum_1_28' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 862 [2/4] (6.86ns)   --->   "%tmp_5_29 = fmul half %a_30_load, %b_30_load" [mmult_accel.cpp:21]   --->   Operation 862 'hmul' 'tmp_5_29' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.61>
ST_157 : Operation 863 [1/5] (7.61ns)   --->   "%sum_1_28 = fadd half %sum_1_27, %tmp_5_28" [mmult_accel.cpp:21]   --->   Operation 863 'hadd' 'sum_1_28' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 864 [1/4] (6.86ns)   --->   "%tmp_5_29 = fmul half %a_30_load, %b_30_load" [mmult_accel.cpp:21]   --->   Operation 864 'hmul' 'tmp_5_29' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 865 [1/1] (0.00ns)   --->   "%a_31_addr = getelementptr [54 x half]* %a_31, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 865 'getelementptr' 'a_31_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_157 : Operation 866 [2/2] (2.32ns)   --->   "%a_31_load = load half* %a_31_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 866 'load' 'a_31_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_157 : Operation 867 [1/1] (0.00ns)   --->   "%b_31_addr = getelementptr [54 x half]* %b_31, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 867 'getelementptr' 'b_31_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_157 : Operation 868 [2/2] (2.32ns)   --->   "%b_31_load = load half* %b_31_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 868 'load' 'b_31_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 158 <SV = 157> <Delay = 7.61>
ST_158 : Operation 869 [5/5] (7.61ns)   --->   "%sum_1_29 = fadd half %sum_1_28, %tmp_5_29" [mmult_accel.cpp:21]   --->   Operation 869 'hadd' 'sum_1_29' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 870 [1/2] (2.32ns)   --->   "%a_31_load = load half* %a_31_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 870 'load' 'a_31_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_158 : Operation 871 [1/2] (2.32ns)   --->   "%b_31_load = load half* %b_31_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 871 'load' 'b_31_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 159 <SV = 158> <Delay = 7.61>
ST_159 : Operation 872 [4/5] (7.61ns)   --->   "%sum_1_29 = fadd half %sum_1_28, %tmp_5_29" [mmult_accel.cpp:21]   --->   Operation 872 'hadd' 'sum_1_29' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 873 [4/4] (6.86ns)   --->   "%tmp_5_30 = fmul half %a_31_load, %b_31_load" [mmult_accel.cpp:21]   --->   Operation 873 'hmul' 'tmp_5_30' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.61>
ST_160 : Operation 874 [3/5] (7.61ns)   --->   "%sum_1_29 = fadd half %sum_1_28, %tmp_5_29" [mmult_accel.cpp:21]   --->   Operation 874 'hadd' 'sum_1_29' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 875 [3/4] (6.86ns)   --->   "%tmp_5_30 = fmul half %a_31_load, %b_31_load" [mmult_accel.cpp:21]   --->   Operation 875 'hmul' 'tmp_5_30' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.61>
ST_161 : Operation 876 [2/5] (7.61ns)   --->   "%sum_1_29 = fadd half %sum_1_28, %tmp_5_29" [mmult_accel.cpp:21]   --->   Operation 876 'hadd' 'sum_1_29' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 877 [2/4] (6.86ns)   --->   "%tmp_5_30 = fmul half %a_31_load, %b_31_load" [mmult_accel.cpp:21]   --->   Operation 877 'hmul' 'tmp_5_30' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.61>
ST_162 : Operation 878 [1/5] (7.61ns)   --->   "%sum_1_29 = fadd half %sum_1_28, %tmp_5_29" [mmult_accel.cpp:21]   --->   Operation 878 'hadd' 'sum_1_29' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 879 [1/4] (6.86ns)   --->   "%tmp_5_30 = fmul half %a_31_load, %b_31_load" [mmult_accel.cpp:21]   --->   Operation 879 'hmul' 'tmp_5_30' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 880 [1/1] (0.00ns)   --->   "%a_32_addr = getelementptr [54 x half]* %a_32, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 880 'getelementptr' 'a_32_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_162 : Operation 881 [2/2] (2.32ns)   --->   "%a_32_load = load half* %a_32_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 881 'load' 'a_32_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_162 : Operation 882 [1/1] (0.00ns)   --->   "%b_32_addr = getelementptr [54 x half]* %b_32, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 882 'getelementptr' 'b_32_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_162 : Operation 883 [2/2] (2.32ns)   --->   "%b_32_load = load half* %b_32_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 883 'load' 'b_32_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 163 <SV = 162> <Delay = 7.61>
ST_163 : Operation 884 [5/5] (7.61ns)   --->   "%sum_1_30 = fadd half %sum_1_29, %tmp_5_30" [mmult_accel.cpp:21]   --->   Operation 884 'hadd' 'sum_1_30' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 885 [1/2] (2.32ns)   --->   "%a_32_load = load half* %a_32_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 885 'load' 'a_32_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_163 : Operation 886 [1/2] (2.32ns)   --->   "%b_32_load = load half* %b_32_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 886 'load' 'b_32_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 164 <SV = 163> <Delay = 7.61>
ST_164 : Operation 887 [4/5] (7.61ns)   --->   "%sum_1_30 = fadd half %sum_1_29, %tmp_5_30" [mmult_accel.cpp:21]   --->   Operation 887 'hadd' 'sum_1_30' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 888 [4/4] (6.86ns)   --->   "%tmp_5_31 = fmul half %a_32_load, %b_32_load" [mmult_accel.cpp:21]   --->   Operation 888 'hmul' 'tmp_5_31' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.61>
ST_165 : Operation 889 [3/5] (7.61ns)   --->   "%sum_1_30 = fadd half %sum_1_29, %tmp_5_30" [mmult_accel.cpp:21]   --->   Operation 889 'hadd' 'sum_1_30' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 890 [3/4] (6.86ns)   --->   "%tmp_5_31 = fmul half %a_32_load, %b_32_load" [mmult_accel.cpp:21]   --->   Operation 890 'hmul' 'tmp_5_31' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.61>
ST_166 : Operation 891 [2/5] (7.61ns)   --->   "%sum_1_30 = fadd half %sum_1_29, %tmp_5_30" [mmult_accel.cpp:21]   --->   Operation 891 'hadd' 'sum_1_30' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 892 [2/4] (6.86ns)   --->   "%tmp_5_31 = fmul half %a_32_load, %b_32_load" [mmult_accel.cpp:21]   --->   Operation 892 'hmul' 'tmp_5_31' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.61>
ST_167 : Operation 893 [1/5] (7.61ns)   --->   "%sum_1_30 = fadd half %sum_1_29, %tmp_5_30" [mmult_accel.cpp:21]   --->   Operation 893 'hadd' 'sum_1_30' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 894 [1/4] (6.86ns)   --->   "%tmp_5_31 = fmul half %a_32_load, %b_32_load" [mmult_accel.cpp:21]   --->   Operation 894 'hmul' 'tmp_5_31' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 895 [1/1] (0.00ns)   --->   "%a_33_addr = getelementptr [54 x half]* %a_33, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 895 'getelementptr' 'a_33_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_167 : Operation 896 [2/2] (2.32ns)   --->   "%a_33_load = load half* %a_33_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 896 'load' 'a_33_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_167 : Operation 897 [1/1] (0.00ns)   --->   "%b_33_addr = getelementptr [54 x half]* %b_33, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 897 'getelementptr' 'b_33_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_167 : Operation 898 [2/2] (2.32ns)   --->   "%b_33_load = load half* %b_33_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 898 'load' 'b_33_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 168 <SV = 167> <Delay = 7.61>
ST_168 : Operation 899 [5/5] (7.61ns)   --->   "%sum_1_31 = fadd half %sum_1_30, %tmp_5_31" [mmult_accel.cpp:21]   --->   Operation 899 'hadd' 'sum_1_31' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 900 [1/2] (2.32ns)   --->   "%a_33_load = load half* %a_33_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 900 'load' 'a_33_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_168 : Operation 901 [1/2] (2.32ns)   --->   "%b_33_load = load half* %b_33_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 901 'load' 'b_33_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 169 <SV = 168> <Delay = 7.61>
ST_169 : Operation 902 [4/5] (7.61ns)   --->   "%sum_1_31 = fadd half %sum_1_30, %tmp_5_31" [mmult_accel.cpp:21]   --->   Operation 902 'hadd' 'sum_1_31' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 903 [4/4] (6.86ns)   --->   "%tmp_5_32 = fmul half %a_33_load, %b_33_load" [mmult_accel.cpp:21]   --->   Operation 903 'hmul' 'tmp_5_32' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.61>
ST_170 : Operation 904 [3/5] (7.61ns)   --->   "%sum_1_31 = fadd half %sum_1_30, %tmp_5_31" [mmult_accel.cpp:21]   --->   Operation 904 'hadd' 'sum_1_31' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 905 [3/4] (6.86ns)   --->   "%tmp_5_32 = fmul half %a_33_load, %b_33_load" [mmult_accel.cpp:21]   --->   Operation 905 'hmul' 'tmp_5_32' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.61>
ST_171 : Operation 906 [2/5] (7.61ns)   --->   "%sum_1_31 = fadd half %sum_1_30, %tmp_5_31" [mmult_accel.cpp:21]   --->   Operation 906 'hadd' 'sum_1_31' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 907 [2/4] (6.86ns)   --->   "%tmp_5_32 = fmul half %a_33_load, %b_33_load" [mmult_accel.cpp:21]   --->   Operation 907 'hmul' 'tmp_5_32' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 7.61>
ST_172 : Operation 908 [1/5] (7.61ns)   --->   "%sum_1_31 = fadd half %sum_1_30, %tmp_5_31" [mmult_accel.cpp:21]   --->   Operation 908 'hadd' 'sum_1_31' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 909 [1/4] (6.86ns)   --->   "%tmp_5_32 = fmul half %a_33_load, %b_33_load" [mmult_accel.cpp:21]   --->   Operation 909 'hmul' 'tmp_5_32' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 910 [1/1] (0.00ns)   --->   "%a_34_addr = getelementptr [54 x half]* %a_34, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 910 'getelementptr' 'a_34_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_172 : Operation 911 [2/2] (2.32ns)   --->   "%a_34_load = load half* %a_34_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 911 'load' 'a_34_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_172 : Operation 912 [1/1] (0.00ns)   --->   "%b_34_addr = getelementptr [54 x half]* %b_34, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 912 'getelementptr' 'b_34_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_172 : Operation 913 [2/2] (2.32ns)   --->   "%b_34_load = load half* %b_34_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 913 'load' 'b_34_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 173 <SV = 172> <Delay = 7.61>
ST_173 : Operation 914 [5/5] (7.61ns)   --->   "%sum_1_32 = fadd half %sum_1_31, %tmp_5_32" [mmult_accel.cpp:21]   --->   Operation 914 'hadd' 'sum_1_32' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 915 [1/2] (2.32ns)   --->   "%a_34_load = load half* %a_34_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 915 'load' 'a_34_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_173 : Operation 916 [1/2] (2.32ns)   --->   "%b_34_load = load half* %b_34_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 916 'load' 'b_34_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 174 <SV = 173> <Delay = 7.61>
ST_174 : Operation 917 [4/5] (7.61ns)   --->   "%sum_1_32 = fadd half %sum_1_31, %tmp_5_32" [mmult_accel.cpp:21]   --->   Operation 917 'hadd' 'sum_1_32' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 918 [4/4] (6.86ns)   --->   "%tmp_5_33 = fmul half %a_34_load, %b_34_load" [mmult_accel.cpp:21]   --->   Operation 918 'hmul' 'tmp_5_33' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 7.61>
ST_175 : Operation 919 [3/5] (7.61ns)   --->   "%sum_1_32 = fadd half %sum_1_31, %tmp_5_32" [mmult_accel.cpp:21]   --->   Operation 919 'hadd' 'sum_1_32' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 920 [3/4] (6.86ns)   --->   "%tmp_5_33 = fmul half %a_34_load, %b_34_load" [mmult_accel.cpp:21]   --->   Operation 920 'hmul' 'tmp_5_33' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 7.61>
ST_176 : Operation 921 [2/5] (7.61ns)   --->   "%sum_1_32 = fadd half %sum_1_31, %tmp_5_32" [mmult_accel.cpp:21]   --->   Operation 921 'hadd' 'sum_1_32' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 922 [2/4] (6.86ns)   --->   "%tmp_5_33 = fmul half %a_34_load, %b_34_load" [mmult_accel.cpp:21]   --->   Operation 922 'hmul' 'tmp_5_33' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 7.61>
ST_177 : Operation 923 [1/5] (7.61ns)   --->   "%sum_1_32 = fadd half %sum_1_31, %tmp_5_32" [mmult_accel.cpp:21]   --->   Operation 923 'hadd' 'sum_1_32' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 924 [1/4] (6.86ns)   --->   "%tmp_5_33 = fmul half %a_34_load, %b_34_load" [mmult_accel.cpp:21]   --->   Operation 924 'hmul' 'tmp_5_33' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 925 [1/1] (0.00ns)   --->   "%a_35_addr = getelementptr [54 x half]* %a_35, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 925 'getelementptr' 'a_35_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_177 : Operation 926 [2/2] (2.32ns)   --->   "%a_35_load = load half* %a_35_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 926 'load' 'a_35_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_177 : Operation 927 [1/1] (0.00ns)   --->   "%b_35_addr = getelementptr [54 x half]* %b_35, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 927 'getelementptr' 'b_35_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_177 : Operation 928 [2/2] (2.32ns)   --->   "%b_35_load = load half* %b_35_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 928 'load' 'b_35_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 178 <SV = 177> <Delay = 7.61>
ST_178 : Operation 929 [5/5] (7.61ns)   --->   "%sum_1_33 = fadd half %sum_1_32, %tmp_5_33" [mmult_accel.cpp:21]   --->   Operation 929 'hadd' 'sum_1_33' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 930 [1/2] (2.32ns)   --->   "%a_35_load = load half* %a_35_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 930 'load' 'a_35_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_178 : Operation 931 [1/2] (2.32ns)   --->   "%b_35_load = load half* %b_35_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 931 'load' 'b_35_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 179 <SV = 178> <Delay = 7.61>
ST_179 : Operation 932 [4/5] (7.61ns)   --->   "%sum_1_33 = fadd half %sum_1_32, %tmp_5_33" [mmult_accel.cpp:21]   --->   Operation 932 'hadd' 'sum_1_33' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 933 [4/4] (6.86ns)   --->   "%tmp_5_34 = fmul half %a_35_load, %b_35_load" [mmult_accel.cpp:21]   --->   Operation 933 'hmul' 'tmp_5_34' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 7.61>
ST_180 : Operation 934 [3/5] (7.61ns)   --->   "%sum_1_33 = fadd half %sum_1_32, %tmp_5_33" [mmult_accel.cpp:21]   --->   Operation 934 'hadd' 'sum_1_33' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 935 [3/4] (6.86ns)   --->   "%tmp_5_34 = fmul half %a_35_load, %b_35_load" [mmult_accel.cpp:21]   --->   Operation 935 'hmul' 'tmp_5_34' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 7.61>
ST_181 : Operation 936 [2/5] (7.61ns)   --->   "%sum_1_33 = fadd half %sum_1_32, %tmp_5_33" [mmult_accel.cpp:21]   --->   Operation 936 'hadd' 'sum_1_33' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 937 [2/4] (6.86ns)   --->   "%tmp_5_34 = fmul half %a_35_load, %b_35_load" [mmult_accel.cpp:21]   --->   Operation 937 'hmul' 'tmp_5_34' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 181> <Delay = 7.61>
ST_182 : Operation 938 [1/5] (7.61ns)   --->   "%sum_1_33 = fadd half %sum_1_32, %tmp_5_33" [mmult_accel.cpp:21]   --->   Operation 938 'hadd' 'sum_1_33' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 939 [1/4] (6.86ns)   --->   "%tmp_5_34 = fmul half %a_35_load, %b_35_load" [mmult_accel.cpp:21]   --->   Operation 939 'hmul' 'tmp_5_34' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 940 [1/1] (0.00ns)   --->   "%a_36_addr = getelementptr [54 x half]* %a_36, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 940 'getelementptr' 'a_36_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_182 : Operation 941 [2/2] (2.32ns)   --->   "%a_36_load = load half* %a_36_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 941 'load' 'a_36_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_182 : Operation 942 [1/1] (0.00ns)   --->   "%b_36_addr = getelementptr [54 x half]* %b_36, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 942 'getelementptr' 'b_36_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_182 : Operation 943 [2/2] (2.32ns)   --->   "%b_36_load = load half* %b_36_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 943 'load' 'b_36_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 183 <SV = 182> <Delay = 7.61>
ST_183 : Operation 944 [5/5] (7.61ns)   --->   "%sum_1_34 = fadd half %sum_1_33, %tmp_5_34" [mmult_accel.cpp:21]   --->   Operation 944 'hadd' 'sum_1_34' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 945 [1/2] (2.32ns)   --->   "%a_36_load = load half* %a_36_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 945 'load' 'a_36_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_183 : Operation 946 [1/2] (2.32ns)   --->   "%b_36_load = load half* %b_36_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 946 'load' 'b_36_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 184 <SV = 183> <Delay = 7.61>
ST_184 : Operation 947 [4/5] (7.61ns)   --->   "%sum_1_34 = fadd half %sum_1_33, %tmp_5_34" [mmult_accel.cpp:21]   --->   Operation 947 'hadd' 'sum_1_34' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 948 [4/4] (6.86ns)   --->   "%tmp_5_35 = fmul half %a_36_load, %b_36_load" [mmult_accel.cpp:21]   --->   Operation 948 'hmul' 'tmp_5_35' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 7.61>
ST_185 : Operation 949 [3/5] (7.61ns)   --->   "%sum_1_34 = fadd half %sum_1_33, %tmp_5_34" [mmult_accel.cpp:21]   --->   Operation 949 'hadd' 'sum_1_34' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 950 [3/4] (6.86ns)   --->   "%tmp_5_35 = fmul half %a_36_load, %b_36_load" [mmult_accel.cpp:21]   --->   Operation 950 'hmul' 'tmp_5_35' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 7.61>
ST_186 : Operation 951 [2/5] (7.61ns)   --->   "%sum_1_34 = fadd half %sum_1_33, %tmp_5_34" [mmult_accel.cpp:21]   --->   Operation 951 'hadd' 'sum_1_34' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 952 [2/4] (6.86ns)   --->   "%tmp_5_35 = fmul half %a_36_load, %b_36_load" [mmult_accel.cpp:21]   --->   Operation 952 'hmul' 'tmp_5_35' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 7.61>
ST_187 : Operation 953 [1/5] (7.61ns)   --->   "%sum_1_34 = fadd half %sum_1_33, %tmp_5_34" [mmult_accel.cpp:21]   --->   Operation 953 'hadd' 'sum_1_34' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 954 [1/4] (6.86ns)   --->   "%tmp_5_35 = fmul half %a_36_load, %b_36_load" [mmult_accel.cpp:21]   --->   Operation 954 'hmul' 'tmp_5_35' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 955 [1/1] (0.00ns)   --->   "%a_37_addr = getelementptr [54 x half]* %a_37, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 955 'getelementptr' 'a_37_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_187 : Operation 956 [2/2] (2.32ns)   --->   "%a_37_load = load half* %a_37_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 956 'load' 'a_37_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_187 : Operation 957 [1/1] (0.00ns)   --->   "%b_37_addr = getelementptr [54 x half]* %b_37, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 957 'getelementptr' 'b_37_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_187 : Operation 958 [2/2] (2.32ns)   --->   "%b_37_load = load half* %b_37_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 958 'load' 'b_37_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 188 <SV = 187> <Delay = 7.61>
ST_188 : Operation 959 [5/5] (7.61ns)   --->   "%sum_1_35 = fadd half %sum_1_34, %tmp_5_35" [mmult_accel.cpp:21]   --->   Operation 959 'hadd' 'sum_1_35' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 960 [1/2] (2.32ns)   --->   "%a_37_load = load half* %a_37_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 960 'load' 'a_37_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_188 : Operation 961 [1/2] (2.32ns)   --->   "%b_37_load = load half* %b_37_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 961 'load' 'b_37_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 189 <SV = 188> <Delay = 7.61>
ST_189 : Operation 962 [4/5] (7.61ns)   --->   "%sum_1_35 = fadd half %sum_1_34, %tmp_5_35" [mmult_accel.cpp:21]   --->   Operation 962 'hadd' 'sum_1_35' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 963 [4/4] (6.86ns)   --->   "%tmp_5_36 = fmul half %a_37_load, %b_37_load" [mmult_accel.cpp:21]   --->   Operation 963 'hmul' 'tmp_5_36' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 7.61>
ST_190 : Operation 964 [3/5] (7.61ns)   --->   "%sum_1_35 = fadd half %sum_1_34, %tmp_5_35" [mmult_accel.cpp:21]   --->   Operation 964 'hadd' 'sum_1_35' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 965 [3/4] (6.86ns)   --->   "%tmp_5_36 = fmul half %a_37_load, %b_37_load" [mmult_accel.cpp:21]   --->   Operation 965 'hmul' 'tmp_5_36' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 7.61>
ST_191 : Operation 966 [2/5] (7.61ns)   --->   "%sum_1_35 = fadd half %sum_1_34, %tmp_5_35" [mmult_accel.cpp:21]   --->   Operation 966 'hadd' 'sum_1_35' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 967 [2/4] (6.86ns)   --->   "%tmp_5_36 = fmul half %a_37_load, %b_37_load" [mmult_accel.cpp:21]   --->   Operation 967 'hmul' 'tmp_5_36' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 191> <Delay = 7.61>
ST_192 : Operation 968 [1/5] (7.61ns)   --->   "%sum_1_35 = fadd half %sum_1_34, %tmp_5_35" [mmult_accel.cpp:21]   --->   Operation 968 'hadd' 'sum_1_35' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 969 [1/4] (6.86ns)   --->   "%tmp_5_36 = fmul half %a_37_load, %b_37_load" [mmult_accel.cpp:21]   --->   Operation 969 'hmul' 'tmp_5_36' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 970 [1/1] (0.00ns)   --->   "%a_38_addr = getelementptr [54 x half]* %a_38, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 970 'getelementptr' 'a_38_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_192 : Operation 971 [2/2] (2.32ns)   --->   "%a_38_load = load half* %a_38_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 971 'load' 'a_38_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_192 : Operation 972 [1/1] (0.00ns)   --->   "%b_38_addr = getelementptr [54 x half]* %b_38, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 972 'getelementptr' 'b_38_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_192 : Operation 973 [2/2] (2.32ns)   --->   "%b_38_load = load half* %b_38_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 973 'load' 'b_38_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 193 <SV = 192> <Delay = 7.61>
ST_193 : Operation 974 [5/5] (7.61ns)   --->   "%sum_1_36 = fadd half %sum_1_35, %tmp_5_36" [mmult_accel.cpp:21]   --->   Operation 974 'hadd' 'sum_1_36' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 975 [1/2] (2.32ns)   --->   "%a_38_load = load half* %a_38_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 975 'load' 'a_38_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_193 : Operation 976 [1/2] (2.32ns)   --->   "%b_38_load = load half* %b_38_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 976 'load' 'b_38_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 194 <SV = 193> <Delay = 7.61>
ST_194 : Operation 977 [4/5] (7.61ns)   --->   "%sum_1_36 = fadd half %sum_1_35, %tmp_5_36" [mmult_accel.cpp:21]   --->   Operation 977 'hadd' 'sum_1_36' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 978 [4/4] (6.86ns)   --->   "%tmp_5_37 = fmul half %a_38_load, %b_38_load" [mmult_accel.cpp:21]   --->   Operation 978 'hmul' 'tmp_5_37' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 7.61>
ST_195 : Operation 979 [3/5] (7.61ns)   --->   "%sum_1_36 = fadd half %sum_1_35, %tmp_5_36" [mmult_accel.cpp:21]   --->   Operation 979 'hadd' 'sum_1_36' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 980 [3/4] (6.86ns)   --->   "%tmp_5_37 = fmul half %a_38_load, %b_38_load" [mmult_accel.cpp:21]   --->   Operation 980 'hmul' 'tmp_5_37' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 7.61>
ST_196 : Operation 981 [2/5] (7.61ns)   --->   "%sum_1_36 = fadd half %sum_1_35, %tmp_5_36" [mmult_accel.cpp:21]   --->   Operation 981 'hadd' 'sum_1_36' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 982 [2/4] (6.86ns)   --->   "%tmp_5_37 = fmul half %a_38_load, %b_38_load" [mmult_accel.cpp:21]   --->   Operation 982 'hmul' 'tmp_5_37' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 7.61>
ST_197 : Operation 983 [1/5] (7.61ns)   --->   "%sum_1_36 = fadd half %sum_1_35, %tmp_5_36" [mmult_accel.cpp:21]   --->   Operation 983 'hadd' 'sum_1_36' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 984 [1/4] (6.86ns)   --->   "%tmp_5_37 = fmul half %a_38_load, %b_38_load" [mmult_accel.cpp:21]   --->   Operation 984 'hmul' 'tmp_5_37' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 985 [1/1] (0.00ns)   --->   "%a_39_addr = getelementptr [54 x half]* %a_39, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 985 'getelementptr' 'a_39_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_197 : Operation 986 [2/2] (2.32ns)   --->   "%a_39_load = load half* %a_39_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 986 'load' 'a_39_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_197 : Operation 987 [1/1] (0.00ns)   --->   "%b_39_addr = getelementptr [54 x half]* %b_39, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 987 'getelementptr' 'b_39_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_197 : Operation 988 [2/2] (2.32ns)   --->   "%b_39_load = load half* %b_39_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 988 'load' 'b_39_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 198 <SV = 197> <Delay = 7.61>
ST_198 : Operation 989 [5/5] (7.61ns)   --->   "%sum_1_37 = fadd half %sum_1_36, %tmp_5_37" [mmult_accel.cpp:21]   --->   Operation 989 'hadd' 'sum_1_37' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 990 [1/2] (2.32ns)   --->   "%a_39_load = load half* %a_39_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 990 'load' 'a_39_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_198 : Operation 991 [1/2] (2.32ns)   --->   "%b_39_load = load half* %b_39_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 991 'load' 'b_39_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 199 <SV = 198> <Delay = 7.61>
ST_199 : Operation 992 [4/5] (7.61ns)   --->   "%sum_1_37 = fadd half %sum_1_36, %tmp_5_37" [mmult_accel.cpp:21]   --->   Operation 992 'hadd' 'sum_1_37' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 993 [4/4] (6.86ns)   --->   "%tmp_5_38 = fmul half %a_39_load, %b_39_load" [mmult_accel.cpp:21]   --->   Operation 993 'hmul' 'tmp_5_38' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 7.61>
ST_200 : Operation 994 [3/5] (7.61ns)   --->   "%sum_1_37 = fadd half %sum_1_36, %tmp_5_37" [mmult_accel.cpp:21]   --->   Operation 994 'hadd' 'sum_1_37' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 995 [3/4] (6.86ns)   --->   "%tmp_5_38 = fmul half %a_39_load, %b_39_load" [mmult_accel.cpp:21]   --->   Operation 995 'hmul' 'tmp_5_38' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 7.61>
ST_201 : Operation 996 [2/5] (7.61ns)   --->   "%sum_1_37 = fadd half %sum_1_36, %tmp_5_37" [mmult_accel.cpp:21]   --->   Operation 996 'hadd' 'sum_1_37' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 997 [2/4] (6.86ns)   --->   "%tmp_5_38 = fmul half %a_39_load, %b_39_load" [mmult_accel.cpp:21]   --->   Operation 997 'hmul' 'tmp_5_38' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 201> <Delay = 7.61>
ST_202 : Operation 998 [1/5] (7.61ns)   --->   "%sum_1_37 = fadd half %sum_1_36, %tmp_5_37" [mmult_accel.cpp:21]   --->   Operation 998 'hadd' 'sum_1_37' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 999 [1/4] (6.86ns)   --->   "%tmp_5_38 = fmul half %a_39_load, %b_39_load" [mmult_accel.cpp:21]   --->   Operation 999 'hmul' 'tmp_5_38' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1000 [1/1] (0.00ns)   --->   "%a_40_addr = getelementptr [54 x half]* %a_40, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1000 'getelementptr' 'a_40_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_202 : Operation 1001 [2/2] (2.32ns)   --->   "%a_40_load = load half* %a_40_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1001 'load' 'a_40_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_202 : Operation 1002 [1/1] (0.00ns)   --->   "%b_40_addr = getelementptr [54 x half]* %b_40, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1002 'getelementptr' 'b_40_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_202 : Operation 1003 [2/2] (2.32ns)   --->   "%b_40_load = load half* %b_40_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1003 'load' 'b_40_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 203 <SV = 202> <Delay = 7.61>
ST_203 : Operation 1004 [5/5] (7.61ns)   --->   "%sum_1_38 = fadd half %sum_1_37, %tmp_5_38" [mmult_accel.cpp:21]   --->   Operation 1004 'hadd' 'sum_1_38' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1005 [1/2] (2.32ns)   --->   "%a_40_load = load half* %a_40_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1005 'load' 'a_40_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_203 : Operation 1006 [1/2] (2.32ns)   --->   "%b_40_load = load half* %b_40_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1006 'load' 'b_40_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 204 <SV = 203> <Delay = 7.61>
ST_204 : Operation 1007 [4/5] (7.61ns)   --->   "%sum_1_38 = fadd half %sum_1_37, %tmp_5_38" [mmult_accel.cpp:21]   --->   Operation 1007 'hadd' 'sum_1_38' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1008 [4/4] (6.86ns)   --->   "%tmp_5_39 = fmul half %a_40_load, %b_40_load" [mmult_accel.cpp:21]   --->   Operation 1008 'hmul' 'tmp_5_39' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 7.61>
ST_205 : Operation 1009 [3/5] (7.61ns)   --->   "%sum_1_38 = fadd half %sum_1_37, %tmp_5_38" [mmult_accel.cpp:21]   --->   Operation 1009 'hadd' 'sum_1_38' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1010 [3/4] (6.86ns)   --->   "%tmp_5_39 = fmul half %a_40_load, %b_40_load" [mmult_accel.cpp:21]   --->   Operation 1010 'hmul' 'tmp_5_39' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 7.61>
ST_206 : Operation 1011 [2/5] (7.61ns)   --->   "%sum_1_38 = fadd half %sum_1_37, %tmp_5_38" [mmult_accel.cpp:21]   --->   Operation 1011 'hadd' 'sum_1_38' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1012 [2/4] (6.86ns)   --->   "%tmp_5_39 = fmul half %a_40_load, %b_40_load" [mmult_accel.cpp:21]   --->   Operation 1012 'hmul' 'tmp_5_39' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 7.61>
ST_207 : Operation 1013 [1/5] (7.61ns)   --->   "%sum_1_38 = fadd half %sum_1_37, %tmp_5_38" [mmult_accel.cpp:21]   --->   Operation 1013 'hadd' 'sum_1_38' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1014 [1/4] (6.86ns)   --->   "%tmp_5_39 = fmul half %a_40_load, %b_40_load" [mmult_accel.cpp:21]   --->   Operation 1014 'hmul' 'tmp_5_39' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1015 [1/1] (0.00ns)   --->   "%a_41_addr = getelementptr [54 x half]* %a_41, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1015 'getelementptr' 'a_41_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_207 : Operation 1016 [2/2] (2.32ns)   --->   "%a_41_load = load half* %a_41_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1016 'load' 'a_41_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_207 : Operation 1017 [1/1] (0.00ns)   --->   "%b_41_addr = getelementptr [54 x half]* %b_41, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1017 'getelementptr' 'b_41_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_207 : Operation 1018 [2/2] (2.32ns)   --->   "%b_41_load = load half* %b_41_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1018 'load' 'b_41_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 208 <SV = 207> <Delay = 7.61>
ST_208 : Operation 1019 [5/5] (7.61ns)   --->   "%sum_1_39 = fadd half %sum_1_38, %tmp_5_39" [mmult_accel.cpp:21]   --->   Operation 1019 'hadd' 'sum_1_39' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1020 [1/2] (2.32ns)   --->   "%a_41_load = load half* %a_41_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1020 'load' 'a_41_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_208 : Operation 1021 [1/2] (2.32ns)   --->   "%b_41_load = load half* %b_41_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1021 'load' 'b_41_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 209 <SV = 208> <Delay = 7.61>
ST_209 : Operation 1022 [4/5] (7.61ns)   --->   "%sum_1_39 = fadd half %sum_1_38, %tmp_5_39" [mmult_accel.cpp:21]   --->   Operation 1022 'hadd' 'sum_1_39' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1023 [4/4] (6.86ns)   --->   "%tmp_5_40 = fmul half %a_41_load, %b_41_load" [mmult_accel.cpp:21]   --->   Operation 1023 'hmul' 'tmp_5_40' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 7.61>
ST_210 : Operation 1024 [3/5] (7.61ns)   --->   "%sum_1_39 = fadd half %sum_1_38, %tmp_5_39" [mmult_accel.cpp:21]   --->   Operation 1024 'hadd' 'sum_1_39' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1025 [3/4] (6.86ns)   --->   "%tmp_5_40 = fmul half %a_41_load, %b_41_load" [mmult_accel.cpp:21]   --->   Operation 1025 'hmul' 'tmp_5_40' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 7.61>
ST_211 : Operation 1026 [2/5] (7.61ns)   --->   "%sum_1_39 = fadd half %sum_1_38, %tmp_5_39" [mmult_accel.cpp:21]   --->   Operation 1026 'hadd' 'sum_1_39' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1027 [2/4] (6.86ns)   --->   "%tmp_5_40 = fmul half %a_41_load, %b_41_load" [mmult_accel.cpp:21]   --->   Operation 1027 'hmul' 'tmp_5_40' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 211> <Delay = 7.61>
ST_212 : Operation 1028 [1/5] (7.61ns)   --->   "%sum_1_39 = fadd half %sum_1_38, %tmp_5_39" [mmult_accel.cpp:21]   --->   Operation 1028 'hadd' 'sum_1_39' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1029 [1/4] (6.86ns)   --->   "%tmp_5_40 = fmul half %a_41_load, %b_41_load" [mmult_accel.cpp:21]   --->   Operation 1029 'hmul' 'tmp_5_40' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1030 [1/1] (0.00ns)   --->   "%a_42_addr = getelementptr [54 x half]* %a_42, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1030 'getelementptr' 'a_42_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_212 : Operation 1031 [2/2] (2.32ns)   --->   "%a_42_load = load half* %a_42_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1031 'load' 'a_42_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_212 : Operation 1032 [1/1] (0.00ns)   --->   "%b_42_addr = getelementptr [54 x half]* %b_42, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1032 'getelementptr' 'b_42_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_212 : Operation 1033 [2/2] (2.32ns)   --->   "%b_42_load = load half* %b_42_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1033 'load' 'b_42_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 213 <SV = 212> <Delay = 7.61>
ST_213 : Operation 1034 [5/5] (7.61ns)   --->   "%sum_1_40 = fadd half %sum_1_39, %tmp_5_40" [mmult_accel.cpp:21]   --->   Operation 1034 'hadd' 'sum_1_40' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1035 [1/2] (2.32ns)   --->   "%a_42_load = load half* %a_42_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1035 'load' 'a_42_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_213 : Operation 1036 [1/2] (2.32ns)   --->   "%b_42_load = load half* %b_42_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1036 'load' 'b_42_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 214 <SV = 213> <Delay = 7.61>
ST_214 : Operation 1037 [4/5] (7.61ns)   --->   "%sum_1_40 = fadd half %sum_1_39, %tmp_5_40" [mmult_accel.cpp:21]   --->   Operation 1037 'hadd' 'sum_1_40' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1038 [4/4] (6.86ns)   --->   "%tmp_5_41 = fmul half %a_42_load, %b_42_load" [mmult_accel.cpp:21]   --->   Operation 1038 'hmul' 'tmp_5_41' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 7.61>
ST_215 : Operation 1039 [3/5] (7.61ns)   --->   "%sum_1_40 = fadd half %sum_1_39, %tmp_5_40" [mmult_accel.cpp:21]   --->   Operation 1039 'hadd' 'sum_1_40' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1040 [3/4] (6.86ns)   --->   "%tmp_5_41 = fmul half %a_42_load, %b_42_load" [mmult_accel.cpp:21]   --->   Operation 1040 'hmul' 'tmp_5_41' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 7.61>
ST_216 : Operation 1041 [2/5] (7.61ns)   --->   "%sum_1_40 = fadd half %sum_1_39, %tmp_5_40" [mmult_accel.cpp:21]   --->   Operation 1041 'hadd' 'sum_1_40' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1042 [2/4] (6.86ns)   --->   "%tmp_5_41 = fmul half %a_42_load, %b_42_load" [mmult_accel.cpp:21]   --->   Operation 1042 'hmul' 'tmp_5_41' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 7.61>
ST_217 : Operation 1043 [1/5] (7.61ns)   --->   "%sum_1_40 = fadd half %sum_1_39, %tmp_5_40" [mmult_accel.cpp:21]   --->   Operation 1043 'hadd' 'sum_1_40' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1044 [1/4] (6.86ns)   --->   "%tmp_5_41 = fmul half %a_42_load, %b_42_load" [mmult_accel.cpp:21]   --->   Operation 1044 'hmul' 'tmp_5_41' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1045 [1/1] (0.00ns)   --->   "%a_43_addr = getelementptr [54 x half]* %a_43, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1045 'getelementptr' 'a_43_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_217 : Operation 1046 [2/2] (2.32ns)   --->   "%a_43_load = load half* %a_43_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1046 'load' 'a_43_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_217 : Operation 1047 [1/1] (0.00ns)   --->   "%b_43_addr = getelementptr [54 x half]* %b_43, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1047 'getelementptr' 'b_43_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_217 : Operation 1048 [2/2] (2.32ns)   --->   "%b_43_load = load half* %b_43_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1048 'load' 'b_43_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 218 <SV = 217> <Delay = 7.61>
ST_218 : Operation 1049 [5/5] (7.61ns)   --->   "%sum_1_41 = fadd half %sum_1_40, %tmp_5_41" [mmult_accel.cpp:21]   --->   Operation 1049 'hadd' 'sum_1_41' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1050 [1/2] (2.32ns)   --->   "%a_43_load = load half* %a_43_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1050 'load' 'a_43_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_218 : Operation 1051 [1/2] (2.32ns)   --->   "%b_43_load = load half* %b_43_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1051 'load' 'b_43_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 219 <SV = 218> <Delay = 7.61>
ST_219 : Operation 1052 [4/5] (7.61ns)   --->   "%sum_1_41 = fadd half %sum_1_40, %tmp_5_41" [mmult_accel.cpp:21]   --->   Operation 1052 'hadd' 'sum_1_41' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1053 [4/4] (6.86ns)   --->   "%tmp_5_42 = fmul half %a_43_load, %b_43_load" [mmult_accel.cpp:21]   --->   Operation 1053 'hmul' 'tmp_5_42' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 7.61>
ST_220 : Operation 1054 [3/5] (7.61ns)   --->   "%sum_1_41 = fadd half %sum_1_40, %tmp_5_41" [mmult_accel.cpp:21]   --->   Operation 1054 'hadd' 'sum_1_41' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1055 [3/4] (6.86ns)   --->   "%tmp_5_42 = fmul half %a_43_load, %b_43_load" [mmult_accel.cpp:21]   --->   Operation 1055 'hmul' 'tmp_5_42' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 7.61>
ST_221 : Operation 1056 [2/5] (7.61ns)   --->   "%sum_1_41 = fadd half %sum_1_40, %tmp_5_41" [mmult_accel.cpp:21]   --->   Operation 1056 'hadd' 'sum_1_41' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1057 [2/4] (6.86ns)   --->   "%tmp_5_42 = fmul half %a_43_load, %b_43_load" [mmult_accel.cpp:21]   --->   Operation 1057 'hmul' 'tmp_5_42' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 221> <Delay = 7.61>
ST_222 : Operation 1058 [1/5] (7.61ns)   --->   "%sum_1_41 = fadd half %sum_1_40, %tmp_5_41" [mmult_accel.cpp:21]   --->   Operation 1058 'hadd' 'sum_1_41' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1059 [1/4] (6.86ns)   --->   "%tmp_5_42 = fmul half %a_43_load, %b_43_load" [mmult_accel.cpp:21]   --->   Operation 1059 'hmul' 'tmp_5_42' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1060 [1/1] (0.00ns)   --->   "%a_44_addr = getelementptr [54 x half]* %a_44, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1060 'getelementptr' 'a_44_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_222 : Operation 1061 [2/2] (2.32ns)   --->   "%a_44_load = load half* %a_44_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1061 'load' 'a_44_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_222 : Operation 1062 [1/1] (0.00ns)   --->   "%b_44_addr = getelementptr [54 x half]* %b_44, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1062 'getelementptr' 'b_44_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_222 : Operation 1063 [2/2] (2.32ns)   --->   "%b_44_load = load half* %b_44_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1063 'load' 'b_44_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 223 <SV = 222> <Delay = 7.61>
ST_223 : Operation 1064 [5/5] (7.61ns)   --->   "%sum_1_42 = fadd half %sum_1_41, %tmp_5_42" [mmult_accel.cpp:21]   --->   Operation 1064 'hadd' 'sum_1_42' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1065 [1/2] (2.32ns)   --->   "%a_44_load = load half* %a_44_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1065 'load' 'a_44_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_223 : Operation 1066 [1/2] (2.32ns)   --->   "%b_44_load = load half* %b_44_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1066 'load' 'b_44_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 224 <SV = 223> <Delay = 7.61>
ST_224 : Operation 1067 [4/5] (7.61ns)   --->   "%sum_1_42 = fadd half %sum_1_41, %tmp_5_42" [mmult_accel.cpp:21]   --->   Operation 1067 'hadd' 'sum_1_42' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1068 [4/4] (6.86ns)   --->   "%tmp_5_43 = fmul half %a_44_load, %b_44_load" [mmult_accel.cpp:21]   --->   Operation 1068 'hmul' 'tmp_5_43' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 7.61>
ST_225 : Operation 1069 [3/5] (7.61ns)   --->   "%sum_1_42 = fadd half %sum_1_41, %tmp_5_42" [mmult_accel.cpp:21]   --->   Operation 1069 'hadd' 'sum_1_42' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1070 [3/4] (6.86ns)   --->   "%tmp_5_43 = fmul half %a_44_load, %b_44_load" [mmult_accel.cpp:21]   --->   Operation 1070 'hmul' 'tmp_5_43' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 7.61>
ST_226 : Operation 1071 [2/5] (7.61ns)   --->   "%sum_1_42 = fadd half %sum_1_41, %tmp_5_42" [mmult_accel.cpp:21]   --->   Operation 1071 'hadd' 'sum_1_42' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1072 [2/4] (6.86ns)   --->   "%tmp_5_43 = fmul half %a_44_load, %b_44_load" [mmult_accel.cpp:21]   --->   Operation 1072 'hmul' 'tmp_5_43' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 7.61>
ST_227 : Operation 1073 [1/5] (7.61ns)   --->   "%sum_1_42 = fadd half %sum_1_41, %tmp_5_42" [mmult_accel.cpp:21]   --->   Operation 1073 'hadd' 'sum_1_42' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1074 [1/4] (6.86ns)   --->   "%tmp_5_43 = fmul half %a_44_load, %b_44_load" [mmult_accel.cpp:21]   --->   Operation 1074 'hmul' 'tmp_5_43' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1075 [1/1] (0.00ns)   --->   "%a_45_addr = getelementptr [54 x half]* %a_45, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1075 'getelementptr' 'a_45_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_227 : Operation 1076 [2/2] (2.32ns)   --->   "%a_45_load = load half* %a_45_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1076 'load' 'a_45_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_227 : Operation 1077 [1/1] (0.00ns)   --->   "%b_45_addr = getelementptr [54 x half]* %b_45, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1077 'getelementptr' 'b_45_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_227 : Operation 1078 [2/2] (2.32ns)   --->   "%b_45_load = load half* %b_45_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1078 'load' 'b_45_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 228 <SV = 227> <Delay = 7.61>
ST_228 : Operation 1079 [5/5] (7.61ns)   --->   "%sum_1_43 = fadd half %sum_1_42, %tmp_5_43" [mmult_accel.cpp:21]   --->   Operation 1079 'hadd' 'sum_1_43' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1080 [1/2] (2.32ns)   --->   "%a_45_load = load half* %a_45_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1080 'load' 'a_45_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_228 : Operation 1081 [1/2] (2.32ns)   --->   "%b_45_load = load half* %b_45_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1081 'load' 'b_45_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 229 <SV = 228> <Delay = 7.61>
ST_229 : Operation 1082 [4/5] (7.61ns)   --->   "%sum_1_43 = fadd half %sum_1_42, %tmp_5_43" [mmult_accel.cpp:21]   --->   Operation 1082 'hadd' 'sum_1_43' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1083 [4/4] (6.86ns)   --->   "%tmp_5_44 = fmul half %a_45_load, %b_45_load" [mmult_accel.cpp:21]   --->   Operation 1083 'hmul' 'tmp_5_44' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 7.61>
ST_230 : Operation 1084 [3/5] (7.61ns)   --->   "%sum_1_43 = fadd half %sum_1_42, %tmp_5_43" [mmult_accel.cpp:21]   --->   Operation 1084 'hadd' 'sum_1_43' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1085 [3/4] (6.86ns)   --->   "%tmp_5_44 = fmul half %a_45_load, %b_45_load" [mmult_accel.cpp:21]   --->   Operation 1085 'hmul' 'tmp_5_44' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 7.61>
ST_231 : Operation 1086 [2/5] (7.61ns)   --->   "%sum_1_43 = fadd half %sum_1_42, %tmp_5_43" [mmult_accel.cpp:21]   --->   Operation 1086 'hadd' 'sum_1_43' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1087 [2/4] (6.86ns)   --->   "%tmp_5_44 = fmul half %a_45_load, %b_45_load" [mmult_accel.cpp:21]   --->   Operation 1087 'hmul' 'tmp_5_44' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 231> <Delay = 7.61>
ST_232 : Operation 1088 [1/5] (7.61ns)   --->   "%sum_1_43 = fadd half %sum_1_42, %tmp_5_43" [mmult_accel.cpp:21]   --->   Operation 1088 'hadd' 'sum_1_43' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1089 [1/4] (6.86ns)   --->   "%tmp_5_44 = fmul half %a_45_load, %b_45_load" [mmult_accel.cpp:21]   --->   Operation 1089 'hmul' 'tmp_5_44' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1090 [1/1] (0.00ns)   --->   "%a_46_addr = getelementptr [54 x half]* %a_46, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1090 'getelementptr' 'a_46_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_232 : Operation 1091 [2/2] (2.32ns)   --->   "%a_46_load = load half* %a_46_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1091 'load' 'a_46_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_232 : Operation 1092 [1/1] (0.00ns)   --->   "%b_46_addr = getelementptr [54 x half]* %b_46, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1092 'getelementptr' 'b_46_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_232 : Operation 1093 [2/2] (2.32ns)   --->   "%b_46_load = load half* %b_46_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1093 'load' 'b_46_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 233 <SV = 232> <Delay = 7.61>
ST_233 : Operation 1094 [5/5] (7.61ns)   --->   "%sum_1_44 = fadd half %sum_1_43, %tmp_5_44" [mmult_accel.cpp:21]   --->   Operation 1094 'hadd' 'sum_1_44' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1095 [1/2] (2.32ns)   --->   "%a_46_load = load half* %a_46_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1095 'load' 'a_46_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_233 : Operation 1096 [1/2] (2.32ns)   --->   "%b_46_load = load half* %b_46_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1096 'load' 'b_46_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 234 <SV = 233> <Delay = 7.61>
ST_234 : Operation 1097 [4/5] (7.61ns)   --->   "%sum_1_44 = fadd half %sum_1_43, %tmp_5_44" [mmult_accel.cpp:21]   --->   Operation 1097 'hadd' 'sum_1_44' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1098 [4/4] (6.86ns)   --->   "%tmp_5_45 = fmul half %a_46_load, %b_46_load" [mmult_accel.cpp:21]   --->   Operation 1098 'hmul' 'tmp_5_45' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 7.61>
ST_235 : Operation 1099 [3/5] (7.61ns)   --->   "%sum_1_44 = fadd half %sum_1_43, %tmp_5_44" [mmult_accel.cpp:21]   --->   Operation 1099 'hadd' 'sum_1_44' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1100 [3/4] (6.86ns)   --->   "%tmp_5_45 = fmul half %a_46_load, %b_46_load" [mmult_accel.cpp:21]   --->   Operation 1100 'hmul' 'tmp_5_45' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 7.61>
ST_236 : Operation 1101 [2/5] (7.61ns)   --->   "%sum_1_44 = fadd half %sum_1_43, %tmp_5_44" [mmult_accel.cpp:21]   --->   Operation 1101 'hadd' 'sum_1_44' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1102 [2/4] (6.86ns)   --->   "%tmp_5_45 = fmul half %a_46_load, %b_46_load" [mmult_accel.cpp:21]   --->   Operation 1102 'hmul' 'tmp_5_45' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 236> <Delay = 7.61>
ST_237 : Operation 1103 [1/5] (7.61ns)   --->   "%sum_1_44 = fadd half %sum_1_43, %tmp_5_44" [mmult_accel.cpp:21]   --->   Operation 1103 'hadd' 'sum_1_44' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1104 [1/4] (6.86ns)   --->   "%tmp_5_45 = fmul half %a_46_load, %b_46_load" [mmult_accel.cpp:21]   --->   Operation 1104 'hmul' 'tmp_5_45' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1105 [1/1] (0.00ns)   --->   "%a_47_addr = getelementptr [54 x half]* %a_47, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1105 'getelementptr' 'a_47_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_237 : Operation 1106 [2/2] (2.32ns)   --->   "%a_47_load = load half* %a_47_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1106 'load' 'a_47_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_237 : Operation 1107 [1/1] (0.00ns)   --->   "%b_47_addr = getelementptr [54 x half]* %b_47, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1107 'getelementptr' 'b_47_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_237 : Operation 1108 [2/2] (2.32ns)   --->   "%b_47_load = load half* %b_47_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1108 'load' 'b_47_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 238 <SV = 237> <Delay = 7.61>
ST_238 : Operation 1109 [5/5] (7.61ns)   --->   "%sum_1_45 = fadd half %sum_1_44, %tmp_5_45" [mmult_accel.cpp:21]   --->   Operation 1109 'hadd' 'sum_1_45' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1110 [1/2] (2.32ns)   --->   "%a_47_load = load half* %a_47_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1110 'load' 'a_47_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_238 : Operation 1111 [1/2] (2.32ns)   --->   "%b_47_load = load half* %b_47_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1111 'load' 'b_47_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 239 <SV = 238> <Delay = 7.61>
ST_239 : Operation 1112 [4/5] (7.61ns)   --->   "%sum_1_45 = fadd half %sum_1_44, %tmp_5_45" [mmult_accel.cpp:21]   --->   Operation 1112 'hadd' 'sum_1_45' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1113 [4/4] (6.86ns)   --->   "%tmp_5_46 = fmul half %a_47_load, %b_47_load" [mmult_accel.cpp:21]   --->   Operation 1113 'hmul' 'tmp_5_46' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 7.61>
ST_240 : Operation 1114 [3/5] (7.61ns)   --->   "%sum_1_45 = fadd half %sum_1_44, %tmp_5_45" [mmult_accel.cpp:21]   --->   Operation 1114 'hadd' 'sum_1_45' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1115 [3/4] (6.86ns)   --->   "%tmp_5_46 = fmul half %a_47_load, %b_47_load" [mmult_accel.cpp:21]   --->   Operation 1115 'hmul' 'tmp_5_46' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 7.61>
ST_241 : Operation 1116 [2/5] (7.61ns)   --->   "%sum_1_45 = fadd half %sum_1_44, %tmp_5_45" [mmult_accel.cpp:21]   --->   Operation 1116 'hadd' 'sum_1_45' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1117 [2/4] (6.86ns)   --->   "%tmp_5_46 = fmul half %a_47_load, %b_47_load" [mmult_accel.cpp:21]   --->   Operation 1117 'hmul' 'tmp_5_46' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 241> <Delay = 7.61>
ST_242 : Operation 1118 [1/5] (7.61ns)   --->   "%sum_1_45 = fadd half %sum_1_44, %tmp_5_45" [mmult_accel.cpp:21]   --->   Operation 1118 'hadd' 'sum_1_45' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1119 [1/4] (6.86ns)   --->   "%tmp_5_46 = fmul half %a_47_load, %b_47_load" [mmult_accel.cpp:21]   --->   Operation 1119 'hmul' 'tmp_5_46' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1120 [1/1] (0.00ns)   --->   "%a_48_addr = getelementptr [54 x half]* %a_48, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1120 'getelementptr' 'a_48_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_242 : Operation 1121 [2/2] (2.32ns)   --->   "%a_48_load = load half* %a_48_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1121 'load' 'a_48_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_242 : Operation 1122 [1/1] (0.00ns)   --->   "%b_48_addr = getelementptr [54 x half]* %b_48, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1122 'getelementptr' 'b_48_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_242 : Operation 1123 [2/2] (2.32ns)   --->   "%b_48_load = load half* %b_48_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1123 'load' 'b_48_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 243 <SV = 242> <Delay = 7.61>
ST_243 : Operation 1124 [5/5] (7.61ns)   --->   "%sum_1_46 = fadd half %sum_1_45, %tmp_5_46" [mmult_accel.cpp:21]   --->   Operation 1124 'hadd' 'sum_1_46' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1125 [1/2] (2.32ns)   --->   "%a_48_load = load half* %a_48_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1125 'load' 'a_48_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_243 : Operation 1126 [1/2] (2.32ns)   --->   "%b_48_load = load half* %b_48_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1126 'load' 'b_48_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 244 <SV = 243> <Delay = 7.61>
ST_244 : Operation 1127 [4/5] (7.61ns)   --->   "%sum_1_46 = fadd half %sum_1_45, %tmp_5_46" [mmult_accel.cpp:21]   --->   Operation 1127 'hadd' 'sum_1_46' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1128 [4/4] (6.86ns)   --->   "%tmp_5_47 = fmul half %a_48_load, %b_48_load" [mmult_accel.cpp:21]   --->   Operation 1128 'hmul' 'tmp_5_47' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 7.61>
ST_245 : Operation 1129 [3/5] (7.61ns)   --->   "%sum_1_46 = fadd half %sum_1_45, %tmp_5_46" [mmult_accel.cpp:21]   --->   Operation 1129 'hadd' 'sum_1_46' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1130 [3/4] (6.86ns)   --->   "%tmp_5_47 = fmul half %a_48_load, %b_48_load" [mmult_accel.cpp:21]   --->   Operation 1130 'hmul' 'tmp_5_47' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 7.61>
ST_246 : Operation 1131 [2/5] (7.61ns)   --->   "%sum_1_46 = fadd half %sum_1_45, %tmp_5_46" [mmult_accel.cpp:21]   --->   Operation 1131 'hadd' 'sum_1_46' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 1132 [2/4] (6.86ns)   --->   "%tmp_5_47 = fmul half %a_48_load, %b_48_load" [mmult_accel.cpp:21]   --->   Operation 1132 'hmul' 'tmp_5_47' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 7.61>
ST_247 : Operation 1133 [1/5] (7.61ns)   --->   "%sum_1_46 = fadd half %sum_1_45, %tmp_5_46" [mmult_accel.cpp:21]   --->   Operation 1133 'hadd' 'sum_1_46' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1134 [1/4] (6.86ns)   --->   "%tmp_5_47 = fmul half %a_48_load, %b_48_load" [mmult_accel.cpp:21]   --->   Operation 1134 'hmul' 'tmp_5_47' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1135 [1/1] (0.00ns)   --->   "%a_49_addr = getelementptr [54 x half]* %a_49, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1135 'getelementptr' 'a_49_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_247 : Operation 1136 [2/2] (2.32ns)   --->   "%a_49_load = load half* %a_49_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1136 'load' 'a_49_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_247 : Operation 1137 [1/1] (0.00ns)   --->   "%b_49_addr = getelementptr [54 x half]* %b_49, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1137 'getelementptr' 'b_49_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_247 : Operation 1138 [2/2] (2.32ns)   --->   "%b_49_load = load half* %b_49_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1138 'load' 'b_49_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 248 <SV = 247> <Delay = 7.61>
ST_248 : Operation 1139 [5/5] (7.61ns)   --->   "%sum_1_47 = fadd half %sum_1_46, %tmp_5_47" [mmult_accel.cpp:21]   --->   Operation 1139 'hadd' 'sum_1_47' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 1140 [1/2] (2.32ns)   --->   "%a_49_load = load half* %a_49_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1140 'load' 'a_49_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_248 : Operation 1141 [1/2] (2.32ns)   --->   "%b_49_load = load half* %b_49_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1141 'load' 'b_49_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 249 <SV = 248> <Delay = 7.61>
ST_249 : Operation 1142 [4/5] (7.61ns)   --->   "%sum_1_47 = fadd half %sum_1_46, %tmp_5_47" [mmult_accel.cpp:21]   --->   Operation 1142 'hadd' 'sum_1_47' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 1143 [4/4] (6.86ns)   --->   "%tmp_5_48 = fmul half %a_49_load, %b_49_load" [mmult_accel.cpp:21]   --->   Operation 1143 'hmul' 'tmp_5_48' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 7.61>
ST_250 : Operation 1144 [3/5] (7.61ns)   --->   "%sum_1_47 = fadd half %sum_1_46, %tmp_5_47" [mmult_accel.cpp:21]   --->   Operation 1144 'hadd' 'sum_1_47' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1145 [3/4] (6.86ns)   --->   "%tmp_5_48 = fmul half %a_49_load, %b_49_load" [mmult_accel.cpp:21]   --->   Operation 1145 'hmul' 'tmp_5_48' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 7.61>
ST_251 : Operation 1146 [2/5] (7.61ns)   --->   "%sum_1_47 = fadd half %sum_1_46, %tmp_5_47" [mmult_accel.cpp:21]   --->   Operation 1146 'hadd' 'sum_1_47' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1147 [2/4] (6.86ns)   --->   "%tmp_5_48 = fmul half %a_49_load, %b_49_load" [mmult_accel.cpp:21]   --->   Operation 1147 'hmul' 'tmp_5_48' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 7.61>
ST_252 : Operation 1148 [1/5] (7.61ns)   --->   "%sum_1_47 = fadd half %sum_1_46, %tmp_5_47" [mmult_accel.cpp:21]   --->   Operation 1148 'hadd' 'sum_1_47' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1149 [1/4] (6.86ns)   --->   "%tmp_5_48 = fmul half %a_49_load, %b_49_load" [mmult_accel.cpp:21]   --->   Operation 1149 'hmul' 'tmp_5_48' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1150 [1/1] (0.00ns)   --->   "%a_50_addr = getelementptr [54 x half]* %a_50, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1150 'getelementptr' 'a_50_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_252 : Operation 1151 [2/2] (2.32ns)   --->   "%a_50_load = load half* %a_50_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1151 'load' 'a_50_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_252 : Operation 1152 [1/1] (0.00ns)   --->   "%b_50_addr = getelementptr [54 x half]* %b_50, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1152 'getelementptr' 'b_50_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_252 : Operation 1153 [2/2] (2.32ns)   --->   "%b_50_load = load half* %b_50_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1153 'load' 'b_50_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 253 <SV = 252> <Delay = 7.61>
ST_253 : Operation 1154 [5/5] (7.61ns)   --->   "%sum_1_48 = fadd half %sum_1_47, %tmp_5_48" [mmult_accel.cpp:21]   --->   Operation 1154 'hadd' 'sum_1_48' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1155 [1/2] (2.32ns)   --->   "%a_50_load = load half* %a_50_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1155 'load' 'a_50_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_253 : Operation 1156 [1/2] (2.32ns)   --->   "%b_50_load = load half* %b_50_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1156 'load' 'b_50_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 254 <SV = 253> <Delay = 7.61>
ST_254 : Operation 1157 [4/5] (7.61ns)   --->   "%sum_1_48 = fadd half %sum_1_47, %tmp_5_48" [mmult_accel.cpp:21]   --->   Operation 1157 'hadd' 'sum_1_48' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1158 [4/4] (6.86ns)   --->   "%tmp_5_49 = fmul half %a_50_load, %b_50_load" [mmult_accel.cpp:21]   --->   Operation 1158 'hmul' 'tmp_5_49' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 7.61>
ST_255 : Operation 1159 [3/5] (7.61ns)   --->   "%sum_1_48 = fadd half %sum_1_47, %tmp_5_48" [mmult_accel.cpp:21]   --->   Operation 1159 'hadd' 'sum_1_48' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1160 [3/4] (6.86ns)   --->   "%tmp_5_49 = fmul half %a_50_load, %b_50_load" [mmult_accel.cpp:21]   --->   Operation 1160 'hmul' 'tmp_5_49' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 7.61>
ST_256 : Operation 1161 [2/5] (7.61ns)   --->   "%sum_1_48 = fadd half %sum_1_47, %tmp_5_48" [mmult_accel.cpp:21]   --->   Operation 1161 'hadd' 'sum_1_48' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1162 [2/4] (6.86ns)   --->   "%tmp_5_49 = fmul half %a_50_load, %b_50_load" [mmult_accel.cpp:21]   --->   Operation 1162 'hmul' 'tmp_5_49' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 7.61>
ST_257 : Operation 1163 [1/5] (7.61ns)   --->   "%sum_1_48 = fadd half %sum_1_47, %tmp_5_48" [mmult_accel.cpp:21]   --->   Operation 1163 'hadd' 'sum_1_48' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1164 [1/4] (6.86ns)   --->   "%tmp_5_49 = fmul half %a_50_load, %b_50_load" [mmult_accel.cpp:21]   --->   Operation 1164 'hmul' 'tmp_5_49' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1165 [1/1] (0.00ns)   --->   "%a_51_addr = getelementptr [54 x half]* %a_51, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1165 'getelementptr' 'a_51_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_257 : Operation 1166 [2/2] (2.32ns)   --->   "%a_51_load = load half* %a_51_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1166 'load' 'a_51_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_257 : Operation 1167 [1/1] (0.00ns)   --->   "%b_51_addr = getelementptr [54 x half]* %b_51, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1167 'getelementptr' 'b_51_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_257 : Operation 1168 [2/2] (2.32ns)   --->   "%b_51_load = load half* %b_51_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1168 'load' 'b_51_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 258 <SV = 257> <Delay = 7.61>
ST_258 : Operation 1169 [5/5] (7.61ns)   --->   "%sum_1_49 = fadd half %sum_1_48, %tmp_5_49" [mmult_accel.cpp:21]   --->   Operation 1169 'hadd' 'sum_1_49' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1170 [1/2] (2.32ns)   --->   "%a_51_load = load half* %a_51_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1170 'load' 'a_51_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_258 : Operation 1171 [1/2] (2.32ns)   --->   "%b_51_load = load half* %b_51_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1171 'load' 'b_51_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 259 <SV = 258> <Delay = 7.61>
ST_259 : Operation 1172 [4/5] (7.61ns)   --->   "%sum_1_49 = fadd half %sum_1_48, %tmp_5_49" [mmult_accel.cpp:21]   --->   Operation 1172 'hadd' 'sum_1_49' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1173 [4/4] (6.86ns)   --->   "%tmp_5_50 = fmul half %a_51_load, %b_51_load" [mmult_accel.cpp:21]   --->   Operation 1173 'hmul' 'tmp_5_50' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 7.61>
ST_260 : Operation 1174 [3/5] (7.61ns)   --->   "%sum_1_49 = fadd half %sum_1_48, %tmp_5_49" [mmult_accel.cpp:21]   --->   Operation 1174 'hadd' 'sum_1_49' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1175 [3/4] (6.86ns)   --->   "%tmp_5_50 = fmul half %a_51_load, %b_51_load" [mmult_accel.cpp:21]   --->   Operation 1175 'hmul' 'tmp_5_50' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 7.61>
ST_261 : Operation 1176 [2/5] (7.61ns)   --->   "%sum_1_49 = fadd half %sum_1_48, %tmp_5_49" [mmult_accel.cpp:21]   --->   Operation 1176 'hadd' 'sum_1_49' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1177 [2/4] (6.86ns)   --->   "%tmp_5_50 = fmul half %a_51_load, %b_51_load" [mmult_accel.cpp:21]   --->   Operation 1177 'hmul' 'tmp_5_50' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 7.61>
ST_262 : Operation 1178 [1/5] (7.61ns)   --->   "%sum_1_49 = fadd half %sum_1_48, %tmp_5_49" [mmult_accel.cpp:21]   --->   Operation 1178 'hadd' 'sum_1_49' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1179 [1/4] (6.86ns)   --->   "%tmp_5_50 = fmul half %a_51_load, %b_51_load" [mmult_accel.cpp:21]   --->   Operation 1179 'hmul' 'tmp_5_50' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1180 [1/1] (0.00ns)   --->   "%a_52_addr = getelementptr [54 x half]* %a_52, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1180 'getelementptr' 'a_52_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_262 : Operation 1181 [2/2] (2.32ns)   --->   "%a_52_load = load half* %a_52_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1181 'load' 'a_52_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_262 : Operation 1182 [1/1] (0.00ns)   --->   "%b_52_addr = getelementptr [54 x half]* %b_52, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1182 'getelementptr' 'b_52_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_262 : Operation 1183 [2/2] (2.32ns)   --->   "%b_52_load = load half* %b_52_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1183 'load' 'b_52_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 263 <SV = 262> <Delay = 7.61>
ST_263 : Operation 1184 [5/5] (7.61ns)   --->   "%sum_1_50 = fadd half %sum_1_49, %tmp_5_50" [mmult_accel.cpp:21]   --->   Operation 1184 'hadd' 'sum_1_50' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1185 [1/2] (2.32ns)   --->   "%a_52_load = load half* %a_52_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1185 'load' 'a_52_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_263 : Operation 1186 [1/2] (2.32ns)   --->   "%b_52_load = load half* %b_52_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1186 'load' 'b_52_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 264 <SV = 263> <Delay = 7.61>
ST_264 : Operation 1187 [4/5] (7.61ns)   --->   "%sum_1_50 = fadd half %sum_1_49, %tmp_5_50" [mmult_accel.cpp:21]   --->   Operation 1187 'hadd' 'sum_1_50' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1188 [4/4] (6.86ns)   --->   "%tmp_5_51 = fmul half %a_52_load, %b_52_load" [mmult_accel.cpp:21]   --->   Operation 1188 'hmul' 'tmp_5_51' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 7.61>
ST_265 : Operation 1189 [3/5] (7.61ns)   --->   "%sum_1_50 = fadd half %sum_1_49, %tmp_5_50" [mmult_accel.cpp:21]   --->   Operation 1189 'hadd' 'sum_1_50' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1190 [3/4] (6.86ns)   --->   "%tmp_5_51 = fmul half %a_52_load, %b_52_load" [mmult_accel.cpp:21]   --->   Operation 1190 'hmul' 'tmp_5_51' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 7.61>
ST_266 : Operation 1191 [2/5] (7.61ns)   --->   "%sum_1_50 = fadd half %sum_1_49, %tmp_5_50" [mmult_accel.cpp:21]   --->   Operation 1191 'hadd' 'sum_1_50' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 1192 [2/4] (6.86ns)   --->   "%tmp_5_51 = fmul half %a_52_load, %b_52_load" [mmult_accel.cpp:21]   --->   Operation 1192 'hmul' 'tmp_5_51' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 7.61>
ST_267 : Operation 1193 [1/5] (7.61ns)   --->   "%sum_1_50 = fadd half %sum_1_49, %tmp_5_50" [mmult_accel.cpp:21]   --->   Operation 1193 'hadd' 'sum_1_50' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 1194 [1/4] (6.86ns)   --->   "%tmp_5_51 = fmul half %a_52_load, %b_52_load" [mmult_accel.cpp:21]   --->   Operation 1194 'hmul' 'tmp_5_51' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 1195 [1/1] (0.00ns)   --->   "%a_53_addr = getelementptr [54 x half]* %a_53, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:21]   --->   Operation 1195 'getelementptr' 'a_53_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_267 : Operation 1196 [2/2] (2.32ns)   --->   "%a_53_load = load half* %a_53_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1196 'load' 'a_53_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_267 : Operation 1197 [1/1] (0.00ns)   --->   "%b_53_addr = getelementptr [54 x half]* %b_53, i64 0, i64 %tmp_2" [mmult_accel.cpp:21]   --->   Operation 1197 'getelementptr' 'b_53_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_267 : Operation 1198 [2/2] (2.32ns)   --->   "%b_53_load = load half* %b_53_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1198 'load' 'b_53_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 268 <SV = 267> <Delay = 7.61>
ST_268 : Operation 1199 [5/5] (7.61ns)   --->   "%sum_1_51 = fadd half %sum_1_50, %tmp_5_51" [mmult_accel.cpp:21]   --->   Operation 1199 'hadd' 'sum_1_51' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 1200 [1/2] (2.32ns)   --->   "%a_53_load = load half* %a_53_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1200 'load' 'a_53_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_268 : Operation 1201 [1/2] (2.32ns)   --->   "%b_53_load = load half* %b_53_addr, align 2" [mmult_accel.cpp:21]   --->   Operation 1201 'load' 'b_53_load' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>

State 269 <SV = 268> <Delay = 7.61>
ST_269 : Operation 1202 [4/5] (7.61ns)   --->   "%sum_1_51 = fadd half %sum_1_50, %tmp_5_51" [mmult_accel.cpp:21]   --->   Operation 1202 'hadd' 'sum_1_51' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 1203 [4/4] (6.86ns)   --->   "%tmp_5_52 = fmul half %a_53_load, %b_53_load" [mmult_accel.cpp:21]   --->   Operation 1203 'hmul' 'tmp_5_52' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 7.61>
ST_270 : Operation 1204 [3/5] (7.61ns)   --->   "%sum_1_51 = fadd half %sum_1_50, %tmp_5_51" [mmult_accel.cpp:21]   --->   Operation 1204 'hadd' 'sum_1_51' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 1205 [3/4] (6.86ns)   --->   "%tmp_5_52 = fmul half %a_53_load, %b_53_load" [mmult_accel.cpp:21]   --->   Operation 1205 'hmul' 'tmp_5_52' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 7.61>
ST_271 : Operation 1206 [2/5] (7.61ns)   --->   "%sum_1_51 = fadd half %sum_1_50, %tmp_5_51" [mmult_accel.cpp:21]   --->   Operation 1206 'hadd' 'sum_1_51' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1207 [2/4] (6.86ns)   --->   "%tmp_5_52 = fmul half %a_53_load, %b_53_load" [mmult_accel.cpp:21]   --->   Operation 1207 'hmul' 'tmp_5_52' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 7.61>
ST_272 : Operation 1208 [1/5] (7.61ns)   --->   "%sum_1_51 = fadd half %sum_1_50, %tmp_5_51" [mmult_accel.cpp:21]   --->   Operation 1208 'hadd' 'sum_1_51' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1209 [1/4] (6.86ns)   --->   "%tmp_5_52 = fmul half %a_53_load, %b_53_load" [mmult_accel.cpp:21]   --->   Operation 1209 'hmul' 'tmp_5_52' <Predicate = (!exitcond_flatten)> <Delay = 6.86> <Core = "HMul">   --->   Core 90 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 7.61>
ST_273 : Operation 1210 [5/5] (7.61ns)   --->   "%sum_1_52 = fadd half %sum_1_51, %tmp_5_52" [mmult_accel.cpp:21]   --->   Operation 1210 'hadd' 'sum_1_52' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 7.61>
ST_274 : Operation 1211 [4/5] (7.61ns)   --->   "%sum_1_52 = fadd half %sum_1_51, %tmp_5_52" [mmult_accel.cpp:21]   --->   Operation 1211 'hadd' 'sum_1_52' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 7.61>
ST_275 : Operation 1212 [3/5] (7.61ns)   --->   "%sum_1_52 = fadd half %sum_1_51, %tmp_5_52" [mmult_accel.cpp:21]   --->   Operation 1212 'hadd' 'sum_1_52' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 7.61>
ST_276 : Operation 1213 [2/5] (7.61ns)   --->   "%sum_1_52 = fadd half %sum_1_51, %tmp_5_52" [mmult_accel.cpp:21]   --->   Operation 1213 'hadd' 'sum_1_52' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 7.61>
ST_277 : Operation 1214 [1/5] (7.61ns)   --->   "%sum_1_52 = fadd half %sum_1_51, %tmp_5_52" [mmult_accel.cpp:21]   --->   Operation 1214 'hadd' 'sum_1_52' <Predicate = (!exitcond_flatten)> <Delay = 7.61> <Core = "HAddSub">   --->   Core 89 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 9.63>
ST_278 : Operation 1215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 1215 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_278 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i6 %tmp_mid2_v to i12" [mmult_accel.cpp:22]   --->   Operation 1216 'zext' 'tmp_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_278 : Operation 1217 [1/1] (3.36ns) (grouped into DSP with root node tmp_1)   --->   "%tmp = mul i12 %tmp_mid2_cast, 54" [mmult_accel.cpp:22]   --->   Operation 1217 'mul' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 1218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind" [mmult_accel.cpp:17]   --->   Operation 1218 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_278 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str3) nounwind" [mmult_accel.cpp:17]   --->   Operation 1219 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_278 : Operation 1220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mmult_accel.cpp:18]   --->   Operation 1220 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_278 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i6 %ib_mid2 to i12" [mmult_accel.cpp:22]   --->   Operation 1221 'zext' 'tmp_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_278 : Operation 1222 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_1 = add i12 %tmp, %tmp_2_cast" [mmult_accel.cpp:22]   --->   Operation 1222 'add' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i12 %tmp_1 to i64" [mmult_accel.cpp:22]   --->   Operation 1223 'zext' 'tmp_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_278 : Operation 1224 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [2916 x half]* %out_r, i64 0, i64 %tmp_1_cast" [mmult_accel.cpp:22]   --->   Operation 1224 'getelementptr' 'out_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_278 : Operation 1225 [1/1] (3.25ns)   --->   "store half %sum_1_52, half* %out_addr, align 2" [mmult_accel.cpp:22]   --->   Operation 1225 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2916> <RAM>
ST_278 : Operation 1226 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str3, i32 %tmp_3) nounwind" [mmult_accel.cpp:23]   --->   Operation 1226 'specregionend' 'empty_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_278 : Operation 1227 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 1227 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 279 <SV = 2> <Delay = 0.00>
ST_279 : Operation 1228 [1/1] (0.00ns)   --->   "ret void" [mmult_accel.cpp:26]   --->   Operation 1228 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [222]  (1.77 ns)

 <State 2>: 5.33ns
The critical path consists of the following:
	'phi' operation ('ia', mmult_accel.cpp:21) with incoming values : ('tmp_mid2_v', mmult_accel.cpp:21) [223]  (0 ns)
	'add' operation ('ia', mmult_accel.cpp:15) [230]  (1.83 ns)
	'select' operation ('tmp_mid2_v', mmult_accel.cpp:21) [234]  (1.19 ns)
	'getelementptr' operation ('a_0_addr', mmult_accel.cpp:21) [246]  (0 ns)
	'load' operation ('a_0_load', mmult_accel.cpp:21) on array 'a_0' [247]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_0_load', mmult_accel.cpp:21) on array 'a_0' [247]  (2.32 ns)

 <State 4>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_5', mmult_accel.cpp:21) [250]  (6.87 ns)

 <State 5>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_5', mmult_accel.cpp:21) [250]  (6.87 ns)

 <State 6>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_5', mmult_accel.cpp:21) [250]  (6.87 ns)

 <State 7>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp_5', mmult_accel.cpp:21) [250]  (6.87 ns)

 <State 8>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1', mmult_accel.cpp:21) [251]  (7.61 ns)

 <State 9>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1', mmult_accel.cpp:21) [251]  (7.61 ns)

 <State 10>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1', mmult_accel.cpp:21) [251]  (7.61 ns)

 <State 11>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1', mmult_accel.cpp:21) [251]  (7.61 ns)

 <State 12>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1', mmult_accel.cpp:21) [251]  (7.61 ns)

 <State 13>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_1', mmult_accel.cpp:21) [257]  (7.61 ns)

 <State 14>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_1', mmult_accel.cpp:21) [257]  (7.61 ns)

 <State 15>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_1', mmult_accel.cpp:21) [257]  (7.61 ns)

 <State 16>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_1', mmult_accel.cpp:21) [257]  (7.61 ns)

 <State 17>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_1', mmult_accel.cpp:21) [257]  (7.61 ns)

 <State 18>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_2', mmult_accel.cpp:21) [263]  (7.61 ns)

 <State 19>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_2', mmult_accel.cpp:21) [263]  (7.61 ns)

 <State 20>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_2', mmult_accel.cpp:21) [263]  (7.61 ns)

 <State 21>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_2', mmult_accel.cpp:21) [263]  (7.61 ns)

 <State 22>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_2', mmult_accel.cpp:21) [263]  (7.61 ns)

 <State 23>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_3', mmult_accel.cpp:21) [269]  (7.61 ns)

 <State 24>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_3', mmult_accel.cpp:21) [269]  (7.61 ns)

 <State 25>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_3', mmult_accel.cpp:21) [269]  (7.61 ns)

 <State 26>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_3', mmult_accel.cpp:21) [269]  (7.61 ns)

 <State 27>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_3', mmult_accel.cpp:21) [269]  (7.61 ns)

 <State 28>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_4', mmult_accel.cpp:21) [275]  (7.61 ns)

 <State 29>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_4', mmult_accel.cpp:21) [275]  (7.61 ns)

 <State 30>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_4', mmult_accel.cpp:21) [275]  (7.61 ns)

 <State 31>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_4', mmult_accel.cpp:21) [275]  (7.61 ns)

 <State 32>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_4', mmult_accel.cpp:21) [275]  (7.61 ns)

 <State 33>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_5', mmult_accel.cpp:21) [281]  (7.61 ns)

 <State 34>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_5', mmult_accel.cpp:21) [281]  (7.61 ns)

 <State 35>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_5', mmult_accel.cpp:21) [281]  (7.61 ns)

 <State 36>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_5', mmult_accel.cpp:21) [281]  (7.61 ns)

 <State 37>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_5', mmult_accel.cpp:21) [281]  (7.61 ns)

 <State 38>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_6', mmult_accel.cpp:21) [287]  (7.61 ns)

 <State 39>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_6', mmult_accel.cpp:21) [287]  (7.61 ns)

 <State 40>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_6', mmult_accel.cpp:21) [287]  (7.61 ns)

 <State 41>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_6', mmult_accel.cpp:21) [287]  (7.61 ns)

 <State 42>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_6', mmult_accel.cpp:21) [287]  (7.61 ns)

 <State 43>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_7', mmult_accel.cpp:21) [293]  (7.61 ns)

 <State 44>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_7', mmult_accel.cpp:21) [293]  (7.61 ns)

 <State 45>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_7', mmult_accel.cpp:21) [293]  (7.61 ns)

 <State 46>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_7', mmult_accel.cpp:21) [293]  (7.61 ns)

 <State 47>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_7', mmult_accel.cpp:21) [293]  (7.61 ns)

 <State 48>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_8', mmult_accel.cpp:21) [299]  (7.61 ns)

 <State 49>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_8', mmult_accel.cpp:21) [299]  (7.61 ns)

 <State 50>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_8', mmult_accel.cpp:21) [299]  (7.61 ns)

 <State 51>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_8', mmult_accel.cpp:21) [299]  (7.61 ns)

 <State 52>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_8', mmult_accel.cpp:21) [299]  (7.61 ns)

 <State 53>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_9', mmult_accel.cpp:21) [305]  (7.61 ns)

 <State 54>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_9', mmult_accel.cpp:21) [305]  (7.61 ns)

 <State 55>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_9', mmult_accel.cpp:21) [305]  (7.61 ns)

 <State 56>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_9', mmult_accel.cpp:21) [305]  (7.61 ns)

 <State 57>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_9', mmult_accel.cpp:21) [305]  (7.61 ns)

 <State 58>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_s', mmult_accel.cpp:21) [311]  (7.61 ns)

 <State 59>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_s', mmult_accel.cpp:21) [311]  (7.61 ns)

 <State 60>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_s', mmult_accel.cpp:21) [311]  (7.61 ns)

 <State 61>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_s', mmult_accel.cpp:21) [311]  (7.61 ns)

 <State 62>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_s', mmult_accel.cpp:21) [311]  (7.61 ns)

 <State 63>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_10', mmult_accel.cpp:21) [317]  (7.61 ns)

 <State 64>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_10', mmult_accel.cpp:21) [317]  (7.61 ns)

 <State 65>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_10', mmult_accel.cpp:21) [317]  (7.61 ns)

 <State 66>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_10', mmult_accel.cpp:21) [317]  (7.61 ns)

 <State 67>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_10', mmult_accel.cpp:21) [317]  (7.61 ns)

 <State 68>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_11', mmult_accel.cpp:21) [323]  (7.61 ns)

 <State 69>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_11', mmult_accel.cpp:21) [323]  (7.61 ns)

 <State 70>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_11', mmult_accel.cpp:21) [323]  (7.61 ns)

 <State 71>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_11', mmult_accel.cpp:21) [323]  (7.61 ns)

 <State 72>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_11', mmult_accel.cpp:21) [323]  (7.61 ns)

 <State 73>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_12', mmult_accel.cpp:21) [329]  (7.61 ns)

 <State 74>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_12', mmult_accel.cpp:21) [329]  (7.61 ns)

 <State 75>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_12', mmult_accel.cpp:21) [329]  (7.61 ns)

 <State 76>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_12', mmult_accel.cpp:21) [329]  (7.61 ns)

 <State 77>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_12', mmult_accel.cpp:21) [329]  (7.61 ns)

 <State 78>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_13', mmult_accel.cpp:21) [335]  (7.61 ns)

 <State 79>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_13', mmult_accel.cpp:21) [335]  (7.61 ns)

 <State 80>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_13', mmult_accel.cpp:21) [335]  (7.61 ns)

 <State 81>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_13', mmult_accel.cpp:21) [335]  (7.61 ns)

 <State 82>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_13', mmult_accel.cpp:21) [335]  (7.61 ns)

 <State 83>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_14', mmult_accel.cpp:21) [341]  (7.61 ns)

 <State 84>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_14', mmult_accel.cpp:21) [341]  (7.61 ns)

 <State 85>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_14', mmult_accel.cpp:21) [341]  (7.61 ns)

 <State 86>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_14', mmult_accel.cpp:21) [341]  (7.61 ns)

 <State 87>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_14', mmult_accel.cpp:21) [341]  (7.61 ns)

 <State 88>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_15', mmult_accel.cpp:21) [347]  (7.61 ns)

 <State 89>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_15', mmult_accel.cpp:21) [347]  (7.61 ns)

 <State 90>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_15', mmult_accel.cpp:21) [347]  (7.61 ns)

 <State 91>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_15', mmult_accel.cpp:21) [347]  (7.61 ns)

 <State 92>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_15', mmult_accel.cpp:21) [347]  (7.61 ns)

 <State 93>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_16', mmult_accel.cpp:21) [353]  (7.61 ns)

 <State 94>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_16', mmult_accel.cpp:21) [353]  (7.61 ns)

 <State 95>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_16', mmult_accel.cpp:21) [353]  (7.61 ns)

 <State 96>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_16', mmult_accel.cpp:21) [353]  (7.61 ns)

 <State 97>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_16', mmult_accel.cpp:21) [353]  (7.61 ns)

 <State 98>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_17', mmult_accel.cpp:21) [359]  (7.61 ns)

 <State 99>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_17', mmult_accel.cpp:21) [359]  (7.61 ns)

 <State 100>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_17', mmult_accel.cpp:21) [359]  (7.61 ns)

 <State 101>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_17', mmult_accel.cpp:21) [359]  (7.61 ns)

 <State 102>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_17', mmult_accel.cpp:21) [359]  (7.61 ns)

 <State 103>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_18', mmult_accel.cpp:21) [365]  (7.61 ns)

 <State 104>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_18', mmult_accel.cpp:21) [365]  (7.61 ns)

 <State 105>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_18', mmult_accel.cpp:21) [365]  (7.61 ns)

 <State 106>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_18', mmult_accel.cpp:21) [365]  (7.61 ns)

 <State 107>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_18', mmult_accel.cpp:21) [365]  (7.61 ns)

 <State 108>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_19', mmult_accel.cpp:21) [371]  (7.61 ns)

 <State 109>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_19', mmult_accel.cpp:21) [371]  (7.61 ns)

 <State 110>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_19', mmult_accel.cpp:21) [371]  (7.61 ns)

 <State 111>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_19', mmult_accel.cpp:21) [371]  (7.61 ns)

 <State 112>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_19', mmult_accel.cpp:21) [371]  (7.61 ns)

 <State 113>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_20', mmult_accel.cpp:21) [377]  (7.61 ns)

 <State 114>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_20', mmult_accel.cpp:21) [377]  (7.61 ns)

 <State 115>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_20', mmult_accel.cpp:21) [377]  (7.61 ns)

 <State 116>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_20', mmult_accel.cpp:21) [377]  (7.61 ns)

 <State 117>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_20', mmult_accel.cpp:21) [377]  (7.61 ns)

 <State 118>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_21', mmult_accel.cpp:21) [383]  (7.61 ns)

 <State 119>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_21', mmult_accel.cpp:21) [383]  (7.61 ns)

 <State 120>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_21', mmult_accel.cpp:21) [383]  (7.61 ns)

 <State 121>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_21', mmult_accel.cpp:21) [383]  (7.61 ns)

 <State 122>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_21', mmult_accel.cpp:21) [383]  (7.61 ns)

 <State 123>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_22', mmult_accel.cpp:21) [389]  (7.61 ns)

 <State 124>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_22', mmult_accel.cpp:21) [389]  (7.61 ns)

 <State 125>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_22', mmult_accel.cpp:21) [389]  (7.61 ns)

 <State 126>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_22', mmult_accel.cpp:21) [389]  (7.61 ns)

 <State 127>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_22', mmult_accel.cpp:21) [389]  (7.61 ns)

 <State 128>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_23', mmult_accel.cpp:21) [395]  (7.61 ns)

 <State 129>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_23', mmult_accel.cpp:21) [395]  (7.61 ns)

 <State 130>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_23', mmult_accel.cpp:21) [395]  (7.61 ns)

 <State 131>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_23', mmult_accel.cpp:21) [395]  (7.61 ns)

 <State 132>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_23', mmult_accel.cpp:21) [395]  (7.61 ns)

 <State 133>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_24', mmult_accel.cpp:21) [401]  (7.61 ns)

 <State 134>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_24', mmult_accel.cpp:21) [401]  (7.61 ns)

 <State 135>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_24', mmult_accel.cpp:21) [401]  (7.61 ns)

 <State 136>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_24', mmult_accel.cpp:21) [401]  (7.61 ns)

 <State 137>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_24', mmult_accel.cpp:21) [401]  (7.61 ns)

 <State 138>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_25', mmult_accel.cpp:21) [407]  (7.61 ns)

 <State 139>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_25', mmult_accel.cpp:21) [407]  (7.61 ns)

 <State 140>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_25', mmult_accel.cpp:21) [407]  (7.61 ns)

 <State 141>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_25', mmult_accel.cpp:21) [407]  (7.61 ns)

 <State 142>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_25', mmult_accel.cpp:21) [407]  (7.61 ns)

 <State 143>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_26', mmult_accel.cpp:21) [413]  (7.61 ns)

 <State 144>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_26', mmult_accel.cpp:21) [413]  (7.61 ns)

 <State 145>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_26', mmult_accel.cpp:21) [413]  (7.61 ns)

 <State 146>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_26', mmult_accel.cpp:21) [413]  (7.61 ns)

 <State 147>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_26', mmult_accel.cpp:21) [413]  (7.61 ns)

 <State 148>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_27', mmult_accel.cpp:21) [419]  (7.61 ns)

 <State 149>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_27', mmult_accel.cpp:21) [419]  (7.61 ns)

 <State 150>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_27', mmult_accel.cpp:21) [419]  (7.61 ns)

 <State 151>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_27', mmult_accel.cpp:21) [419]  (7.61 ns)

 <State 152>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_27', mmult_accel.cpp:21) [419]  (7.61 ns)

 <State 153>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_28', mmult_accel.cpp:21) [425]  (7.61 ns)

 <State 154>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_28', mmult_accel.cpp:21) [425]  (7.61 ns)

 <State 155>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_28', mmult_accel.cpp:21) [425]  (7.61 ns)

 <State 156>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_28', mmult_accel.cpp:21) [425]  (7.61 ns)

 <State 157>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_28', mmult_accel.cpp:21) [425]  (7.61 ns)

 <State 158>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_29', mmult_accel.cpp:21) [431]  (7.61 ns)

 <State 159>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_29', mmult_accel.cpp:21) [431]  (7.61 ns)

 <State 160>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_29', mmult_accel.cpp:21) [431]  (7.61 ns)

 <State 161>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_29', mmult_accel.cpp:21) [431]  (7.61 ns)

 <State 162>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_29', mmult_accel.cpp:21) [431]  (7.61 ns)

 <State 163>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_30', mmult_accel.cpp:21) [437]  (7.61 ns)

 <State 164>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_30', mmult_accel.cpp:21) [437]  (7.61 ns)

 <State 165>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_30', mmult_accel.cpp:21) [437]  (7.61 ns)

 <State 166>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_30', mmult_accel.cpp:21) [437]  (7.61 ns)

 <State 167>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_30', mmult_accel.cpp:21) [437]  (7.61 ns)

 <State 168>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_31', mmult_accel.cpp:21) [443]  (7.61 ns)

 <State 169>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_31', mmult_accel.cpp:21) [443]  (7.61 ns)

 <State 170>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_31', mmult_accel.cpp:21) [443]  (7.61 ns)

 <State 171>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_31', mmult_accel.cpp:21) [443]  (7.61 ns)

 <State 172>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_31', mmult_accel.cpp:21) [443]  (7.61 ns)

 <State 173>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_32', mmult_accel.cpp:21) [449]  (7.61 ns)

 <State 174>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_32', mmult_accel.cpp:21) [449]  (7.61 ns)

 <State 175>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_32', mmult_accel.cpp:21) [449]  (7.61 ns)

 <State 176>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_32', mmult_accel.cpp:21) [449]  (7.61 ns)

 <State 177>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_32', mmult_accel.cpp:21) [449]  (7.61 ns)

 <State 178>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_33', mmult_accel.cpp:21) [455]  (7.61 ns)

 <State 179>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_33', mmult_accel.cpp:21) [455]  (7.61 ns)

 <State 180>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_33', mmult_accel.cpp:21) [455]  (7.61 ns)

 <State 181>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_33', mmult_accel.cpp:21) [455]  (7.61 ns)

 <State 182>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_33', mmult_accel.cpp:21) [455]  (7.61 ns)

 <State 183>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_34', mmult_accel.cpp:21) [461]  (7.61 ns)

 <State 184>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_34', mmult_accel.cpp:21) [461]  (7.61 ns)

 <State 185>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_34', mmult_accel.cpp:21) [461]  (7.61 ns)

 <State 186>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_34', mmult_accel.cpp:21) [461]  (7.61 ns)

 <State 187>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_34', mmult_accel.cpp:21) [461]  (7.61 ns)

 <State 188>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_35', mmult_accel.cpp:21) [467]  (7.61 ns)

 <State 189>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_35', mmult_accel.cpp:21) [467]  (7.61 ns)

 <State 190>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_35', mmult_accel.cpp:21) [467]  (7.61 ns)

 <State 191>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_35', mmult_accel.cpp:21) [467]  (7.61 ns)

 <State 192>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_35', mmult_accel.cpp:21) [467]  (7.61 ns)

 <State 193>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_36', mmult_accel.cpp:21) [473]  (7.61 ns)

 <State 194>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_36', mmult_accel.cpp:21) [473]  (7.61 ns)

 <State 195>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_36', mmult_accel.cpp:21) [473]  (7.61 ns)

 <State 196>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_36', mmult_accel.cpp:21) [473]  (7.61 ns)

 <State 197>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_36', mmult_accel.cpp:21) [473]  (7.61 ns)

 <State 198>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_37', mmult_accel.cpp:21) [479]  (7.61 ns)

 <State 199>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_37', mmult_accel.cpp:21) [479]  (7.61 ns)

 <State 200>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_37', mmult_accel.cpp:21) [479]  (7.61 ns)

 <State 201>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_37', mmult_accel.cpp:21) [479]  (7.61 ns)

 <State 202>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_37', mmult_accel.cpp:21) [479]  (7.61 ns)

 <State 203>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_38', mmult_accel.cpp:21) [485]  (7.61 ns)

 <State 204>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_38', mmult_accel.cpp:21) [485]  (7.61 ns)

 <State 205>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_38', mmult_accel.cpp:21) [485]  (7.61 ns)

 <State 206>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_38', mmult_accel.cpp:21) [485]  (7.61 ns)

 <State 207>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_38', mmult_accel.cpp:21) [485]  (7.61 ns)

 <State 208>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_39', mmult_accel.cpp:21) [491]  (7.61 ns)

 <State 209>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_39', mmult_accel.cpp:21) [491]  (7.61 ns)

 <State 210>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_39', mmult_accel.cpp:21) [491]  (7.61 ns)

 <State 211>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_39', mmult_accel.cpp:21) [491]  (7.61 ns)

 <State 212>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_39', mmult_accel.cpp:21) [491]  (7.61 ns)

 <State 213>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_40', mmult_accel.cpp:21) [497]  (7.61 ns)

 <State 214>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_40', mmult_accel.cpp:21) [497]  (7.61 ns)

 <State 215>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_40', mmult_accel.cpp:21) [497]  (7.61 ns)

 <State 216>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_40', mmult_accel.cpp:21) [497]  (7.61 ns)

 <State 217>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_40', mmult_accel.cpp:21) [497]  (7.61 ns)

 <State 218>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_41', mmult_accel.cpp:21) [503]  (7.61 ns)

 <State 219>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_41', mmult_accel.cpp:21) [503]  (7.61 ns)

 <State 220>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_41', mmult_accel.cpp:21) [503]  (7.61 ns)

 <State 221>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_41', mmult_accel.cpp:21) [503]  (7.61 ns)

 <State 222>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_41', mmult_accel.cpp:21) [503]  (7.61 ns)

 <State 223>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_42', mmult_accel.cpp:21) [509]  (7.61 ns)

 <State 224>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_42', mmult_accel.cpp:21) [509]  (7.61 ns)

 <State 225>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_42', mmult_accel.cpp:21) [509]  (7.61 ns)

 <State 226>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_42', mmult_accel.cpp:21) [509]  (7.61 ns)

 <State 227>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_42', mmult_accel.cpp:21) [509]  (7.61 ns)

 <State 228>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_43', mmult_accel.cpp:21) [515]  (7.61 ns)

 <State 229>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_43', mmult_accel.cpp:21) [515]  (7.61 ns)

 <State 230>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_43', mmult_accel.cpp:21) [515]  (7.61 ns)

 <State 231>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_43', mmult_accel.cpp:21) [515]  (7.61 ns)

 <State 232>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_43', mmult_accel.cpp:21) [515]  (7.61 ns)

 <State 233>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_44', mmult_accel.cpp:21) [521]  (7.61 ns)

 <State 234>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_44', mmult_accel.cpp:21) [521]  (7.61 ns)

 <State 235>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_44', mmult_accel.cpp:21) [521]  (7.61 ns)

 <State 236>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_44', mmult_accel.cpp:21) [521]  (7.61 ns)

 <State 237>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_44', mmult_accel.cpp:21) [521]  (7.61 ns)

 <State 238>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_45', mmult_accel.cpp:21) [527]  (7.61 ns)

 <State 239>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_45', mmult_accel.cpp:21) [527]  (7.61 ns)

 <State 240>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_45', mmult_accel.cpp:21) [527]  (7.61 ns)

 <State 241>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_45', mmult_accel.cpp:21) [527]  (7.61 ns)

 <State 242>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_45', mmult_accel.cpp:21) [527]  (7.61 ns)

 <State 243>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_46', mmult_accel.cpp:21) [533]  (7.61 ns)

 <State 244>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_46', mmult_accel.cpp:21) [533]  (7.61 ns)

 <State 245>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_46', mmult_accel.cpp:21) [533]  (7.61 ns)

 <State 246>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_46', mmult_accel.cpp:21) [533]  (7.61 ns)

 <State 247>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_46', mmult_accel.cpp:21) [533]  (7.61 ns)

 <State 248>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_47', mmult_accel.cpp:21) [539]  (7.61 ns)

 <State 249>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_47', mmult_accel.cpp:21) [539]  (7.61 ns)

 <State 250>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_47', mmult_accel.cpp:21) [539]  (7.61 ns)

 <State 251>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_47', mmult_accel.cpp:21) [539]  (7.61 ns)

 <State 252>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_47', mmult_accel.cpp:21) [539]  (7.61 ns)

 <State 253>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_48', mmult_accel.cpp:21) [545]  (7.61 ns)

 <State 254>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_48', mmult_accel.cpp:21) [545]  (7.61 ns)

 <State 255>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_48', mmult_accel.cpp:21) [545]  (7.61 ns)

 <State 256>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_48', mmult_accel.cpp:21) [545]  (7.61 ns)

 <State 257>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_48', mmult_accel.cpp:21) [545]  (7.61 ns)

 <State 258>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_49', mmult_accel.cpp:21) [551]  (7.61 ns)

 <State 259>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_49', mmult_accel.cpp:21) [551]  (7.61 ns)

 <State 260>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_49', mmult_accel.cpp:21) [551]  (7.61 ns)

 <State 261>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_49', mmult_accel.cpp:21) [551]  (7.61 ns)

 <State 262>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_49', mmult_accel.cpp:21) [551]  (7.61 ns)

 <State 263>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_50', mmult_accel.cpp:21) [557]  (7.61 ns)

 <State 264>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_50', mmult_accel.cpp:21) [557]  (7.61 ns)

 <State 265>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_50', mmult_accel.cpp:21) [557]  (7.61 ns)

 <State 266>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_50', mmult_accel.cpp:21) [557]  (7.61 ns)

 <State 267>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_50', mmult_accel.cpp:21) [557]  (7.61 ns)

 <State 268>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_51', mmult_accel.cpp:21) [563]  (7.61 ns)

 <State 269>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_51', mmult_accel.cpp:21) [563]  (7.61 ns)

 <State 270>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_51', mmult_accel.cpp:21) [563]  (7.61 ns)

 <State 271>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_51', mmult_accel.cpp:21) [563]  (7.61 ns)

 <State 272>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_51', mmult_accel.cpp:21) [563]  (7.61 ns)

 <State 273>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_52', mmult_accel.cpp:21) [569]  (7.61 ns)

 <State 274>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_52', mmult_accel.cpp:21) [569]  (7.61 ns)

 <State 275>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_52', mmult_accel.cpp:21) [569]  (7.61 ns)

 <State 276>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_52', mmult_accel.cpp:21) [569]  (7.61 ns)

 <State 277>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('sum_1_52', mmult_accel.cpp:21) [569]  (7.61 ns)

 <State 278>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[243] ('tmp', mmult_accel.cpp:22) [237]  (3.36 ns)
	'add' operation of DSP[243] ('tmp_1', mmult_accel.cpp:22) [243]  (3.02 ns)
	'getelementptr' operation ('out_addr', mmult_accel.cpp:22) [245]  (0 ns)
	'store' operation (mmult_accel.cpp:22) of variable 'sum_1_52', mmult_accel.cpp:21 on array 'out_r' [570]  (3.25 ns)

 <State 279>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
