initSidebarItems({"mod":[["awd1tr","ADC watchdog threshold register"],["awd2cr","ADC Analog Watchdog 2 Configuration register"],["awd2tr","ADC watchdog threshold register"],["awd3cr","ADC Analog Watchdog 3 Configuration register"],["awd3tr","ADC watchdog threshold register"],["calfact","ADC Calibration factor"],["ccr","ADC common configuration register"],["cfgr1","ADC configuration register 1"],["cfgr2","ADC configuration register 2"],["chselr0","channel selection register"],["chselr1","channel selection register"],["cr","ADC control register"],["dr","ADC data register"],["ier","ADC interrupt enable register"],["isr","ADC interrupt and status register"],["smpr","ADC sampling time register"]],"struct":[["RegisterBlock","Register block"]],"type":[["AWD1TR","AWD1TR register accessor: an alias for `Reg<AWD1TR_SPEC>`"],["AWD2CR","AWD2CR register accessor: an alias for `Reg<AWD2CR_SPEC>`"],["AWD2TR","AWD2TR register accessor: an alias for `Reg<AWD2TR_SPEC>`"],["AWD3CR","AWD3CR register accessor: an alias for `Reg<AWD3CR_SPEC>`"],["AWD3TR","AWD3TR register accessor: an alias for `Reg<AWD3TR_SPEC>`"],["CALFACT","CALFACT register accessor: an alias for `Reg<CALFACT_SPEC>`"],["CCR","CCR register accessor: an alias for `Reg<CCR_SPEC>`"],["CFGR1","CFGR1 register accessor: an alias for `Reg<CFGR1_SPEC>`"],["CFGR2","CFGR2 register accessor: an alias for `Reg<CFGR2_SPEC>`"],["CHSELR0","CHSELR0 register accessor: an alias for `Reg<CHSELR0_SPEC>`"],["CHSELR1","CHSELR1 register accessor: an alias for `Reg<CHSELR1_SPEC>`"],["CR","CR register accessor: an alias for `Reg<CR_SPEC>`"],["DR","DR register accessor: an alias for `Reg<DR_SPEC>`"],["IER","IER register accessor: an alias for `Reg<IER_SPEC>`"],["ISR","ISR register accessor: an alias for `Reg<ISR_SPEC>`"],["SMPR","SMPR register accessor: an alias for `Reg<SMPR_SPEC>`"]]});