$date
	Thu Sep 20 21:38:29 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testMultiplexer $end
$var reg 1 ! addr1 $end
$upscope $end
$scope module testMultiplexer $end
$var reg 1 " addr0 $end
$upscope $end
$scope module testMultiplexer $end
$var reg 1 # in3 $end
$upscope $end
$scope module testMultiplexer $end
$var reg 1 $ in2 $end
$upscope $end
$scope module testMultiplexer $end
$var reg 1 % in1 $end
$upscope $end
$scope module testMultiplexer $end
$var reg 1 & in0 $end
$upscope $end
$scope module testMultiplexer $end
$var wire 1 ' out $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
0&
x%
x$
x#
0"
0!
$end
#100000
0'
#1000000
1&
#1100000
1'
#2000000
x&
0%
1"
#2100000
x'
#2150000
0'
#3000000
1%
#3100000
1'
#4000000
x%
0$
0"
1!
#4100000
0'
#5000000
1$
#5100000
1'
#6000000
x$
0#
1"
#6100000
x'
#6150000
0'
#7000000
1#
#7100000
1'
#8000000
