{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573236224105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573236224106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  8 15:03:43 2019 " "Processing started: Fri Nov  8 15:03:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573236224106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236224106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_arm -c processor_arm " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_arm -c processor_arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236224106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573236224318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573236224318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/writeback.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/sl2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxs.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxs " "Found entity 1: muxs" {  } { { "muxs.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/muxs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "imem_tb.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/imem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "flopr_tb.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/flopr_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236237612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236237612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "dmem.vhd" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/dmem.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236238023 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/dmem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236238023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236238023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236238024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236238024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236238024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236238024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236238025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236238025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/aludec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236238026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236238026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236238026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236238026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_tb.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236238027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236238027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236238027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236238027 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "muxs.sv(4) " "Verilog HDL Instantiation warning at muxs.sv(4): instance has no name" {  } { { "muxs.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/muxs.sv" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1573236238030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_arm " "Elaborating entity \"processor_arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573236238094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "processor_arm.sv" "c" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:decPpal " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:decPpal\"" {  } { { "controller.sv" "decPpal" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/controller.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:decAlu " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:decAlu\"" {  } { { "controller.sv" "decAlu" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/controller.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "processor_arm.sv" "dp" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch datapath:dp\|fetch:FETCH " "Elaborating entity \"fetch\" for hierarchy \"datapath:dp\|fetch:FETCH\"" {  } { { "datapath.sv" "FETCH" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|fetch:FETCH\|mux2:fetchMux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|fetch:FETCH\|mux2:fetchMux\"" {  } { { "fetch.sv" "fetchMux" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/fetch.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|fetch:FETCH\|flopr:fetchFlopr " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|fetch:FETCH\|flopr:fetchFlopr\"" {  } { { "fetch.sv" "fetchFlopr" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/fetch.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|fetch:FETCH\|adder:fetchAdder " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|fetch:FETCH\|adder:fetchAdder\"" {  } { { "fetch.sv" "fetchAdder" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/fetch.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:IF_ID " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:IF_ID\"" {  } { { "datapath.sv" "IF_ID" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode datapath:dp\|decode:DECODE " "Elaborating entity \"decode\" for hierarchy \"datapath:dp\|decode:DECODE\"" {  } { { "datapath.sv" "DECODE" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/datapath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|decode:DECODE\|mux2:ra2mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|decode:DECODE\|mux2:ra2mux\"" {  } { { "decode.sv" "ra2mux" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/decode.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|decode:DECODE\|regfile:registers " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|decode:DECODE\|regfile:registers\"" {  } { { "decode.sv" "registers" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/decode.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|decode:DECODE\|signext:ext " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|decode:DECODE\|signext:ext\"" {  } { { "decode.sv" "ext" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/decode.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238117 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "signext.sv(15) " "Verilog HDL Casex/Casez warning at signext.sv(15): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "signext.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/signext.sv" 15 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1573236238118 "|processor_arm|datapath:dp|decode:DECODE|signext:ext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:ID_EX " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:ID_EX\"" {  } { { "datapath.sv" "ID_EX" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/datapath.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute datapath:dp\|execute:EXECUTE " "Elaborating entity \"execute\" for hierarchy \"datapath:dp\|execute:EXECUTE\"" {  } { { "datapath.sv" "EXECUTE" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/datapath.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|execute:EXECUTE\|alu:execAlu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|execute:EXECUTE\|alu:execAlu\"" {  } { { "execute.sv" "execAlu" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/execute.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 datapath:dp\|execute:EXECUTE\|sl2:execShift " "Elaborating entity \"sl2\" for hierarchy \"datapath:dp\|execute:EXECUTE\|sl2:execShift\"" {  } { { "execute.sv" "execShift" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/execute.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:EX_MEM " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:EX_MEM\"" {  } { { "datapath.sv" "EX_MEM" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/datapath.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:dp\|memory:MEMORY " "Elaborating entity \"memory\" for hierarchy \"datapath:dp\|memory:MEMORY\"" {  } { { "datapath.sv" "MEMORY" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/datapath.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:MEM_WB " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:MEM_WB\"" {  } { { "datapath.sv" "MEM_WB" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/datapath.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback datapath:dp\|writeback:WRITEBACK " "Elaborating entity \"writeback\" for hierarchy \"datapath:dp\|writeback:WRITEBACK\"" {  } { { "datapath.sv" "WRITEBACK" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/datapath.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instrMem " "Elaborating entity \"imem\" for hierarchy \"imem:instrMem\"" {  } { { "processor_arm.sv" "instrMem" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238134 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 imem.sv(50) " "Net \"ROM.data_a\" at imem.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/imem.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573236238134 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 imem.sv(50) " "Net \"ROM.waddr_a\" at imem.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/imem.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573236238135 "|processor_arm|imem:instrMem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 imem.sv(50) " "Net \"ROM.we_a\" at imem.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/imem.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573236238135 "|processor_arm|imem:instrMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dataMem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dataMem\"" {  } { { "processor_arm.sv" "dataMem" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:IF_ID_TOP " "Elaborating entity \"flopr\" for hierarchy \"flopr:IF_ID_TOP\"" {  } { { "processor_arm.sv" "IF_ID_TOP" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236238160 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "datapath:dp\|decode:DECODE\|regfile:registers\|regFile_rtl_0 " "Inferred RAM node \"datapath:dp\|decode:DECODE\|regfile:registers\|regFile_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1573236239696 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dmem:dataMem\|mem_rtl_0 " "Inferred RAM node \"dmem:dataMem\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1573236239702 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|decode:DECODE\|regfile:registers\|regFile " "RAM logic \"datapath:dp\|decode:DECODE\|regfile:registers\|regFile\" is uninferred due to asynchronous read logic" {  } { { "regfile.sv" "regFile" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/regfile.sv" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573236239710 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "imem:instrMem\|ROM " "RAM logic \"imem:instrMem\|ROM\" is uninferred due to asynchronous read logic" {  } { { "imem.sv" "ROM" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/imem.sv" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573236239710 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1573236239710 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:dp\|decode:DECODE\|regfile:registers\|regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:dp\|decode:DECODE\|regfile:registers\|regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processor_arm.ram0_regfile_4c9f4da2.hdl.mif " "Parameter INIT_FILE set to db/processor_arm.ram0_regfile_4c9f4da2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem:dataMem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem:dataMem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573236240593 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573236240593 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573236240593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:dataMem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"dmem:dataMem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236240663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:dataMem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"dmem:dataMem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240663 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573236240663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iig1 " "Found entity 1: altsyncram_iig1" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236240721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236240721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:regFile_rtl_0 " "Elaborated megafunction instantiation \"datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236240729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:regFile_rtl_0 " "Instantiated megafunction \"datapath:dp\|decode:DECODE\|regfile:registers\|altsyncram:regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processor_arm.ram0_regfile_4c9f4da2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processor_arm.ram0_regfile_4c9f4da2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573236240729 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573236240729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jmh1 " "Found entity 1: altsyncram_jmh1" {  } { { "db/altsyncram_jmh1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_jmh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573236240781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236240781 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a0 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a1 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 65 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a2 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 93 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a3 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a4 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a5 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a6 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a7 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a8 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a9 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a10 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 317 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a11 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a12 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a13 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a14 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 429 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a15 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 457 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a16 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a17 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 513 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a18 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a19 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 569 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a20 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a21 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 625 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a22 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a23 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a24 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a25 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 737 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a26 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a27 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 793 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a28 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a29 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 849 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a30 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 877 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a31 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 905 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a32 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 933 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a33 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a34 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 989 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a35 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1017 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a36 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1045 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a37 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a38 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1101 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a39 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1129 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a40 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1157 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a41 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1185 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a42 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1213 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a43 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1241 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a44 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1269 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a45 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1297 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a46 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1325 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a47 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1353 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a48 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1381 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a49 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1409 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a50 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1437 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a51 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1465 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a52 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1493 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a53 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1521 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a54 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1549 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a55 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1577 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a56 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1605 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a57 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1633 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a58 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1661 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a59 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1689 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a60 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1717 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a61 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1745 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a62 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1773 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a63 " "Synthesized away node \"dmem:dataMem\|altsyncram:mem_rtl_0\|altsyncram_iig1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_iig1.tdf" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/db/altsyncram_iig1.tdf" 1801 2 0 } } { "altsyncram.tdf" "" { Text "/home/santiago/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 59 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236241067 "|processor_arm|dmem:dataMem|altsyncram:mem_rtl_0|altsyncram_iig1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1573236241067 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1573236241067 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573236242616 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "310 " "310 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573236244783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573236245221 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573236245221 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dump " "No output dependent on input pin \"dump\"" {  } { { "processor_arm.sv" "" { Text "/home/santiago/Escritorio/Arquitectura del Computador/LAB1-2019/Arqui2019/processor_arm.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573236245580 "|processor_arm|dump"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573236245580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4849 " "Implemented 4849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573236245581 ""} { "Info" "ICUT_CUT_TM_OPINS" "129 " "Implemented 129 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573236245581 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4653 " "Implemented 4653 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573236245581 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573236245581 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573236245581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1020 " "Peak virtual memory: 1020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573236245600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  8 15:04:05 2019 " "Processing ended: Fri Nov  8 15:04:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573236245600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573236245600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573236245600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573236245600 ""}
