Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Nov 30 15:13:00 2025
| Host         : LAPTOP-54NUE9F1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                22          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  123         
TIMING-16  Warning           Large setup violation                                      505         
TIMING-18  Warning           Missing input or output delay                              28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (5)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.014     -749.556                    526                 4662        0.175        0.000                      0                 4662        3.750        0.000                       0                   589  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort            -2.014     -749.556                    526                 4662        0.175        0.000                      0                 4662        3.750        0.000                       0                   589  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ClkPort                     
(none)                      ClkPort       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :          526  Failing Endpoints,  Worst Slack       -2.014ns,  Total Violation     -749.556ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r2_1792_1919_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 2.723ns (24.294%)  route 8.486ns (75.706%))
  Logic Levels:           14  (LUT6=11 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.708     5.310    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  vbc/p1_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  vbc/p1_x_reg[6]/Q
                         net (fo=20, routed)          0.869     6.635    vbc/p1_x_reg[9]_0[5]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  vbc/p1_x[7]_i_5/O
                         net (fo=1, routed)           0.154     6.913    vbc/p1_x[7]_i_5_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.037 r  vbc/p1_x[7]_i_3/O
                         net (fo=2, routed)           0.578     7.615    vbc/p1_x[7]_i_3_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.739 r  vbc/p1_x[7]_i_1/O
                         net (fo=5, routed)           0.531     8.271    vbc/p1_next_x[7]
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_comp/O
                         net (fo=98, routed)          0.618     9.013    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.137 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5/O
                         net (fo=99, routed)          0.431     9.568    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.692 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.305     9.997    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I4_O)        0.124    10.121 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.417    10.538    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.124    10.662 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          1.539    12.201    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPRA0
    SLICE_X10Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.325 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.325    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPO1
    SLICE_X10Y102        MUXF7 (Prop_muxf7_I1_O)      0.214    12.539 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/F7.DP/O
                         net (fo=1, routed)           0.774    13.314    vbc/p1_trail_grid_reg_r4_2560_2687_0_0_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.297    13.611 f  vbc/p1_y[9]_i_29/O
                         net (fo=1, routed)           0.000    13.611    vbc/p1_y[9]_i_29_n_0
    SLICE_X9Y102         MUXF7 (Prop_muxf7_I1_O)      0.217    13.828 f  vbc/p1_y_reg[9]_i_14/O
                         net (fo=1, routed)           0.795    14.622    vbc/p1_y_reg[9]_i_14_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I3_O)        0.299    14.921 f  vbc/p1_y[9]_i_5/O
                         net (fo=6, routed)           0.354    15.276    vbc/p1_y[9]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124    15.400 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=200, routed)         1.119    16.519    vbc/p2_trail_grid_reg_r2_1792_1919_0_0/D
    SLICE_X6Y111         RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_1792_1919_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.584    15.006    vbc/p2_trail_grid_reg_r2_1792_1919_0_0/WCLK
    SLICE_X6Y111         RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_1792_1919_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X6Y111         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.505    vbc/p2_trail_grid_reg_r2_1792_1919_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -16.519    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -1.987ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r2_896_1023_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.119ns  (logic 2.723ns (24.489%)  route 8.396ns (75.511%))
  Logic Levels:           14  (LUT6=11 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.708     5.310    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  vbc/p1_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  vbc/p1_x_reg[6]/Q
                         net (fo=20, routed)          0.869     6.635    vbc/p1_x_reg[9]_0[5]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  vbc/p1_x[7]_i_5/O
                         net (fo=1, routed)           0.154     6.913    vbc/p1_x[7]_i_5_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.037 r  vbc/p1_x[7]_i_3/O
                         net (fo=2, routed)           0.578     7.615    vbc/p1_x[7]_i_3_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.739 r  vbc/p1_x[7]_i_1/O
                         net (fo=5, routed)           0.531     8.271    vbc/p1_next_x[7]
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_comp/O
                         net (fo=98, routed)          0.618     9.013    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.137 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5/O
                         net (fo=99, routed)          0.431     9.568    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.692 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.305     9.997    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I4_O)        0.124    10.121 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.417    10.538    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.124    10.662 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          1.539    12.201    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPRA0
    SLICE_X10Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.325 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.325    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPO1
    SLICE_X10Y102        MUXF7 (Prop_muxf7_I1_O)      0.214    12.539 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/F7.DP/O
                         net (fo=1, routed)           0.774    13.314    vbc/p1_trail_grid_reg_r4_2560_2687_0_0_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.297    13.611 f  vbc/p1_y[9]_i_29/O
                         net (fo=1, routed)           0.000    13.611    vbc/p1_y[9]_i_29_n_0
    SLICE_X9Y102         MUXF7 (Prop_muxf7_I1_O)      0.217    13.828 f  vbc/p1_y_reg[9]_i_14/O
                         net (fo=1, routed)           0.795    14.622    vbc/p1_y_reg[9]_i_14_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I3_O)        0.299    14.921 f  vbc/p1_y[9]_i_5/O
                         net (fo=6, routed)           0.357    15.278    vbc/p1_y[9]_i_5_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.124    15.402 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_1/O
                         net (fo=96, routed)          1.028    16.430    vbc/p1_trail_grid_reg_r2_896_1023_0_0/D
    SLICE_X6Y88          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_896_1023_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.600    15.023    vbc/p1_trail_grid_reg_r2_896_1023_0_0/WCLK
    SLICE_X6Y88          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_896_1023_0_0/DP.HIGH/CLK
                         clock pessimism              0.180    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X6Y88          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.442    vbc/p1_trail_grid_reg_r2_896_1023_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                         -16.430    
  -------------------------------------------------------------------
                         slack                                 -1.987    

Slack (VIOLATED) :        -1.986ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r2_1280_1407_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.119ns  (logic 2.723ns (24.490%)  route 8.396ns (75.510%))
  Logic Levels:           14  (LUT6=11 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.708     5.310    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  vbc/p1_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  vbc/p1_x_reg[6]/Q
                         net (fo=20, routed)          0.869     6.635    vbc/p1_x_reg[9]_0[5]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  vbc/p1_x[7]_i_5/O
                         net (fo=1, routed)           0.154     6.913    vbc/p1_x[7]_i_5_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.037 r  vbc/p1_x[7]_i_3/O
                         net (fo=2, routed)           0.578     7.615    vbc/p1_x[7]_i_3_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.739 r  vbc/p1_x[7]_i_1/O
                         net (fo=5, routed)           0.531     8.271    vbc/p1_next_x[7]
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_comp/O
                         net (fo=98, routed)          0.618     9.013    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.137 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5/O
                         net (fo=99, routed)          0.431     9.568    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.692 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.305     9.997    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I4_O)        0.124    10.121 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.417    10.538    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.124    10.662 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          1.539    12.201    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPRA0
    SLICE_X10Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.325 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.325    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPO1
    SLICE_X10Y102        MUXF7 (Prop_muxf7_I1_O)      0.214    12.539 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/F7.DP/O
                         net (fo=1, routed)           0.774    13.314    vbc/p1_trail_grid_reg_r4_2560_2687_0_0_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.297    13.611 f  vbc/p1_y[9]_i_29/O
                         net (fo=1, routed)           0.000    13.611    vbc/p1_y[9]_i_29_n_0
    SLICE_X9Y102         MUXF7 (Prop_muxf7_I1_O)      0.217    13.828 f  vbc/p1_y_reg[9]_i_14/O
                         net (fo=1, routed)           0.795    14.622    vbc/p1_y_reg[9]_i_14_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I3_O)        0.299    14.921 f  vbc/p1_y[9]_i_5/O
                         net (fo=6, routed)           0.357    15.278    vbc/p1_y[9]_i_5_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.124    15.402 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_1/O
                         net (fo=96, routed)          1.027    16.429    vbc/p1_trail_grid_reg_r2_1280_1407_0_0/D
    SLICE_X6Y89          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_1280_1407_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.601    15.024    vbc/p1_trail_grid_reg_r2_1280_1407_0_0/WCLK
    SLICE_X6Y89          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_1280_1407_0_0/DP.HIGH/CLK
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X6Y89          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.443    vbc/p1_trail_grid_reg_r2_1280_1407_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                         -16.429    
  -------------------------------------------------------------------
                         slack                                 -1.986    

Slack (VIOLATED) :        -1.983ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r2_384_511_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.097ns  (logic 2.723ns (24.539%)  route 8.374ns (75.461%))
  Logic Levels:           14  (LUT6=11 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.708     5.310    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  vbc/p1_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  vbc/p1_x_reg[6]/Q
                         net (fo=20, routed)          0.869     6.635    vbc/p1_x_reg[9]_0[5]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  vbc/p1_x[7]_i_5/O
                         net (fo=1, routed)           0.154     6.913    vbc/p1_x[7]_i_5_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.037 r  vbc/p1_x[7]_i_3/O
                         net (fo=2, routed)           0.578     7.615    vbc/p1_x[7]_i_3_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.739 r  vbc/p1_x[7]_i_1/O
                         net (fo=5, routed)           0.531     8.271    vbc/p1_next_x[7]
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_comp/O
                         net (fo=98, routed)          0.618     9.013    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.137 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5/O
                         net (fo=99, routed)          0.431     9.568    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.692 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.305     9.997    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I4_O)        0.124    10.121 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.417    10.538    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.124    10.662 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          1.539    12.201    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPRA0
    SLICE_X10Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.325 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.325    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPO1
    SLICE_X10Y102        MUXF7 (Prop_muxf7_I1_O)      0.214    12.539 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/F7.DP/O
                         net (fo=1, routed)           0.774    13.314    vbc/p1_trail_grid_reg_r4_2560_2687_0_0_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.297    13.611 f  vbc/p1_y[9]_i_29/O
                         net (fo=1, routed)           0.000    13.611    vbc/p1_y[9]_i_29_n_0
    SLICE_X9Y102         MUXF7 (Prop_muxf7_I1_O)      0.217    13.828 f  vbc/p1_y_reg[9]_i_14/O
                         net (fo=1, routed)           0.795    14.622    vbc/p1_y_reg[9]_i_14_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I3_O)        0.299    14.921 f  vbc/p1_y[9]_i_5/O
                         net (fo=6, routed)           0.354    15.276    vbc/p1_y[9]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124    15.400 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=200, routed)         1.007    16.407    vbc/p2_trail_grid_reg_r2_384_511_0_0/D
    SLICE_X8Y113         RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_384_511_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.503    14.925    vbc/p2_trail_grid_reg_r2_384_511_0_0/WCLK
    SLICE_X8Y113         RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_384_511_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X8Y113         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.424    vbc/p2_trail_grid_reg_r2_384_511_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -16.407    
  -------------------------------------------------------------------
                         slack                                 -1.983    

Slack (VIOLATED) :        -1.977ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r2_512_639_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.093ns  (logic 2.723ns (24.546%)  route 8.370ns (75.454%))
  Logic Levels:           14  (LUT6=11 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.708     5.310    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  vbc/p1_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  vbc/p1_x_reg[6]/Q
                         net (fo=20, routed)          0.869     6.635    vbc/p1_x_reg[9]_0[5]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  vbc/p1_x[7]_i_5/O
                         net (fo=1, routed)           0.154     6.913    vbc/p1_x[7]_i_5_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.037 r  vbc/p1_x[7]_i_3/O
                         net (fo=2, routed)           0.578     7.615    vbc/p1_x[7]_i_3_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.739 r  vbc/p1_x[7]_i_1/O
                         net (fo=5, routed)           0.531     8.271    vbc/p1_next_x[7]
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_comp/O
                         net (fo=98, routed)          0.618     9.013    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.137 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5/O
                         net (fo=99, routed)          0.431     9.568    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.692 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.305     9.997    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I4_O)        0.124    10.121 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.417    10.538    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.124    10.662 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          1.539    12.201    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPRA0
    SLICE_X10Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.325 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.325    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPO1
    SLICE_X10Y102        MUXF7 (Prop_muxf7_I1_O)      0.214    12.539 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/F7.DP/O
                         net (fo=1, routed)           0.774    13.314    vbc/p1_trail_grid_reg_r4_2560_2687_0_0_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.297    13.611 f  vbc/p1_y[9]_i_29/O
                         net (fo=1, routed)           0.000    13.611    vbc/p1_y[9]_i_29_n_0
    SLICE_X9Y102         MUXF7 (Prop_muxf7_I1_O)      0.217    13.828 f  vbc/p1_y_reg[9]_i_14/O
                         net (fo=1, routed)           0.795    14.622    vbc/p1_y_reg[9]_i_14_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I3_O)        0.299    14.921 f  vbc/p1_y[9]_i_5/O
                         net (fo=6, routed)           0.354    15.276    vbc/p1_y[9]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124    15.400 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=200, routed)         1.004    16.404    vbc/p2_trail_grid_reg_r2_512_639_0_0/D
    SLICE_X12Y109        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_512_639_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.506    14.928    vbc/p2_trail_grid_reg_r2_512_639_0_0/WCLK
    SLICE_X12Y109        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_512_639_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X12Y109        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.427    vbc/p2_trail_grid_reg_r2_512_639_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.427    
                         arrival time                         -16.404    
  -------------------------------------------------------------------
                         slack                                 -1.977    

Slack (VIOLATED) :        -1.965ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r2_0_127_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.083ns  (logic 2.723ns (24.570%)  route 8.360ns (75.430%))
  Logic Levels:           14  (LUT6=11 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.708     5.310    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  vbc/p1_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  vbc/p1_x_reg[6]/Q
                         net (fo=20, routed)          0.869     6.635    vbc/p1_x_reg[9]_0[5]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  vbc/p1_x[7]_i_5/O
                         net (fo=1, routed)           0.154     6.913    vbc/p1_x[7]_i_5_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.037 r  vbc/p1_x[7]_i_3/O
                         net (fo=2, routed)           0.578     7.615    vbc/p1_x[7]_i_3_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.739 r  vbc/p1_x[7]_i_1/O
                         net (fo=5, routed)           0.531     8.271    vbc/p1_next_x[7]
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_comp/O
                         net (fo=98, routed)          0.618     9.013    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.137 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5/O
                         net (fo=99, routed)          0.431     9.568    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.692 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.305     9.997    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I4_O)        0.124    10.121 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.417    10.538    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.124    10.662 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          1.539    12.201    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPRA0
    SLICE_X10Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.325 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.325    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPO1
    SLICE_X10Y102        MUXF7 (Prop_muxf7_I1_O)      0.214    12.539 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/F7.DP/O
                         net (fo=1, routed)           0.774    13.314    vbc/p1_trail_grid_reg_r4_2560_2687_0_0_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.297    13.611 f  vbc/p1_y[9]_i_29/O
                         net (fo=1, routed)           0.000    13.611    vbc/p1_y[9]_i_29_n_0
    SLICE_X9Y102         MUXF7 (Prop_muxf7_I1_O)      0.217    13.828 f  vbc/p1_y_reg[9]_i_14/O
                         net (fo=1, routed)           0.795    14.622    vbc/p1_y_reg[9]_i_14_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I3_O)        0.299    14.921 f  vbc/p1_y[9]_i_5/O
                         net (fo=6, routed)           0.354    15.276    vbc/p1_y[9]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124    15.400 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=200, routed)         0.993    16.393    vbc/p2_trail_grid_reg_r2_0_127_0_0/D
    SLICE_X10Y112        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_0_127_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.507    14.929    vbc/p2_trail_grid_reg_r2_0_127_0_0/WCLK
    SLICE_X10Y112        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_0_127_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X10Y112        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.428    vbc/p2_trail_grid_reg_r2_0_127_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -16.393    
  -------------------------------------------------------------------
                         slack                                 -1.965    

Slack (VIOLATED) :        -1.947ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r2_2816_2943_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.065ns  (logic 2.723ns (24.608%)  route 8.342ns (75.392%))
  Logic Levels:           14  (LUT6=11 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.708     5.310    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  vbc/p1_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  vbc/p1_x_reg[6]/Q
                         net (fo=20, routed)          0.869     6.635    vbc/p1_x_reg[9]_0[5]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  vbc/p1_x[7]_i_5/O
                         net (fo=1, routed)           0.154     6.913    vbc/p1_x[7]_i_5_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.037 r  vbc/p1_x[7]_i_3/O
                         net (fo=2, routed)           0.578     7.615    vbc/p1_x[7]_i_3_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.739 r  vbc/p1_x[7]_i_1/O
                         net (fo=5, routed)           0.531     8.271    vbc/p1_next_x[7]
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_comp/O
                         net (fo=98, routed)          0.618     9.013    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.137 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5/O
                         net (fo=99, routed)          0.431     9.568    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.692 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.305     9.997    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I4_O)        0.124    10.121 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.417    10.538    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.124    10.662 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          1.539    12.201    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPRA0
    SLICE_X10Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.325 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.325    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPO1
    SLICE_X10Y102        MUXF7 (Prop_muxf7_I1_O)      0.214    12.539 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/F7.DP/O
                         net (fo=1, routed)           0.774    13.314    vbc/p1_trail_grid_reg_r4_2560_2687_0_0_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.297    13.611 f  vbc/p1_y[9]_i_29/O
                         net (fo=1, routed)           0.000    13.611    vbc/p1_y[9]_i_29_n_0
    SLICE_X9Y102         MUXF7 (Prop_muxf7_I1_O)      0.217    13.828 f  vbc/p1_y_reg[9]_i_14/O
                         net (fo=1, routed)           0.795    14.622    vbc/p1_y_reg[9]_i_14_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I3_O)        0.299    14.921 f  vbc/p1_y[9]_i_5/O
                         net (fo=6, routed)           0.354    15.276    vbc/p1_y[9]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124    15.400 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=200, routed)         0.976    16.376    vbc/p2_trail_grid_reg_r2_2816_2943_0_0/D
    SLICE_X10Y111        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_2816_2943_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.508    14.930    vbc/p2_trail_grid_reg_r2_2816_2943_0_0/WCLK
    SLICE_X10Y111        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_2816_2943_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X10Y111        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.429    vbc/p2_trail_grid_reg_r2_2816_2943_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.429    
                         arrival time                         -16.376    
  -------------------------------------------------------------------
                         slack                                 -1.947    

Slack (VIOLATED) :        -1.946ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r2_1408_1535_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.002ns  (logic 2.723ns (24.749%)  route 8.279ns (75.251%))
  Logic Levels:           14  (LUT6=11 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.708     5.310    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  vbc/p1_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  vbc/p1_x_reg[6]/Q
                         net (fo=20, routed)          0.869     6.635    vbc/p1_x_reg[9]_0[5]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  vbc/p1_x[7]_i_5/O
                         net (fo=1, routed)           0.154     6.913    vbc/p1_x[7]_i_5_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.037 r  vbc/p1_x[7]_i_3/O
                         net (fo=2, routed)           0.578     7.615    vbc/p1_x[7]_i_3_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.739 r  vbc/p1_x[7]_i_1/O
                         net (fo=5, routed)           0.531     8.271    vbc/p1_next_x[7]
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_comp/O
                         net (fo=98, routed)          0.618     9.013    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.137 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5/O
                         net (fo=99, routed)          0.431     9.568    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.692 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.305     9.997    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I4_O)        0.124    10.121 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.417    10.538    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.124    10.662 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          1.539    12.201    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPRA0
    SLICE_X10Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.325 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.325    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPO1
    SLICE_X10Y102        MUXF7 (Prop_muxf7_I1_O)      0.214    12.539 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/F7.DP/O
                         net (fo=1, routed)           0.774    13.314    vbc/p1_trail_grid_reg_r4_2560_2687_0_0_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.297    13.611 f  vbc/p1_y[9]_i_29/O
                         net (fo=1, routed)           0.000    13.611    vbc/p1_y[9]_i_29_n_0
    SLICE_X9Y102         MUXF7 (Prop_muxf7_I1_O)      0.217    13.828 f  vbc/p1_y_reg[9]_i_14/O
                         net (fo=1, routed)           0.795    14.622    vbc/p1_y_reg[9]_i_14_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I3_O)        0.299    14.921 f  vbc/p1_y[9]_i_5/O
                         net (fo=6, routed)           0.357    15.278    vbc/p1_y[9]_i_5_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I4_O)        0.124    15.402 r  vbc/p1_trail_grid_reg_r2_0_127_0_0_i_1/O
                         net (fo=96, routed)          0.911    16.313    vbc/p1_trail_grid_reg_r2_1408_1535_0_0/D
    SLICE_X8Y93          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_1408_1535_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.524    14.947    vbc/p1_trail_grid_reg_r2_1408_1535_0_0/WCLK
    SLICE_X8Y93          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_1408_1535_0_0/DP.HIGH/CLK
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.035    15.091    
    SLICE_X8Y93          RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.366    vbc/p1_trail_grid_reg_r2_1408_1535_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -16.313    
  -------------------------------------------------------------------
                         slack                                 -1.946    

Slack (VIOLATED) :        -1.899ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r2_768_895_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.013ns  (logic 2.723ns (24.724%)  route 8.290ns (75.276%))
  Logic Levels:           14  (LUT6=11 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.708     5.310    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  vbc/p1_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  vbc/p1_x_reg[6]/Q
                         net (fo=20, routed)          0.869     6.635    vbc/p1_x_reg[9]_0[5]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  vbc/p1_x[7]_i_5/O
                         net (fo=1, routed)           0.154     6.913    vbc/p1_x[7]_i_5_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.037 r  vbc/p1_x[7]_i_3/O
                         net (fo=2, routed)           0.578     7.615    vbc/p1_x[7]_i_3_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.739 r  vbc/p1_x[7]_i_1/O
                         net (fo=5, routed)           0.531     8.271    vbc/p1_next_x[7]
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_comp/O
                         net (fo=98, routed)          0.618     9.013    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.137 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5/O
                         net (fo=99, routed)          0.431     9.568    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.692 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.305     9.997    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I4_O)        0.124    10.121 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.417    10.538    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.124    10.662 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          1.539    12.201    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPRA0
    SLICE_X10Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.325 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.325    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPO1
    SLICE_X10Y102        MUXF7 (Prop_muxf7_I1_O)      0.214    12.539 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/F7.DP/O
                         net (fo=1, routed)           0.774    13.314    vbc/p1_trail_grid_reg_r4_2560_2687_0_0_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.297    13.611 f  vbc/p1_y[9]_i_29/O
                         net (fo=1, routed)           0.000    13.611    vbc/p1_y[9]_i_29_n_0
    SLICE_X9Y102         MUXF7 (Prop_muxf7_I1_O)      0.217    13.828 f  vbc/p1_y_reg[9]_i_14/O
                         net (fo=1, routed)           0.795    14.622    vbc/p1_y_reg[9]_i_14_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I3_O)        0.299    14.921 f  vbc/p1_y[9]_i_5/O
                         net (fo=6, routed)           0.354    15.276    vbc/p1_y[9]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124    15.400 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=200, routed)         0.924    16.324    vbc/p2_trail_grid_reg_r2_768_895_0_0/D
    SLICE_X8Y112         RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_768_895_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.504    14.926    vbc/p2_trail_grid_reg_r2_768_895_0_0/WCLK
    SLICE_X8Y112         RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_768_895_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X8Y112         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.425    vbc/p2_trail_grid_reg_r2_768_895_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                 -1.899    

Slack (VIOLATED) :        -1.891ns  (required time - arrival time)
  Source:                 vbc/p1_x_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r2_2560_2687_0_0/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        11.004ns  (logic 2.723ns (24.745%)  route 8.281ns (75.255%))
  Logic Levels:           14  (LUT6=11 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.708     5.310    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y107         FDSE                                         r  vbc/p1_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  vbc/p1_x_reg[6]/Q
                         net (fo=20, routed)          0.869     6.635    vbc/p1_x_reg[9]_0[5]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  vbc/p1_x[7]_i_5/O
                         net (fo=1, routed)           0.154     6.913    vbc/p1_x[7]_i_5_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.124     7.037 r  vbc/p1_x[7]_i_3/O
                         net (fo=2, routed)           0.578     7.615    vbc/p1_x[7]_i_3_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.124     7.739 r  vbc/p1_x[7]_i_1/O
                         net (fo=5, routed)           0.531     8.271    vbc/p1_next_x[7]
    SLICE_X3Y106         LUT6 (Prop_lut6_I2_O)        0.124     8.395 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_comp/O
                         net (fo=98, routed)          0.618     9.013    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_3_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I0_O)        0.124     9.137 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5/O
                         net (fo=99, routed)          0.431     9.568    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_5_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I5_O)        0.124     9.692 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_13/O
                         net (fo=98, routed)          0.305     9.997    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_6_n_0
    SLICE_X7Y105         LUT6 (Prop_lut6_I4_O)        0.124    10.121 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7/O
                         net (fo=97, routed)          0.417    10.538    vbc/p1_trail_grid_reg_r4_0_127_0_0_i_7_n_0
    SLICE_X5Y105         LUT6 (Prop_lut6_I3_O)        0.124    10.662 r  vbc/p1_trail_grid_reg_r4_0_127_0_0_i_8/O
                         net (fo=96, routed)          1.539    12.201    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPRA0
    SLICE_X10Y102        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    12.325 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    12.325    vbc/p1_trail_grid_reg_r4_2560_2687_0_0/DPO1
    SLICE_X10Y102        MUXF7 (Prop_muxf7_I1_O)      0.214    12.539 f  vbc/p1_trail_grid_reg_r4_2560_2687_0_0/F7.DP/O
                         net (fo=1, routed)           0.774    13.314    vbc/p1_trail_grid_reg_r4_2560_2687_0_0_n_0
    SLICE_X9Y102         LUT6 (Prop_lut6_I5_O)        0.297    13.611 f  vbc/p1_y[9]_i_29/O
                         net (fo=1, routed)           0.000    13.611    vbc/p1_y[9]_i_29_n_0
    SLICE_X9Y102         MUXF7 (Prop_muxf7_I1_O)      0.217    13.828 f  vbc/p1_y_reg[9]_i_14/O
                         net (fo=1, routed)           0.795    14.622    vbc/p1_y_reg[9]_i_14_n_0
    SLICE_X9Y100         LUT6 (Prop_lut6_I3_O)        0.299    14.921 f  vbc/p1_y[9]_i_5/O
                         net (fo=6, routed)           0.354    15.276    vbc/p1_y[9]_i_5_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I0_O)        0.124    15.400 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_1/O
                         net (fo=200, routed)         0.915    16.315    vbc/p2_trail_grid_reg_r2_2560_2687_0_0/D
    SLICE_X8Y114         RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_2560_2687_0_0/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.503    14.925    vbc/p2_trail_grid_reg_r2_2560_2687_0_0/WCLK
    SLICE_X8Y114         RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_2560_2687_0_0/DP.HIGH/CLK
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X8Y114         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    14.424    vbc/p2_trail_grid_reg_r2_2560_2687_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -16.315    
  -------------------------------------------------------------------
                         slack                                 -1.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vbc/game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/score_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.188%)  route 0.397ns (73.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.576     1.495    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  vbc/game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  vbc/game_over_reg/Q
                         net (fo=6, routed)           0.397     2.034    vbc/game_over_reg_n_0
    SLICE_X3Y108         FDRE                                         r  vbc/score_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.870     2.035    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  vbc/score_reg[0]/C
                         clock pessimism             -0.245     1.789    
    SLICE_X3Y108         FDRE (Hold_fdre_C_D)         0.070     1.859    vbc/score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vbc/reset_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_2432_2559_0_0/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.035%)  route 0.502ns (72.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.575     1.494    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y96         FDRE                                         r  vbc/reset_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  vbc/reset_counter_reg[4]/Q
                         net (fo=5, routed)           0.172     1.808    vbc/reset_counter_reg[4]
    SLICE_X11Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.853 r  vbc/p1_trail_grid_reg_r1_0_127_0_0_i_5/O
                         net (fo=294, routed)         0.330     2.182    vbc/p1_trail_grid_reg_r4_2432_2559_0_0/A4
    SLICE_X8Y100         RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2432_2559_0_0/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.841     2.006    vbc/p1_trail_grid_reg_r4_2432_2559_0_0/WCLK
    SLICE_X8Y100         RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2432_2559_0_0/DP.HIGH/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.960    vbc/p1_trail_grid_reg_r4_2432_2559_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vbc/reset_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_2432_2559_0_0/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.035%)  route 0.502ns (72.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.575     1.494    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y96         FDRE                                         r  vbc/reset_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  vbc/reset_counter_reg[4]/Q
                         net (fo=5, routed)           0.172     1.808    vbc/reset_counter_reg[4]
    SLICE_X11Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.853 r  vbc/p1_trail_grid_reg_r1_0_127_0_0_i_5/O
                         net (fo=294, routed)         0.330     2.182    vbc/p1_trail_grid_reg_r4_2432_2559_0_0/A4
    SLICE_X8Y100         RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2432_2559_0_0/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.841     2.006    vbc/p1_trail_grid_reg_r4_2432_2559_0_0/WCLK
    SLICE_X8Y100         RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2432_2559_0_0/DP.LOW/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.960    vbc/p1_trail_grid_reg_r4_2432_2559_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vbc/reset_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_2432_2559_0_0/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.035%)  route 0.502ns (72.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.575     1.494    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y96         FDRE                                         r  vbc/reset_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  vbc/reset_counter_reg[4]/Q
                         net (fo=5, routed)           0.172     1.808    vbc/reset_counter_reg[4]
    SLICE_X11Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.853 r  vbc/p1_trail_grid_reg_r1_0_127_0_0_i_5/O
                         net (fo=294, routed)         0.330     2.182    vbc/p1_trail_grid_reg_r4_2432_2559_0_0/A4
    SLICE_X8Y100         RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2432_2559_0_0/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.841     2.006    vbc/p1_trail_grid_reg_r4_2432_2559_0_0/WCLK
    SLICE_X8Y100         RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2432_2559_0_0/SP.HIGH/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.960    vbc/p1_trail_grid_reg_r4_2432_2559_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vbc/reset_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p1_trail_grid_reg_r4_2432_2559_0_0/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.035%)  route 0.502ns (72.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.575     1.494    vbc/ClkPort_IBUF_BUFG
    SLICE_X13Y96         FDRE                                         r  vbc/reset_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  vbc/reset_counter_reg[4]/Q
                         net (fo=5, routed)           0.172     1.808    vbc/reset_counter_reg[4]
    SLICE_X11Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.853 r  vbc/p1_trail_grid_reg_r1_0_127_0_0_i_5/O
                         net (fo=294, routed)         0.330     2.182    vbc/p1_trail_grid_reg_r4_2432_2559_0_0/A4
    SLICE_X8Y100         RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2432_2559_0_0/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.841     2.006    vbc/p1_trail_grid_reg_r4_2432_2559_0_0/WCLK
    SLICE_X8Y100         RAMD64E                                      r  vbc/p1_trail_grid_reg_r4_2432_2559_0_0/SP.LOW/CLK
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.960    vbc/p1_trail_grid_reg_r4_2432_2559_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vbc/p2_x_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.771%)  route 0.392ns (65.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.570     1.489    vbc/ClkPort_IBUF_BUFG
    SLICE_X8Y100         FDSE                                         r  vbc/p2_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDSE (Prop_fdse_C_Q)         0.164     1.653 r  vbc/p2_x_reg[4]/Q
                         net (fo=26, routed)          0.392     2.046    vbc/p2_x_reg[9]_0[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I3_O)        0.045     2.091 r  vbc/p2_x[6]_i_1/O
                         net (fo=1, routed)           0.000     2.091    vbc/p2_next_x[6]
    SLICE_X9Y96          FDRE                                         r  vbc/p2_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.846     2.011    vbc/ClkPort_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  vbc/p2_x_reg[6]/C
                         clock pessimism             -0.245     1.765    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.091     1.856    vbc/p2_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vbc/p2_x_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r2_2688_2815_0_0/DP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.430%)  route 0.492ns (72.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.576     1.495    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y98         FDSE                                         r  vbc/p2_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  vbc/p2_x_reg[8]/Q
                         net (fo=14, routed)          0.176     1.813    vbc/p2_x_reg[9]_0[7]
    SLICE_X13Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_4/O
                         net (fo=300, routed)         0.316     2.173    vbc/p2_trail_grid_reg_r2_2688_2815_0_0/A5
    SLICE_X14Y103        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_2688_2815_0_0/DP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.840     2.005    vbc/p2_trail_grid_reg_r2_2688_2815_0_0/WCLK
    SLICE_X14Y103        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_2688_2815_0_0/DP.HIGH/CLK
                         clock pessimism             -0.245     1.759    
    SLICE_X14Y103        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.929    vbc/p2_trail_grid_reg_r2_2688_2815_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vbc/p2_x_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r2_2688_2815_0_0/DP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.430%)  route 0.492ns (72.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.576     1.495    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y98         FDSE                                         r  vbc/p2_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  vbc/p2_x_reg[8]/Q
                         net (fo=14, routed)          0.176     1.813    vbc/p2_x_reg[9]_0[7]
    SLICE_X13Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_4/O
                         net (fo=300, routed)         0.316     2.173    vbc/p2_trail_grid_reg_r2_2688_2815_0_0/A5
    SLICE_X14Y103        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_2688_2815_0_0/DP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.840     2.005    vbc/p2_trail_grid_reg_r2_2688_2815_0_0/WCLK
    SLICE_X14Y103        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_2688_2815_0_0/DP.LOW/CLK
                         clock pessimism             -0.245     1.759    
    SLICE_X14Y103        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.929    vbc/p2_trail_grid_reg_r2_2688_2815_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vbc/p2_x_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r2_2688_2815_0_0/SP.HIGH/WADR5
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.430%)  route 0.492ns (72.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.576     1.495    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y98         FDSE                                         r  vbc/p2_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  vbc/p2_x_reg[8]/Q
                         net (fo=14, routed)          0.176     1.813    vbc/p2_x_reg[9]_0[7]
    SLICE_X13Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_4/O
                         net (fo=300, routed)         0.316     2.173    vbc/p2_trail_grid_reg_r2_2688_2815_0_0/A5
    SLICE_X14Y103        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_2688_2815_0_0/SP.HIGH/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.840     2.005    vbc/p2_trail_grid_reg_r2_2688_2815_0_0/WCLK
    SLICE_X14Y103        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_2688_2815_0_0/SP.HIGH/CLK
                         clock pessimism             -0.245     1.759    
    SLICE_X14Y103        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.929    vbc/p2_trail_grid_reg_r2_2688_2815_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vbc/p2_x_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/p2_trail_grid_reg_r2_2688_2815_0_0/SP.LOW/WADR5
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.430%)  route 0.492ns (72.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.576     1.495    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y98         FDSE                                         r  vbc/p2_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDSE (Prop_fdse_C_Q)         0.141     1.636 r  vbc/p2_x_reg[8]/Q
                         net (fo=14, routed)          0.176     1.813    vbc/p2_x_reg[9]_0[7]
    SLICE_X13Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  vbc/p2_trail_grid_reg_r1_1536_1663_0_0_i_4/O
                         net (fo=300, routed)         0.316     2.173    vbc/p2_trail_grid_reg_r2_2688_2815_0_0/A5
    SLICE_X14Y103        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_2688_2815_0_0/SP.LOW/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.840     2.005    vbc/p2_trail_grid_reg_r2_2688_2815_0_0/WCLK
    SLICE_X14Y103        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_2688_2815_0_0/SP.LOW/CLK
                         clock pessimism             -0.245     1.759    
    SLICE_X14Y103        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.929    vbc/p2_trail_grid_reg_r2_2688_2815_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y106    cnt/refresh_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y108    cnt/refresh_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y108    cnt/refresh_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y109    cnt/refresh_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y109    cnt/refresh_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y109    cnt/refresh_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y109    cnt/refresh_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y110    cnt/refresh_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y110    cnt/refresh_reg[17]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y101   vbc/p1_trail_grid_reg_r1_1024_1151_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y101   vbc/p1_trail_grid_reg_r1_1024_1151_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y98    vbc/p1_trail_grid_reg_r1_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y101   vbc/p1_trail_grid_reg_r1_1024_1151_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X14Y101   vbc/p1_trail_grid_reg_r1_1024_1151_0_0/DP.HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.880ns  (logic 5.835ns (23.453%)  route 19.045ns (76.547%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[6]/Q
                         net (fo=19, routed)          1.722     2.240    dc/hc[6]
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.124     2.364 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_23/O
                         net (fo=31, routed)          1.320     3.684    dc/hCount_reg[7]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.808 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=100, routed)         2.094     5.902    dc/DPRA[2]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.124     6.026 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.790     6.815    dc/p1_trail_grid_reg_r2_0_127_0_0_i_25_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          3.931    10.870    vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DPRA0
    SLICE_X14Y109        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.994 r  vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    10.994    vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DPO1
    SLICE_X14Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    11.208 r  vbc/p2_trail_grid_reg_r2_1664_1791_0_0/F7.DP/O
                         net (fo=1, routed)           1.181    12.390    vbc/p2_trail_grid_reg_r2_1664_1791_0_0_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.297    12.687 r  vbc/vgaR_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    12.687    vbc/vgaR_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I1_O)      0.217    12.904 r  vbc/vgaR_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.157    14.060    vbc/vgaR_OBUF[3]_inst_i_8_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.299    14.359 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.002    15.361    vbc/p2_trail_here0
    SLICE_X3Y91          LUT6 (Prop_lut6_I3_O)        0.124    15.485 r  vbc/vgaG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.849    21.334    vgaG_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.546    24.880 r  vgaG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.880    vgaG[2]
    B6                                                                r  vgaG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.840ns  (logic 5.824ns (23.447%)  route 19.016ns (76.553%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[6]/Q
                         net (fo=19, routed)          1.722     2.240    dc/hc[6]
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.124     2.364 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_23/O
                         net (fo=31, routed)          1.320     3.684    dc/hCount_reg[7]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.808 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=100, routed)         2.094     5.902    dc/DPRA[2]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.124     6.026 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.790     6.815    dc/p1_trail_grid_reg_r2_0_127_0_0_i_25_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          3.931    10.870    vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DPRA0
    SLICE_X14Y109        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.994 r  vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    10.994    vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DPO1
    SLICE_X14Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    11.208 r  vbc/p2_trail_grid_reg_r2_1664_1791_0_0/F7.DP/O
                         net (fo=1, routed)           1.181    12.390    vbc/p2_trail_grid_reg_r2_1664_1791_0_0_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.297    12.687 r  vbc/vgaR_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    12.687    vbc/vgaR_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I1_O)      0.217    12.904 r  vbc/vgaR_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.157    14.060    vbc/vgaR_OBUF[3]_inst_i_8_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.299    14.359 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.001    15.360    vbc/p2_trail_here0
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.124    15.484 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.820    21.305    vgaR_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    24.840 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.840    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.614ns  (logic 5.837ns (23.715%)  route 18.777ns (76.285%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[6]/Q
                         net (fo=19, routed)          1.722     2.240    dc/hc[6]
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.124     2.364 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_23/O
                         net (fo=31, routed)          1.320     3.684    dc/hCount_reg[7]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.808 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=100, routed)         2.094     5.902    dc/DPRA[2]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.124     6.026 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.790     6.815    dc/p1_trail_grid_reg_r2_0_127_0_0_i_25_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          3.931    10.870    vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DPRA0
    SLICE_X14Y109        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.994 r  vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    10.994    vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DPO1
    SLICE_X14Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    11.208 r  vbc/p2_trail_grid_reg_r2_1664_1791_0_0/F7.DP/O
                         net (fo=1, routed)           1.181    12.390    vbc/p2_trail_grid_reg_r2_1664_1791_0_0_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.297    12.687 r  vbc/vgaR_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    12.687    vbc/vgaR_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I1_O)      0.217    12.904 r  vbc/vgaR_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.157    14.060    vbc/vgaR_OBUF[3]_inst_i_8_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.299    14.359 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.001    15.360    vbc/p2_trail_here0
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.124    15.484 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.582    21.066    vgaR_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    24.614 r  vgaR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.614    vgaR[1]
    B4                                                                r  vgaR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.588ns  (logic 5.834ns (23.725%)  route 18.755ns (76.275%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[6]/Q
                         net (fo=19, routed)          1.722     2.240    dc/hc[6]
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.124     2.364 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_23/O
                         net (fo=31, routed)          1.320     3.684    dc/hCount_reg[7]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.808 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=100, routed)         2.094     5.902    dc/DPRA[2]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.124     6.026 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.790     6.815    dc/p1_trail_grid_reg_r2_0_127_0_0_i_25_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          3.931    10.870    vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DPRA0
    SLICE_X14Y109        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.994 r  vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    10.994    vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DPO1
    SLICE_X14Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    11.208 r  vbc/p2_trail_grid_reg_r2_1664_1791_0_0/F7.DP/O
                         net (fo=1, routed)           1.181    12.390    vbc/p2_trail_grid_reg_r2_1664_1791_0_0_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.297    12.687 r  vbc/vgaR_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    12.687    vbc/vgaR_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I1_O)      0.217    12.904 r  vbc/vgaR_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.157    14.060    vbc/vgaR_OBUF[3]_inst_i_8_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.299    14.359 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.002    15.361    vbc/p2_trail_here0
    SLICE_X3Y91          LUT6 (Prop_lut6_I3_O)        0.124    15.485 r  vbc/vgaG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.558    21.044    vgaG_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    24.588 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.588    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.476ns  (logic 5.841ns (23.862%)  route 18.636ns (76.138%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[6]/Q
                         net (fo=19, routed)          1.722     2.240    dc/hc[6]
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.124     2.364 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_23/O
                         net (fo=31, routed)          1.320     3.684    dc/hCount_reg[7]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.808 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=100, routed)         2.094     5.902    dc/DPRA[2]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.124     6.026 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.790     6.815    dc/p1_trail_grid_reg_r2_0_127_0_0_i_25_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          3.931    10.870    vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DPRA0
    SLICE_X14Y109        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.994 r  vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    10.994    vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DPO1
    SLICE_X14Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    11.208 r  vbc/p2_trail_grid_reg_r2_1664_1791_0_0/F7.DP/O
                         net (fo=1, routed)           1.181    12.390    vbc/p2_trail_grid_reg_r2_1664_1791_0_0_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.297    12.687 r  vbc/vgaR_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    12.687    vbc/vgaR_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I1_O)      0.217    12.904 r  vbc/vgaR_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.157    14.060    vbc/vgaR_OBUF[3]_inst_i_8_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.299    14.359 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.001    15.360    vbc/p2_trail_here0
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.124    15.484 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.440    20.925    vgaR_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.552    24.476 r  vgaR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.476    vgaR[3]
    A4                                                                r  vgaR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.328ns  (logic 5.843ns (24.017%)  route 18.485ns (75.983%))
  Logic Levels:           12  (FDRE=1 LUT5=1 LUT6=6 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[6]/Q
                         net (fo=19, routed)          1.722     2.240    dc/hc[6]
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.124     2.364 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_23/O
                         net (fo=31, routed)          1.320     3.684    dc/hCount_reg[7]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.808 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=100, routed)         2.094     5.902    dc/DPRA[2]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.124     6.026 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.790     6.815    dc/p1_trail_grid_reg_r2_0_127_0_0_i_25_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          3.931    10.870    vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DPRA0
    SLICE_X14Y109        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    10.994 r  vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    10.994    vbc/p2_trail_grid_reg_r2_1664_1791_0_0/DPO1
    SLICE_X14Y109        MUXF7 (Prop_muxf7_I1_O)      0.214    11.208 r  vbc/p2_trail_grid_reg_r2_1664_1791_0_0/F7.DP/O
                         net (fo=1, routed)           1.181    12.390    vbc/p2_trail_grid_reg_r2_1664_1791_0_0_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.297    12.687 r  vbc/vgaR_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.000    12.687    vbc/vgaR_OBUF[3]_inst_i_17_n_0
    SLICE_X9Y105         MUXF7 (Prop_muxf7_I1_O)      0.217    12.904 r  vbc/vgaR_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           1.157    14.060    vbc/vgaR_OBUF[3]_inst_i_8_n_0
    SLICE_X7Y94          LUT5 (Prop_lut5_I2_O)        0.299    14.359 r  vbc/vgaR_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.001    15.360    vbc/p2_trail_here0
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.124    15.484 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.290    20.774    vgaR_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    24.328 r  vgaR_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.328    vgaR[0]
    A3                                                                r  vgaR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.357ns  (logic 5.836ns (24.986%)  route 17.521ns (75.014%))
  Logic Levels:           12  (FDRE=1 LUT6=7 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[6]/Q
                         net (fo=19, routed)          1.722     2.240    dc/hc[6]
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.124     2.364 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_23/O
                         net (fo=31, routed)          1.320     3.684    dc/hCount_reg[7]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.808 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=100, routed)         2.094     5.902    dc/DPRA[2]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.124     6.026 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.790     6.815    dc/p1_trail_grid_reg_r2_0_127_0_0_i_25_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          2.935     9.875    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DPRA0
    SLICE_X2Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.999 r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.999    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DPO1
    SLICE_X2Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    10.213 r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/F7.DP/O
                         net (fo=1, routed)           0.776    10.989    vbc/p1_trail_grid_reg_r2_2688_2815_0_0_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.297    11.286 r  vbc/vgaR_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    11.286    vbc/vgaR_OBUF[3]_inst_i_22_n_0
    SLICE_X7Y94          MUXF7 (Prop_muxf7_I1_O)      0.217    11.503 r  vbc/vgaR_OBUF[3]_inst_i_11/O
                         net (fo=2, routed)           0.824    12.327    vbc/vgaR_OBUF[3]_inst_i_11_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.299    12.626 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.821    13.447    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124    13.571 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.239    19.810    vgaB_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    23.357 r  vgaB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.357    vgaB[0]
    B7                                                                r  vgaB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.936ns  (logic 5.841ns (25.464%)  route 17.096ns (74.536%))
  Logic Levels:           12  (FDRE=1 LUT6=7 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[6]/Q
                         net (fo=19, routed)          1.722     2.240    dc/hc[6]
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.124     2.364 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_23/O
                         net (fo=31, routed)          1.320     3.684    dc/hCount_reg[7]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.808 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=100, routed)         2.094     5.902    dc/DPRA[2]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.124     6.026 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.790     6.815    dc/p1_trail_grid_reg_r2_0_127_0_0_i_25_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          2.935     9.875    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DPRA0
    SLICE_X2Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.999 r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.999    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DPO1
    SLICE_X2Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    10.213 r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/F7.DP/O
                         net (fo=1, routed)           0.776    10.989    vbc/p1_trail_grid_reg_r2_2688_2815_0_0_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.297    11.286 r  vbc/vgaR_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    11.286    vbc/vgaR_OBUF[3]_inst_i_22_n_0
    SLICE_X7Y94          MUXF7 (Prop_muxf7_I1_O)      0.217    11.503 r  vbc/vgaR_OBUF[3]_inst_i_11/O
                         net (fo=2, routed)           0.824    12.327    vbc/vgaR_OBUF[3]_inst_i_11_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.299    12.626 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.821    13.447    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124    13.571 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.814    19.385    vgaB_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    22.936 r  vgaB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.936    vgaB[3]
    D8                                                                r  vgaB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.780ns  (logic 5.840ns (25.638%)  route 16.939ns (74.362%))
  Logic Levels:           12  (FDRE=1 LUT6=7 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[6]/Q
                         net (fo=19, routed)          1.722     2.240    dc/hc[6]
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.124     2.364 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_23/O
                         net (fo=31, routed)          1.320     3.684    dc/hCount_reg[7]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.808 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=100, routed)         2.094     5.902    dc/DPRA[2]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.124     6.026 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.790     6.815    dc/p1_trail_grid_reg_r2_0_127_0_0_i_25_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          2.935     9.875    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DPRA0
    SLICE_X2Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.999 r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.999    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DPO1
    SLICE_X2Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    10.213 r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/F7.DP/O
                         net (fo=1, routed)           0.776    10.989    vbc/p1_trail_grid_reg_r2_2688_2815_0_0_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.297    11.286 r  vbc/vgaR_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    11.286    vbc/vgaR_OBUF[3]_inst_i_22_n_0
    SLICE_X7Y94          MUXF7 (Prop_muxf7_I1_O)      0.217    11.503 r  vbc/vgaR_OBUF[3]_inst_i_11/O
                         net (fo=2, routed)           0.824    12.327    vbc/vgaR_OBUF[3]_inst_i_11_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.299    12.626 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.821    13.447    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124    13.571 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.657    19.228    vgaB_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    22.780 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.780    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.687ns  (logic 5.812ns (25.620%)  route 16.874ns (74.380%))
  Logic Levels:           12  (FDRE=1 LUT6=7 MUXF7=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  dc/hCount_reg[6]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  dc/hCount_reg[6]/Q
                         net (fo=19, routed)          1.722     2.240    dc/hc[6]
    SLICE_X6Y86          LUT6 (Prop_lut6_I3_O)        0.124     2.364 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_23/O
                         net (fo=31, routed)          1.320     3.684    dc/hCount_reg[7]_0
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.124     3.808 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_13/O
                         net (fo=100, routed)         2.094     5.902    dc/DPRA[2]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.124     6.026 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_25/O
                         net (fo=1, routed)           0.790     6.815    dc/p1_trail_grid_reg_r2_0_127_0_0_i_25_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.939 r  dc/p1_trail_grid_reg_r2_0_127_0_0_i_15/O
                         net (fo=96, routed)          2.935     9.875    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DPRA0
    SLICE_X2Y94          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     9.999 r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     9.999    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DPO1
    SLICE_X2Y94          MUXF7 (Prop_muxf7_I1_O)      0.214    10.213 r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/F7.DP/O
                         net (fo=1, routed)           0.776    10.989    vbc/p1_trail_grid_reg_r2_2688_2815_0_0_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.297    11.286 r  vbc/vgaR_OBUF[3]_inst_i_22/O
                         net (fo=1, routed)           0.000    11.286    vbc/vgaR_OBUF[3]_inst_i_22_n_0
    SLICE_X7Y94          MUXF7 (Prop_muxf7_I1_O)      0.217    11.503 r  vbc/vgaR_OBUF[3]_inst_i_11/O
                         net (fo=2, routed)           0.824    12.327    vbc/vgaR_OBUF[3]_inst_i_11_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.299    12.626 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.821    13.447    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124    13.571 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.592    19.163    vgaB_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    22.687 r  vgaB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.687    vgaB[2]
    D7                                                                r  vgaB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dc/hCount_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  dc/hCount_reg[8]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  dc/hCount_reg[8]/Q
                         net (fo=17, routed)          0.101     0.249    dc/hc[8]
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.098     0.347 r  dc/hCount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.347    dc/p_0_in__0[9]
    SLICE_X8Y85          FDRE                                         r  dc/hCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.798%)  route 0.141ns (40.202%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  dc/vCount_reg[2]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dc/vCount_reg[2]/Q
                         net (fo=24, routed)          0.141     0.305    dc/vc[2]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.045     0.350 r  dc/vCount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.350    dc/vCount[4]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  dc/vCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE                         0.000     0.000 r  dc/hCount_reg[0]/C
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dc/hCount_reg[0]/Q
                         net (fo=14, routed)          0.179     0.320    dc/hc[0]
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.042     0.362 r  dc/hCount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    dc/p_0_in__0[1]
    SLICE_X5Y90          FDRE                                         r  dc/hCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE                         0.000     0.000 r  dc/hCount_reg[0]/C
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dc/hCount_reg[0]/Q
                         net (fo=14, routed)          0.179     0.320    dc/hc[0]
    SLICE_X5Y90          LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  dc/hCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    dc/p_0_in__0[0]
    SLICE_X5Y90          FDRE                                         r  dc/hCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE                         0.000     0.000 r  dc/hCount_reg[2]/C
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dc/hCount_reg[2]/Q
                         net (fo=18, routed)          0.175     0.339    dc/hCount_reg[5]_0[0]
    SLICE_X6Y87          LUT4 (Prop_lut4_I3_O)        0.043     0.382 r  dc/hCount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.382    dc/p_0_in__0[3]
    SLICE_X6Y87          FDRE                                         r  dc/hCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE                         0.000     0.000 r  dc/hCount_reg[2]/C
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dc/hCount_reg[2]/Q
                         net (fo=18, routed)          0.175     0.339    dc/hCount_reg[5]_0[0]
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.045     0.384 r  dc/hCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.384    dc/p_0_in__0[2]
    SLICE_X6Y87          FDRE                                         r  dc/hCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  dc/hCount_reg[7]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dc/hCount_reg[7]/Q
                         net (fo=18, routed)          0.186     0.350    dc/hc[7]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.043     0.393 r  dc/hCount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.393    dc/p_0_in__0[8]
    SLICE_X8Y85          FDRE                                         r  dc/hCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/hCount_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/hCount_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE                         0.000     0.000 r  dc/hCount_reg[7]/C
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dc/hCount_reg[7]/Q
                         net (fo=18, routed)          0.186     0.350    dc/hc[7]
    SLICE_X8Y85          LUT4 (Prop_lut4_I0_O)        0.045     0.395 r  dc/hCount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.395    dc/p_0_in__0[7]
    SLICE_X8Y85          FDRE                                         r  dc/hCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.209ns (50.784%)  route 0.203ns (49.216%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE                         0.000     0.000 r  dc/vCount_reg[3]/C
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  dc/vCount_reg[3]/Q
                         net (fo=21, routed)          0.203     0.367    dc/vc[3]
    SLICE_X2Y83          LUT6 (Prop_lut6_I2_O)        0.045     0.412 r  dc/vCount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.412    dc/vCount[2]_i_1_n_0
    SLICE_X2Y83          FDRE                                         r  dc/vCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dc/vCount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dc/vCount_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.209ns (50.716%)  route 0.203ns (49.284%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  dc/vCount_reg[2]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dc/vCount_reg[2]/Q
                         net (fo=24, routed)          0.203     0.367    dc/vc[2]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.045     0.412 r  dc/vCount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.412    dc/p_0_in__1[5]
    SLICE_X3Y83          FDRE                                         r  dc/vCount_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ClkPort
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vbc/p2_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.351ns  (logic 5.613ns (32.350%)  route 11.738ns (67.650%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.632     5.234    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  vbc/p2_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  vbc/p2_x_reg[3]/Q
                         net (fo=29, routed)          1.908     7.598    vbc/p2_x_reg[9]_0[2]
    SLICE_X7Y88          LUT3 (Prop_lut3_I0_O)        0.152     7.750 r  vbc/p_1_out_carry__0_i_9/O
                         net (fo=2, routed)           0.646     8.396    vbc/p_1_out_carry__0_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.326     8.722 r  vbc/p_1_out_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.722    vbc/p_1_out_carry__0_i_6_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.120 r  vbc/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.120    vbc/p_1_out_carry__0_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.277 r  vbc/p_1_out_carry__1/CO[1]
                         net (fo=1, routed)           0.724    10.001    vbc/p_1_out_carry__1_n_2
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.329    10.330 f  vbc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.400    11.730    vbc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.124    11.854 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.821    12.675    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124    12.799 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           6.239    19.038    vgaB_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    22.585 r  vgaB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.585    vgaB[0]
    B7                                                                r  vgaB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p2_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.930ns  (logic 5.618ns (33.180%)  route 11.313ns (66.820%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.632     5.234    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  vbc/p2_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  vbc/p2_x_reg[3]/Q
                         net (fo=29, routed)          1.908     7.598    vbc/p2_x_reg[9]_0[2]
    SLICE_X7Y88          LUT3 (Prop_lut3_I0_O)        0.152     7.750 r  vbc/p_1_out_carry__0_i_9/O
                         net (fo=2, routed)           0.646     8.396    vbc/p_1_out_carry__0_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.326     8.722 r  vbc/p_1_out_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.722    vbc/p_1_out_carry__0_i_6_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.120 r  vbc/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.120    vbc/p_1_out_carry__0_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.277 r  vbc/p_1_out_carry__1/CO[1]
                         net (fo=1, routed)           0.724    10.001    vbc/p_1_out_carry__1_n_2
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.329    10.330 f  vbc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.400    11.730    vbc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.124    11.854 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.821    12.675    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124    12.799 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.814    18.613    vgaB_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    22.165 r  vgaB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.165    vgaB[3]
    D8                                                                r  vgaB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p2_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.773ns  (logic 5.617ns (33.489%)  route 11.156ns (66.511%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.632     5.234    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  vbc/p2_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  vbc/p2_x_reg[3]/Q
                         net (fo=29, routed)          1.908     7.598    vbc/p2_x_reg[9]_0[2]
    SLICE_X7Y88          LUT3 (Prop_lut3_I0_O)        0.152     7.750 r  vbc/p_1_out_carry__0_i_9/O
                         net (fo=2, routed)           0.646     8.396    vbc/p_1_out_carry__0_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.326     8.722 r  vbc/p_1_out_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.722    vbc/p_1_out_carry__0_i_6_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.120 r  vbc/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.120    vbc/p_1_out_carry__0_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.277 r  vbc/p_1_out_carry__1/CO[1]
                         net (fo=1, routed)           0.724    10.001    vbc/p_1_out_carry__1_n_2
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.329    10.330 f  vbc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.400    11.730    vbc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.124    11.854 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.821    12.675    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124    12.799 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.657    18.457    vgaB_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    22.008 r  vgaB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.008    vgaB[1]
    C7                                                                r  vgaB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p2_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.681ns  (logic 5.589ns (33.508%)  route 11.091ns (66.492%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.632     5.234    vbc/ClkPort_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  vbc/p2_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.456     5.690 f  vbc/p2_x_reg[3]/Q
                         net (fo=29, routed)          1.908     7.598    vbc/p2_x_reg[9]_0[2]
    SLICE_X7Y88          LUT3 (Prop_lut3_I0_O)        0.152     7.750 r  vbc/p_1_out_carry__0_i_9/O
                         net (fo=2, routed)           0.646     8.396    vbc/p_1_out_carry__0_i_9_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.326     8.722 r  vbc/p_1_out_carry__0_i_6/O
                         net (fo=1, routed)           0.000     8.722    vbc/p_1_out_carry__0_i_6_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.120 r  vbc/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.120    vbc/p_1_out_carry__0_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.277 r  vbc/p_1_out_carry__1/CO[1]
                         net (fo=1, routed)           0.724    10.001    vbc/p_1_out_carry__1_n_2
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.329    10.330 f  vbc/vgaR_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.400    11.730    vbc/vgaR_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.124    11.854 r  vbc/vgaB_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.821    12.675    vbc/vgaB_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I0_O)        0.124    12.799 r  vbc/vgaB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.592    18.392    vgaB_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    21.915 r  vgaB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.915    vgaB[2]
    D7                                                                r  vgaB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.320ns  (logic 5.399ns (33.084%)  route 10.921ns (66.916%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.707     5.309    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  vbc/p1_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  vbc/p1_x_reg[2]/Q
                         net (fo=19, routed)          2.352     8.118    vbc/p1_x_reg[9]_0[1]
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.242 r  vbc/i__carry_i_10__0/O
                         net (fo=2, routed)           0.676     8.918    dc/rgb4_inferred__0/i__carry
    SLICE_X3Y88          LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  dc/i__carry_i_2__1/O
                         net (fo=1, routed)           0.402     9.444    vbc/rgb4_inferred__0/i__carry__0_0[2]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.848 r  vbc/rgb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.848    vbc/rgb4_inferred__0/i__carry_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.102 f  vbc/rgb4_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.059    11.161    vbc/rgb413_in
    SLICE_X3Y90          LUT4 (Prop_lut4_I2_O)        0.367    11.528 f  vbc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.582    12.110    vbc/vgaR_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.234 r  vbc/vgaG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.849    18.083    vgaG_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.546    21.629 r  vgaG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.629    vgaG[2]
    B6                                                                r  vgaG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.278ns  (logic 5.388ns (33.100%)  route 10.890ns (66.900%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.707     5.309    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  vbc/p1_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  vbc/p1_x_reg[2]/Q
                         net (fo=19, routed)          2.352     8.118    vbc/p1_x_reg[9]_0[1]
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.242 r  vbc/i__carry_i_10__0/O
                         net (fo=2, routed)           0.676     8.918    dc/rgb4_inferred__0/i__carry
    SLICE_X3Y88          LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  dc/i__carry_i_2__1/O
                         net (fo=1, routed)           0.402     9.444    vbc/rgb4_inferred__0/i__carry__0_0[2]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.848 r  vbc/rgb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.848    vbc/rgb4_inferred__0/i__carry_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.102 f  vbc/rgb4_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.059    11.161    vbc/rgb413_in
    SLICE_X3Y90          LUT4 (Prop_lut4_I2_O)        0.367    11.528 f  vbc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.580    12.108    vbc/vgaR_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124    12.232 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.820    18.053    vgaR_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    21.588 r  vgaR_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.588    vgaR[2]
    C5                                                                r  vgaR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.053ns  (logic 5.401ns (33.647%)  route 10.652ns (66.353%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.707     5.309    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  vbc/p1_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  vbc/p1_x_reg[2]/Q
                         net (fo=19, routed)          2.352     8.118    vbc/p1_x_reg[9]_0[1]
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.242 r  vbc/i__carry_i_10__0/O
                         net (fo=2, routed)           0.676     8.918    dc/rgb4_inferred__0/i__carry
    SLICE_X3Y88          LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  dc/i__carry_i_2__1/O
                         net (fo=1, routed)           0.402     9.444    vbc/rgb4_inferred__0/i__carry__0_0[2]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.848 r  vbc/rgb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.848    vbc/rgb4_inferred__0/i__carry_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.102 f  vbc/rgb4_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.059    11.161    vbc/rgb413_in
    SLICE_X3Y90          LUT4 (Prop_lut4_I2_O)        0.367    11.528 f  vbc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.580    12.108    vbc/vgaR_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124    12.232 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.582    17.814    vgaR_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    21.362 r  vgaR_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.362    vgaR[1]
    B4                                                                r  vgaR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.028ns  (logic 5.398ns (33.676%)  route 10.630ns (66.324%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.707     5.309    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  vbc/p1_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  vbc/p1_x_reg[2]/Q
                         net (fo=19, routed)          2.352     8.118    vbc/p1_x_reg[9]_0[1]
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.242 r  vbc/i__carry_i_10__0/O
                         net (fo=2, routed)           0.676     8.918    dc/rgb4_inferred__0/i__carry
    SLICE_X3Y88          LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  dc/i__carry_i_2__1/O
                         net (fo=1, routed)           0.402     9.444    vbc/rgb4_inferred__0/i__carry__0_0[2]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.848 r  vbc/rgb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.848    vbc/rgb4_inferred__0/i__carry_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.102 f  vbc/rgb4_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.059    11.161    vbc/rgb413_in
    SLICE_X3Y90          LUT4 (Prop_lut4_I2_O)        0.367    11.528 f  vbc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.582    12.110    vbc/vgaR_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I0_O)        0.124    12.234 r  vbc/vgaG_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.558    17.793    vgaG_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    21.337 r  vgaG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.337    vgaG[1]
    A5                                                                r  vgaG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.915ns  (logic 5.405ns (33.959%)  route 10.511ns (66.041%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.707     5.309    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  vbc/p1_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  vbc/p1_x_reg[2]/Q
                         net (fo=19, routed)          2.352     8.118    vbc/p1_x_reg[9]_0[1]
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.242 r  vbc/i__carry_i_10__0/O
                         net (fo=2, routed)           0.676     8.918    dc/rgb4_inferred__0/i__carry
    SLICE_X3Y88          LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  dc/i__carry_i_2__1/O
                         net (fo=1, routed)           0.402     9.444    vbc/rgb4_inferred__0/i__carry__0_0[2]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.848 r  vbc/rgb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.848    vbc/rgb4_inferred__0/i__carry_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.102 f  vbc/rgb4_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.059    11.161    vbc/rgb413_in
    SLICE_X3Y90          LUT4 (Prop_lut4_I2_O)        0.367    11.528 f  vbc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.580    12.108    vbc/vgaR_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124    12.232 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.440    17.673    vgaR_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         3.552    21.224 r  vgaR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.224    vgaR[3]
    A4                                                                r  vgaR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/p1_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.766ns  (logic 5.407ns (34.293%)  route 10.360ns (65.707%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.707     5.309    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y109         FDRE                                         r  vbc/p1_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456     5.765 f  vbc/p1_x_reg[2]/Q
                         net (fo=19, routed)          2.352     8.118    vbc/p1_x_reg[9]_0[1]
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.124     8.242 r  vbc/i__carry_i_10__0/O
                         net (fo=2, routed)           0.676     8.918    dc/rgb4_inferred__0/i__carry
    SLICE_X3Y88          LUT6 (Prop_lut6_I3_O)        0.124     9.042 r  dc/i__carry_i_2__1/O
                         net (fo=1, routed)           0.402     9.444    vbc/rgb4_inferred__0/i__carry__0_0[2]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.848 r  vbc/rgb4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.848    vbc/rgb4_inferred__0/i__carry_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.102 f  vbc/rgb4_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           1.059    11.161    vbc/rgb413_in
    SLICE_X3Y90          LUT4 (Prop_lut4_I2_O)        0.367    11.528 f  vbc/vgaR_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.580    12.108    vbc/vgaR_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.124    12.232 r  vbc/vgaR_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.290    17.522    vgaR_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    21.076 r  vgaR_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.076    vgaR[0]
    A3                                                                r  vgaR[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.422ns (69.098%)  route 0.636ns (30.902%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.595     1.514    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  cnt/refresh_reg[20]/Q
                         net (fo=9, routed)           0.220     1.875    cnt/LEDCounter[1]
    SLICE_X5Y108         LUT2 (Prop_lut2_I1_O)        0.045     1.920 r  cnt/An0_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.416     2.337    An0_OBUF
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.573 r  An0_OBUF_inst/O
                         net (fo=0)                   0.000     3.573    An0
    J17                                                               r  An0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.485ns (68.535%)  route 0.682ns (31.465%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.595     1.514    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  cnt/refresh_reg[20]/Q
                         net (fo=9, routed)           0.272     1.927    cnt/LEDCounter[1]
    SLICE_X5Y108         LUT2 (Prop_lut2_I1_O)        0.046     1.973 r  cnt/An1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.410     2.383    An1_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.682 r  An1_OBUF_inst/O
                         net (fo=0)                   0.000     3.682    An1
    J18                                                               r  An1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.439ns (65.523%)  route 0.757ns (34.477%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.595     1.514    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  cnt/refresh_reg[20]/Q
                         net (fo=9, routed)           0.411     2.067    cnt/LEDCounter[1]
    SLICE_X3Y108         LUT2 (Prop_lut2_I1_O)        0.045     2.112 r  cnt/An3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.346     2.457    An3_OBUF
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.710 r  An3_OBUF_inst/O
                         net (fo=0)                   0.000     3.710    An3
    J14                                                               r  An3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.482ns (61.134%)  route 0.942ns (38.866%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.597     1.516    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  vbc/score_reg[0]/Q
                         net (fo=1, routed)           0.158     1.816    cnt/score[0]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.045     1.861 r  cnt/Ca_OBUF_inst_i_6/O
                         net (fo=7, routed)           0.306     2.167    cnt/Ca_OBUF_inst_i_6_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.045     2.212 r  cnt/Cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.478     2.690    Cd_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.941 r  Cd_OBUF_inst/O
                         net (fo=0)                   0.000     3.941    Cd
    K13                                                               r  Cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.490ns (60.864%)  route 0.958ns (39.136%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.597     1.516    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  vbc/score_reg[0]/Q
                         net (fo=1, routed)           0.158     1.816    cnt/score[0]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.045     1.861 r  cnt/Ca_OBUF_inst_i_6/O
                         net (fo=7, routed)           0.310     2.170    cnt/Ca_OBUF_inst_i_6_n_0
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.043     2.213 r  cnt/Cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.490     2.704    Cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.261     3.965 r  Cc_OBUF_inst/O
                         net (fo=0)                   0.000     3.965    Cc
    K16                                                               r  Cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cg
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.469ns (56.709%)  route 1.122ns (43.291%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.597     1.516    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  vbc/score_reg[0]/Q
                         net (fo=1, routed)           0.158     1.816    cnt/score[0]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.045     1.861 f  cnt/Ca_OBUF_inst_i_6/O
                         net (fo=7, routed)           0.375     2.236    cnt/Ca_OBUF_inst_i_6_n_0
    SLICE_X4Y107         LUT5 (Prop_lut5_I2_O)        0.045     2.281 r  cnt/Cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.588     2.869    Cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.107 r  Cg_OBUF_inst/O
                         net (fo=0)                   0.000     4.107    Cg
    L18                                                               r  Cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ce
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.465ns (55.395%)  route 1.180ns (44.605%))
  Logic Levels:           3  (LUT3=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.597     1.516    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  vbc/score_reg[0]/Q
                         net (fo=1, routed)           0.158     1.816    cnt/score[0]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.045     1.861 f  cnt/Ca_OBUF_inst_i_6/O
                         net (fo=7, routed)           0.147     2.007    cnt/Ca_OBUF_inst_i_6_n_0
    SLICE_X4Y107         LUT3 (Prop_lut3_I2_O)        0.045     2.052 r  cnt/Ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.875     2.927    Ce_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.162 r  Ce_OBUF_inst/O
                         net (fo=0)                   0.000     4.162    Ce
    P15                                                               r  Ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cf
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.492ns (50.676%)  route 1.452ns (49.324%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.597     1.516    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  vbc/score_reg[0]/Q
                         net (fo=1, routed)           0.158     1.816    cnt/score[0]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.045     1.861 f  cnt/Ca_OBUF_inst_i_6/O
                         net (fo=7, routed)           0.310     2.170    cnt/Ca_OBUF_inst_i_6_n_0
    SLICE_X4Y107         LUT4 (Prop_lut4_I2_O)        0.045     2.215 r  cnt/Cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.985     3.200    Cf_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.461 r  Cf_OBUF_inst/O
                         net (fo=0)                   0.000     4.461    Cf
    T11                                                               r  Cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vbc/score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.024ns  (logic 1.550ns (51.251%)  route 1.474ns (48.749%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.597     1.516    vbc/ClkPort_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  vbc/score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  vbc/score_reg[0]/Q
                         net (fo=1, routed)           0.158     1.816    cnt/score[0]
    SLICE_X3Y108         LUT4 (Prop_lut4_I3_O)        0.045     1.861 r  cnt/Ca_OBUF_inst_i_6/O
                         net (fo=7, routed)           0.375     2.236    cnt/Ca_OBUF_inst_i_6_n_0
    SLICE_X4Y107         LUT4 (Prop_lut4_I3_O)        0.043     2.279 r  cnt/Cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.941     3.220    Cb_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.321     4.541 r  Cb_OBUF_inst/O
                         net (fo=0)                   0.000     4.541    Cb
    R10                                                               r  Cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt/refresh_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.147ns  (logic 1.528ns (48.555%)  route 1.619ns (51.445%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.595     1.514    cnt/ClkPort_IBUF_BUFG
    SLICE_X7Y111         FDRE                                         r  cnt/refresh_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  cnt/refresh_reg[20]/Q
                         net (fo=9, routed)           0.410     2.066    cnt/LEDCounter[1]
    SLICE_X3Y108         LUT2 (Prop_lut2_I0_O)        0.045     2.111 r  cnt/An2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.208     3.319    An2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.342     4.661 r  An2_OBUF_inst/O
                         net (fo=0)                   0.000     4.661    An2
    T9                                                                r  An2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ClkPort

Max Delay           453 Endpoints
Min Delay           453 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/move_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 1.601ns (20.679%)  route 6.140ns (79.321%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=29, routed)          3.413     4.890    vbc/BtnC_IBUF
    SLICE_X15Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.014 r  vbc/p1_y[9]_i_1/O
                         net (fo=70, routed)          2.726     7.740    vbc/resetting0
    SLICE_X0Y87          FDRE                                         r  vbc/move_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.601     5.024    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  vbc/move_timer_reg[0]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/move_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 1.601ns (20.679%)  route 6.140ns (79.321%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=29, routed)          3.413     4.890    vbc/BtnC_IBUF
    SLICE_X15Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.014 r  vbc/p1_y[9]_i_1/O
                         net (fo=70, routed)          2.726     7.740    vbc/resetting0
    SLICE_X0Y87          FDRE                                         r  vbc/move_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.601     5.024    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  vbc/move_timer_reg[1]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/move_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 1.601ns (20.679%)  route 6.140ns (79.321%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=29, routed)          3.413     4.890    vbc/BtnC_IBUF
    SLICE_X15Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.014 r  vbc/p1_y[9]_i_1/O
                         net (fo=70, routed)          2.726     7.740    vbc/resetting0
    SLICE_X0Y87          FDRE                                         r  vbc/move_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.601     5.024    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  vbc/move_timer_reg[2]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/move_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.740ns  (logic 1.601ns (20.679%)  route 6.140ns (79.321%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  BtnC_IBUF_inst/O
                         net (fo=29, routed)          3.413     4.890    vbc/BtnC_IBUF
    SLICE_X15Y95         LUT2 (Prop_lut2_I0_O)        0.124     5.014 r  vbc/p1_y[9]_i_1/O
                         net (fo=70, routed)          2.726     7.740    vbc/resetting0
    SLICE_X0Y87          FDRE                                         r  vbc/move_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.601     5.024    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  vbc/move_timer_reg[3]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.734ns  (logic 1.725ns (22.299%)  route 6.009ns (77.701%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          3.474     4.951    vbc/BtnC_IBUF
    SLICE_X15Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.075 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_2/O
                         net (fo=6, routed)           0.941     6.016    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_2_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.140 r  vbc/p1_trail_grid_reg_r1_2688_2815_0_0_i_1/O
                         net (fo=12, routed)          1.594     7.734    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/WE
    SLICE_X2Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.605     5.028    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/WCLK
    SLICE_X2Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.734ns  (logic 1.725ns (22.299%)  route 6.009ns (77.701%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          3.474     4.951    vbc/BtnC_IBUF
    SLICE_X15Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.075 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_2/O
                         net (fo=6, routed)           0.941     6.016    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_2_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.140 r  vbc/p1_trail_grid_reg_r1_2688_2815_0_0_i_1/O
                         net (fo=12, routed)          1.594     7.734    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/WE
    SLICE_X2Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.605     5.028    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/WCLK
    SLICE_X2Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/DP.LOW/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r2_2688_2815_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.734ns  (logic 1.725ns (22.299%)  route 6.009ns (77.701%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          3.474     4.951    vbc/BtnC_IBUF
    SLICE_X15Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.075 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_2/O
                         net (fo=6, routed)           0.941     6.016    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_2_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.140 r  vbc/p1_trail_grid_reg_r1_2688_2815_0_0_i_1/O
                         net (fo=12, routed)          1.594     7.734    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/WE
    SLICE_X2Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.605     5.028    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/WCLK
    SLICE_X2Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/SP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r2_2688_2815_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.734ns  (logic 1.725ns (22.299%)  route 6.009ns (77.701%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          3.474     4.951    vbc/BtnC_IBUF
    SLICE_X15Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.075 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_2/O
                         net (fo=6, routed)           0.941     6.016    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_2_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I4_O)        0.124     6.140 r  vbc/p1_trail_grid_reg_r1_2688_2815_0_0_i_1/O
                         net (fo=12, routed)          1.594     7.734    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/WE
    SLICE_X2Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.605     5.028    vbc/p1_trail_grid_reg_r2_2688_2815_0_0/WCLK
    SLICE_X2Y94          RAMD64E                                      r  vbc/p1_trail_grid_reg_r2_2688_2815_0_0/SP.LOW/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r1_2816_2943_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.646ns  (logic 1.725ns (22.556%)  route 5.921ns (77.444%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          3.474     4.951    vbc/BtnC_IBUF
    SLICE_X15Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.075 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_2/O
                         net (fo=6, routed)           1.052     6.127    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_2_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.251 r  vbc/p1_trail_grid_reg_r1_2816_2943_0_0_i_1/O
                         net (fo=12, routed)          1.395     7.646    vbc/p1_trail_grid_reg_r1_2816_2943_0_0/WE
    SLICE_X12Y92         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_2816_2943_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.523     4.946    vbc/p1_trail_grid_reg_r1_2816_2943_0_0/WCLK
    SLICE_X12Y92         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_2816_2943_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_trail_grid_reg_r1_2816_2943_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.646ns  (logic 1.725ns (22.556%)  route 5.921ns (77.444%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          3.474     4.951    vbc/BtnC_IBUF
    SLICE_X15Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.075 r  vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_2/O
                         net (fo=6, routed)           1.052     6.127    vbc/p1_trail_grid_reg_r1_1536_1663_0_0_i_2_n_0
    SLICE_X15Y97         LUT6 (Prop_lut6_I4_O)        0.124     6.251 r  vbc/p1_trail_grid_reg_r1_2816_2943_0_0_i_1/O
                         net (fo=12, routed)          1.395     7.646    vbc/p1_trail_grid_reg_r1_2816_2943_0_0/WE
    SLICE_X12Y92         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_2816_2943_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         1.523     4.946    vbc/p1_trail_grid_reg_r1_2816_2943_0_0/WCLK
    SLICE_X12Y92         RAMD64E                                      r  vbc/p1_trail_grid_reg_r1_2816_2943_0_0/DP.LOW/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BtnU
                            (input port)
  Destination:            vbc/p1_dir_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.299ns (32.760%)  route 0.613ns (67.240%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BtnU (IN)
                         net (fo=0)                   0.000     0.000    BtnU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BtnU_IBUF_inst/O
                         net (fo=2, routed)           0.613     0.866    vbc/BtnU_IBUF
    SLICE_X0Y107         LUT6 (Prop_lut6_I0_O)        0.045     0.911 r  vbc/p1_dir[0]_i_1/O
                         net (fo=1, routed)           0.000     0.911    vbc/p1_dir[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  vbc/p1_dir_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.870     2.035    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  vbc/p1_dir_reg[0]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p1_dir_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.289ns (31.247%)  route 0.637ns (68.753%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          0.637     0.881    vbc/BtnC_IBUF
    SLICE_X0Y108         LUT6 (Prop_lut6_I5_O)        0.045     0.926 r  vbc/p1_dir[1]_i_1/O
                         net (fo=1, routed)           0.000     0.926    vbc/p1_dir[1]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  vbc/p1_dir_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.870     2.035    vbc/ClkPort_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  vbc/p1_dir_reg[1]/C

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r4_1024_1151_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.289ns (17.962%)  route 1.322ns (82.038%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          1.199     1.443    vbc/BtnC_IBUF
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.488 r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0_i_1/O
                         net (fo=8, routed)           0.123     1.611    vbc/p2_trail_grid_reg_r4_1024_1151_0_0/WE
    SLICE_X12Y107        RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1024_1151_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.839     2.004    vbc/p2_trail_grid_reg_r4_1024_1151_0_0/WCLK
    SLICE_X12Y107        RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1024_1151_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r4_1024_1151_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.289ns (17.962%)  route 1.322ns (82.038%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          1.199     1.443    vbc/BtnC_IBUF
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.488 r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0_i_1/O
                         net (fo=8, routed)           0.123     1.611    vbc/p2_trail_grid_reg_r4_1024_1151_0_0/WE
    SLICE_X12Y107        RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1024_1151_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.839     2.004    vbc/p2_trail_grid_reg_r4_1024_1151_0_0/WCLK
    SLICE_X12Y107        RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1024_1151_0_0/DP.LOW/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r4_1024_1151_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.289ns (17.962%)  route 1.322ns (82.038%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          1.199     1.443    vbc/BtnC_IBUF
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.488 r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0_i_1/O
                         net (fo=8, routed)           0.123     1.611    vbc/p2_trail_grid_reg_r4_1024_1151_0_0/WE
    SLICE_X12Y107        RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1024_1151_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.839     2.004    vbc/p2_trail_grid_reg_r4_1024_1151_0_0/WCLK
    SLICE_X12Y107        RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1024_1151_0_0/SP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r4_1024_1151_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.289ns (17.962%)  route 1.322ns (82.038%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          1.199     1.443    vbc/BtnC_IBUF
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.488 r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0_i_1/O
                         net (fo=8, routed)           0.123     1.611    vbc/p2_trail_grid_reg_r4_1024_1151_0_0/WE
    SLICE_X12Y107        RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1024_1151_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.839     2.004    vbc/p2_trail_grid_reg_r4_1024_1151_0_0/WCLK
    SLICE_X12Y107        RAMD64E                                      r  vbc/p2_trail_grid_reg_r4_1024_1151_0_0/SP.LOW/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r2_1024_1151_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.289ns (17.903%)  route 1.327ns (82.097%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          1.199     1.443    vbc/BtnC_IBUF
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.488 r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0_i_1/O
                         net (fo=8, routed)           0.129     1.617    vbc/p2_trail_grid_reg_r2_1024_1151_0_0/WE
    SLICE_X12Y106        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.840     2.005    vbc/p2_trail_grid_reg_r2_1024_1151_0_0/WCLK
    SLICE_X12Y106        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r2_1024_1151_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.289ns (17.903%)  route 1.327ns (82.097%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          1.199     1.443    vbc/BtnC_IBUF
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.488 r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0_i_1/O
                         net (fo=8, routed)           0.129     1.617    vbc/p2_trail_grid_reg_r2_1024_1151_0_0/WE
    SLICE_X12Y106        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.840     2.005    vbc/p2_trail_grid_reg_r2_1024_1151_0_0/WCLK
    SLICE_X12Y106        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0/DP.LOW/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r2_1024_1151_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.289ns (17.903%)  route 1.327ns (82.097%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          1.199     1.443    vbc/BtnC_IBUF
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.488 r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0_i_1/O
                         net (fo=8, routed)           0.129     1.617    vbc/p2_trail_grid_reg_r2_1024_1151_0_0/WE
    SLICE_X12Y106        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.840     2.005    vbc/p2_trail_grid_reg_r2_1024_1151_0_0/WCLK
    SLICE_X12Y106        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0/SP.HIGH/CLK

Slack:                    inf
  Source:                 BtnC
                            (input port)
  Destination:            vbc/p2_trail_grid_reg_r2_1024_1151_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.289ns (17.903%)  route 1.327ns (82.097%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BtnC (IN)
                         net (fo=0)                   0.000     0.000    BtnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BtnC_IBUF_inst/O
                         net (fo=29, routed)          1.199     1.443    vbc/BtnC_IBUF
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.488 r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0_i_1/O
                         net (fo=8, routed)           0.129     1.617    vbc/p2_trail_grid_reg_r2_1024_1151_0_0/WE
    SLICE_X12Y106        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=588, routed)         0.840     2.005    vbc/p2_trail_grid_reg_r2_1024_1151_0_0/WCLK
    SLICE_X12Y106        RAMD64E                                      r  vbc/p2_trail_grid_reg_r2_1024_1151_0_0/SP.LOW/CLK





