

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_222_20'
================================================================
* Date:           Wed Feb 26 23:19:24 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.643 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        3|       33|  30.000 ns|  0.330 us|    1|   31|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_222_20  |        1|       31|         2|          1|          1|  1 ~ 31|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   3238|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     220|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     220|   3301|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln222_fu_196_p2      |         +|   0|  0|   14|           7|           7|
    |k_6_fu_186_p2            |         +|   0|  0|   13|           5|           1|
    |sub_ln224_fu_162_p2      |         -|   0|  0|   18|           1|          11|
    |and_ln227_fu_267_p2      |       and|   0|  0|  128|         128|         128|
    |icmp_ln222_fu_202_p2     |      icmp|   0|  0|   13|           5|           5|
    |lshr_ln224_fu_152_p2     |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln226_fu_234_p2     |      lshr|   0|  0|  423|           8|         128|
    |lshr_ln227_fu_242_p2     |      lshr|   0|  0|  423|         128|         128|
    |output_axie4_data_2_out  |        or|   0|  0|  128|         128|         128|
    |cond_i113156_fu_247_p3   |    select|   0|  0|  128|           1|         128|
    |cond_i85_fu_254_p3       |    select|   0|  0|  128|           1|         128|
    |shl_ln224_fu_176_p2      |       shl|   0|  0|  423|         128|         128|
    |shl_ln226_fu_221_p2      |       shl|   0|  0|  423|           8|         128|
    |shl_ln227_fu_229_p2      |       shl|   0|  0|  423|         128|         128|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln227_fu_261_p2      |       xor|   0|  0|  128|         128|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 3238|         933|        1308|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add38353_fu_64                    |   9|          2|    7|         14|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_add38353_load    |   9|          2|    7|         14|
    |ap_sig_allocacmp_k_5              |   9|          2|    5|         10|
    |k_fu_60                           |   9|          2|    5|         10|
    |output_axie4_data_1_fu_56         |   9|          2|  128|        256|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  63|         14|  154|        308|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add38353_fu_64                    |    7|   0|    7|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln222_reg_334                |    1|   0|    1|          0|
    |k_fu_60                           |    5|   0|    5|          0|
    |output_axie4_data_1_fu_56         |  128|   0|  128|          0|
    |pixel_val_reg_329                 |    8|   0|    8|          0|
    |tmp_1_reg_306                     |    1|   0|    1|          0|
    |trunc_ln224_reg_318               |    8|   0|    8|          0|
    |zext_ln224_1_reg_323              |   29|   0|  128|         99|
    |zext_ln224_reg_312                |   29|   0|  128|         99|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  220|   0|  418|        198|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_222_20|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_222_20|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_222_20|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_222_20|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_222_20|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_222_20|  return value|
|empty                           |   in|    5|     ap_none|                                     empty|        scalar|
|output_axie4_data               |   in|  128|     ap_none|                         output_axie4_data|        scalar|
|input_axie4_data                |   in|  128|     ap_none|                          input_axie4_data|        scalar|
|sub_ln222                       |   in|    5|     ap_none|                                 sub_ln222|        scalar|
|output_axie4_data_2_out         |  out|  128|      ap_vld|                   output_axie4_data_2_out|       pointer|
|output_axie4_data_2_out_ap_vld  |  out|    1|      ap_vld|                   output_axie4_data_2_out|       pointer|
+--------------------------------+-----+-----+------------+------------------------------------------+--------------+

