Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Wed Feb 26 13:50:43 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : D:\TOOL\LatticeDiamond\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n sfifo_64x48 -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type ebfifo -sync_mode -depth 64 -width 48 -no_enable -pe -1 -pf -1 -sync_reset 
    Circuit name     : sfifo_64x48
    Module type      : fifoblk
    Module Version   : 5.1
    Ports            : 
	Inputs       : Data[47:0], Clock, WrEn, RdEn, Reset
	Outputs      : Q[47:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : sfifo_64x48.edn
    Verilog output   : sfifo_64x48.v
    Verilog template : sfifo_64x48_tmpl.v
    Verilog testbench: tb_sfifo_64x48_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : sfifo_64x48.srp
    Estimated Resource Usage:
            LUT : 60
            EBR : 2
            Reg : 23

END   SCUBA Module Synthesis

File: sfifo_64x48.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


