{
    "lib": "libvart-dpu-runner.so",
    "filename": "RCAN.xmodel",
    "kernel": [
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_3__Sequential_module__RCAB_6__input_190",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_3__Sequential_module__RCAB_5__input_185",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_2__Sequential_module__RCAB_2__input_119",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_2__Sequential_module__RCAB_1__input_114",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_2__Sequential_module__RCAB_0__input_109",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_1__Sequential_module__Conv2d_10__1370",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_2__Sequential_module__RCAB_6__input_139",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_2__Sequential_module__RCAB_5__input_134",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_2__Sequential_module__RCAB_4__input_129",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_3__Sequential_module__Conv2d_10__2314",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_1__Sequential_module__RCAB_8__input_98",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_1__Sequential_module__RCAB_7__input_93",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_2__Sequential_module__RCAB_3__input_124",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_1__Sequential_module__RCAB_1__input_63",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_1__Sequential_module__RCAB_0__input_58",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_0__Sequential_module__Conv2d_10__898",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_0__Sequential_module__RCAB_8__input_47",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_0__Sequential_module__RCAB_7__input_42",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_0__Sequential_module__RCAB_6__input_37",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_0__Sequential_module__RCAB_5__input_32",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_0__Sequential_module__RCAB_4__input_27",
        "subgraph_RCAN__RCAN_2836",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_3__Sequential_module__RCAB_8__input_200",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_4__Sequential_module__RCAB_6__input_241",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_4__Sequential_module__RCAB_5__input_236",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_4__Sequential_module__RCAB_4__input_231",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_4__Sequential_module__RCAB_3__input_226",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_4__Sequential_module__RCAB_2__input_221",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_3__Sequential_module__RCAB_7__input_195",
        "subgraph_RCAN__RCAN_Conv2d_conv1__input_2",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_4__Sequential_module__RCAB_8__input_251",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_4__Sequential_module__RCAB_7__input_246",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_4__Sequential_module__RCAB_1__input_216",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_1__Sequential_module__RCAB_2__input_68",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_1__Sequential_module__RCAB_3__input_73",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_1__Sequential_module__RCAB_4__input_78",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_1__Sequential_module__RCAB_5__input_83",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_1__Sequential_module__RCAB_6__input_88",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_3__Sequential_module__RCAB_0__input_160",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_2__Sequential_module__RCAB_7__input_144",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_2__Sequential_module__RCAB_8__input_149",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_2__Sequential_module__Conv2d_10__1842",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_3__Sequential_module__RCAB_1__input_165",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_4__Sequential_module__RCAB_0__input_211",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_3__Sequential_module__RCAB_2__input_170",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_3__Sequential_module__RCAB_3__input_175",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_3__Sequential_module__RCAB_4__input_180",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_0__Sequential_module__RCAB_3__input_22",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_0__Sequential_module__RCAB_2__input_17",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_0__Sequential_module__RCAB_1__input_12",
        "subgraph_RCAN__RCAN_Sequential_rgs__RG_0__Sequential_module__RCAB_0__input_7"
    ],
    "target": "DPUCVDX8G_ISA0_B1600_01000020F2014404"
}
