m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Polar/risc-v-micro-master/risc-v-micro-master/cpu
Eadder
Z0 w1689741191
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 d/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu
Z5 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/adder.vhd
Z6 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/adder.vhd
l0
L5
VKf>eFz=a<GBoo3YngegD93
!s100 zV4HI2j7glRZJ1W]7Febo0
Z7 OV;C;10.5b;63
32
Z8 !s110 1692521722
!i10b 1
Z9 !s108 1692521722.000000
Z10 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/adder.vhd|
Z11 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/adder.vhd|
!i113 1
Z12 o-work work
Z13 tExplicit 1 CvgOpt 0
Aarch
R1
R2
R3
DEx4 work 5 adder 0 22 Kf>eFz=a<GBoo3YngegD93
l32
L19
VZm8RoXeOY>HoUl44FI>L20
!s100 `Klc`fD5bVh5@O2CV?Hkg3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eaddress_decoder
Z14 w1689046296
Z15 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R1
R2
R3
R4
Z16 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/address_decoder.vhd
Z17 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/address_decoder.vhd
l0
L6
VmEgG@GBTlCkC<84f]hU<E3
!s100 O1<[k]bLV[2zLQWbRzJ<a2
R7
32
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/address_decoder.vhd|
Z19 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/address_decoder.vhd|
!i113 1
R12
R13
Artl
R15
R1
R2
R3
DEx4 work 15 address_decoder 0 22 mEgG@GBTlCkC<84f]hU<E3
l18
L16
VD2hla[Q6n4WC_EkC8`YGU1
!s100 k<1Z=419_E^?Z^mMileN[0
R7
32
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
Ealu
Z20 w1689156175
Z21 DPx8 synopsys 10 attributes 0 22 liCm]LV3<lX4Zl>o6^8IV1
Z22 DPx4 ieee 14 std_logic_misc 0 22 BLzBaQbXS>Q1z>5YO]m[52
R1
R2
R3
R4
Z23 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu.vhd
Z24 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu.vhd
l0
L6
V^8EefM6aaLCmefWzbNZG?3
!s100 RB2F1PolfZ8_86W<eCVod1
R7
32
R8
!i10b 1
R9
Z25 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu.vhd|
Z26 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu.vhd|
!i113 1
R12
R13
Aarch
R21
R22
R1
R2
R3
DEx4 work 3 alu 0 22 ^8EefM6aaLCmefWzbNZG?3
l55
L26
VS>2BgNISG?5MG?APMd@lW2
!s100 27z0fJCo;8@e0UO<TOUY@2
R7
32
R8
!i10b 1
R9
R25
R26
!i113 1
R12
R13
Ealu_controller
Z27 w1689155643
R1
R2
R3
R4
Z28 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu_controller.vhd
Z29 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu_controller.vhd
l0
L5
VH=@I5J80zJmSSh8>j<5I_2
!s100 58]LgkPAjlh:LBZXDOzec2
R7
32
R8
!i10b 1
R9
Z30 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu_controller.vhd|
Z31 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/alu_controller.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 14 alu_controller 0 22 H=@I5J80zJmSSh8>j<5I_2
l17
L15
V>O>J9Q4Yn2cR9n=B3O?iQ2
!s100 CBMoW;7C]2i=4MJ=H9ZA>1
R7
32
R8
!i10b 1
R9
R30
R31
!i113 1
R12
R13
Ebranch_calculator
Z32 w1689582034
R1
R2
R3
R4
Z33 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_calculator.vhd
Z34 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_calculator.vhd
l0
L5
VYCWfJd0U=G:4m=[NTNg;=1
!s100 _7lTz:8@SWSG7Ka?n2^]O3
R7
32
R8
!i10b 1
R9
Z35 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_calculator.vhd|
Z36 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_calculator.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 17 branch_calculator 0 22 YCWfJd0U=G:4m=[NTNg;=1
l34
L18
VZ1eM_gWkd;il>_[o<3WA^2
!s100 iU:Q1=g19K9[:V1;3?O_f1
R7
32
R8
!i10b 1
R9
R35
R36
!i113 1
R12
R13
Ebranch_controller
Z37 w1692073362
R1
R2
R3
R4
Z38 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_controller.vhd
Z39 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_controller.vhd
l0
L5
VeIHbhc?kihDFR_B09]M3Y3
!s100 dT2`A0FgMM1zX2BIJlAG62
R7
32
R8
!i10b 1
R9
Z40 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_controller.vhd|
Z41 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/branch_controller.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 17 branch_controller 0 22 eIHbhc?kihDFR_B09]M3Y3
l23
L19
VUg_j5OHM21?7CkcWmjhUJ3
!s100 QBPeNH>JF7hz4ZG@8`1z<0
R7
32
R8
!i10b 1
R9
R40
R41
!i113 1
R12
R13
Econtrol_unit
Z42 w1689584209
R1
R2
R3
R4
Z43 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/control_unit.vhd
Z44 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/control_unit.vhd
l0
L5
VNYI966;TTH0bAMV<@`l>Y0
!s100 mllEfCVbnfG7??U3@IlmG3
R7
32
R8
!i10b 1
R9
Z45 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/control_unit.vhd|
Z46 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/control_unit.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 12 control_unit 0 22 NYI966;TTH0bAMV<@`l>Y0
l18
L16
VT0khA[7O;0g`1@R_XV`Ij1
!s100 @4Eaf;Oj7WA`P2j0ahB^b1
R7
32
R8
!i10b 1
R9
R45
R46
!i113 1
R12
R13
Ecpu
Z47 w1689240548
R1
R2
R3
R4
Z48 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu.vhd
Z49 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu.vhd
l0
L5
V;]QElUKdjKz[_f>[[hEA<2
!s100 dGFEYSh?aQ9@IdNhJ6GX=2
R7
32
Z50 !s110 1692521492
!i10b 1
Z51 !s108 1692521492.000000
Z52 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu.vhd|
Z53 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z54 DEx4 work 3 cpu 0 22 ;]QElUKdjKz[_f>[[hEA<2
l185
L15
Vg^]3N[f4TlH30<VJEzmkf1
!s100 lh1LVh_`5YMj2DRYP16j_3
R7
32
R50
!i10b 1
R51
R52
R53
!i113 1
R12
R13
Ecpu_pipelined
Z55 w1692521665
R1
R2
R3
R4
Z56 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined.vhd
Z57 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined.vhd
l0
L5
Vja8gH0ojR]?l:36:ISIPZ0
!s100 Q4H>bRNcDP<YhP<>YAdjL0
R7
32
Z58 !s110 1692521723
!i10b 1
R9
Z59 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined.vhd|
Z60 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 13 cpu_pipelined 0 22 ja8gH0ojR]?l:36:ISIPZ0
l398
L45
VjEVWCfzm[4S64l5RSE7hP0
!s100 b0@OAUbUkb89NR@JmGm[O1
R7
32
R58
!i10b 1
R9
R59
R60
!i113 1
R12
R13
Ecpu_pipelined_tb
Z61 w1691313348
R1
R2
R3
R4
Z62 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined_tb.vhd
Z63 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined_tb.vhd
l0
L5
VazYd@8RC=An;K8EF0acD]1
!s100 2LVSTBO6bSX43:4_FFZ4C2
R7
32
Z64 !s110 1692521493
!i10b 1
Z65 !s108 1692521493.000000
Z66 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined_tb.vhd|
Z67 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_pipelined_tb.vhd|
!i113 1
R12
R13
Asim
DEx4 work 13 cpu_pipelined 0 22 bfT[h@d3dQ0Sm:38mLL<71
R1
R2
R3
DEx4 work 16 cpu_pipelined_tb 0 22 azYd@8RC=An;K8EF0acD]1
l72
L8
Vzkk<SUeCUooRQLGLVXUhd2
!s100 CUN7::Hee2:zZ67LSWlCV0
R7
32
!s110 1691481429
!i10b 1
!s108 1691481429.000000
R66
R67
!i113 1
R12
R13
Ecpu_tb
Z68 w1689241504
R1
R2
R3
R4
Z69 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_tb.vhd
Z70 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_tb.vhd
l0
L5
VF;3O?lLiVVkK:@=RYNASf0
!s100 ^RDZRzN_cme?[;=@6]@^S0
R7
32
R64
!i10b 1
R65
Z71 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_tb.vhd|
Z72 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/cpu_tb.vhd|
!i113 1
R12
R13
Asim
R54
R1
R2
R3
DEx4 work 6 cpu_tb 0 22 F;3O?lLiVVkK:@=RYNASf0
l27
L8
VWQ[4;P:<9j=z5NNRmA2>H2
!s100 eLQ]V5cKGHUDEHNAADRSl3
R7
32
R64
!i10b 1
R65
R71
R72
!i113 1
R12
R13
Edata_memory
Z73 w1692109746
R1
R2
R3
R4
Z74 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/data_memory.vhd
Z75 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/data_memory.vhd
l0
L5
V<NSe?P@nS3EhjAM`SbJF[1
!s100 eWjLjG`0Ed@Q_ZVnYaa_^0
R7
32
R8
!i10b 1
R9
Z76 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/data_memory.vhd|
Z77 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/data_memory.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 11 data_memory 0 22 <NSe?P@nS3EhjAM`SbJF[1
l81
L51
V;K0D74_k[GLMRQd69XQbY3
!s100 78ih<ZDOiXR9;WB9B:VJb3
R7
32
R8
!i10b 1
R9
R76
R77
!i113 1
R12
R13
Eex_mem_pipe_reg
Z78 w1689576331
R1
R2
R3
R4
Z79 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd
Z80 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd
l0
L5
V?GCab[cO0;L9dA1NO<2R72
!s100 dAdfhjO6cEMECmRP@X15R0
R7
32
R8
!i10b 1
R9
Z81 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd|
Z82 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/ex_mem_pipe_reg.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 15 ex_mem_pipe_reg 0 22 ?GCab[cO0;L9dA1NO<2R72
l43
L34
VHd1G6FDV>JG6BQQKX<zNQ1
!s100 D6ePORbH^i[dckOZj`9N51
R7
32
R8
!i10b 1
R9
R81
R82
!i113 1
R12
R13
Eforwarding_unit
Z83 w1692004830
R1
R2
R3
R4
Z84 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit.vhd
Z85 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit.vhd
l0
L5
Vaa2?n`eC:RgNb4FO9e5;M2
!s100 Th=CJ;:ko`bT<G;05C5]J3
R7
32
R8
!i10b 1
R9
Z86 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit.vhd|
Z87 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 15 forwarding_unit 0 22 aa2?n`eC:RgNb4FO9e5;M2
l15
L14
VhL:W@0HOb[e02^VN^_=<Y2
!s100 R]c9CmNa1WzJTV;bQ1B^m3
R7
32
R8
!i10b 1
R9
R86
R87
!i113 1
R12
R13
Eforwarding_unit_branch
Z88 w1692168477
R1
R2
R3
R4
Z89 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit_branch.vhd
Z90 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit_branch.vhd
l0
L5
VM9oJUU_@n>7Ec5SS2^FT92
!s100 7j9A0giXbBF`LC;bn5SG?1
R7
32
R8
!i10b 1
R9
Z91 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit_branch.vhd|
Z92 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/forwarding_unit_branch.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 22 forwarding_unit_branch 0 22 M9oJUU_@n>7Ec5SS2^FT92
l16
L15
VWDH9zP=ALHf9Ncmc11?mZ0
!s100 ED^i>2``lDTJ?D^;C?>IQ0
R7
32
R8
!i10b 1
R9
R91
R92
!i113 1
R12
R13
Efull_adder
Z93 w1688107372
R1
R2
R3
R4
Z94 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/full_adder.vhd
Z95 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/full_adder.vhd
l0
L5
VT72HMo>WmV:eO2?ZdYLJG3
!s100 6n3=^a>[9G?hbUE?cWjSG3
R7
32
R8
!i10b 1
Z96 !s108 1692521721.000000
Z97 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/full_adder.vhd|
Z98 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/full_adder.vhd|
!i113 1
R12
R13
Aarch
R1
R2
R3
DEx4 work 10 full_adder 0 22 T72HMo>WmV:eO2?ZdYLJG3
l25
L15
VLe_?<X@h[1iP:A3F4gW>03
!s100 0dz2nZ74G@FCdz7OaGe233
R7
32
R8
!i10b 1
R96
R97
R98
!i113 1
R12
R13
Ehalf_adder
R93
R1
R2
R3
R4
Z99 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/half_adder.vhd
Z100 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/half_adder.vhd
l0
L5
VNaXA@m2[J5o2_WfbgRa<D0
!s100 f=QldB?kKBdX<g]bW<T`K3
R7
32
Z101 !s110 1692521721
!i10b 1
R96
Z102 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/half_adder.vhd|
Z103 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/half_adder.vhd|
!i113 1
R12
R13
Aarch
R1
R2
R3
DEx4 work 10 half_adder 0 22 NaXA@m2[J5o2_WfbgRa<D0
l16
L14
VO`0Ne1GPM]NlgoRZ5I>1G3
!s100 JX]LjVK0i@0lG@SENF^h?2
R7
32
R101
!i10b 1
R96
R102
R103
!i113 1
R12
R13
Ehazard_detection
Z104 w1689582723
R1
R2
R3
R4
Z105 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/hazard_detection.vhd
Z106 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/hazard_detection.vhd
l0
L5
ViSo7G6WNYY^eK^LT0bPFC3
!s100 ZCWbQELd;SMHE;?eLcV9>0
R7
32
R8
!i10b 1
R9
Z107 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/hazard_detection.vhd|
Z108 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/hazard_detection.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 16 hazard_detection 0 22 iSo7G6WNYY^eK^LT0bPFC3
l17
L15
V<oD^;FPNA]zieQn^ClKof0
!s100 9FABHnLFhIi=agJKc>E6:1
R7
32
R8
!i10b 1
R9
R107
R108
!i113 1
R12
R13
Ei2c_master
R93
Z109 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z110 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R2
R3
R4
Z111 8/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/i2c/i2c_master.vhd
Z112 F/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/i2c/i2c_master.vhd
l0
L5
VHoLLWaI79[?`kQj`[i4_g2
!s100 G^;l]fkk]h73j3B[FBU2J2
R7
32
R58
!i10b 1
Z113 !s108 1692521723.000000
Z114 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/i2c/i2c_master.vhd|
Z115 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/i2c/i2c_master.vhd|
!i113 1
R12
R13
Alogic
R109
R110
R2
R3
DEx4 work 10 i2c_master 0 22 HoLLWaI79[?`kQj`[i4_g2
l38
L24
V<VPTSZKY0LK]>>OHC5L?_0
!s100 n_JdE2Dc;zX>;3N[cG9N:1
R7
32
R58
!i10b 1
R113
R114
R115
!i113 1
R12
R13
Ei2c_master_container
Z116 w1691944469
R1
R2
R3
R4
Z117 8/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/i2c/i2c_master_container.vhd
Z118 F/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/i2c/i2c_master_container.vhd
l0
L5
VzBVzJ7a_VR]i8Qibd0DOo3
!s100 D<dE::[NH2cBTNk[WfJMO1
R7
32
R58
!i10b 1
R113
Z119 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/i2c/i2c_master_container.vhd|
Z120 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/i2c/i2c_master_container.vhd|
!i113 1
R12
R13
Aarch
R1
R2
R3
DEx4 work 20 i2c_master_container 0 22 zBVzJ7a_VR]i8Qibd0DOo3
l60
L36
Vo9HWn3QBVN>LWSEz<L3@D1
!s100 <QTTe@5CdzgHel?9YlRXb2
R7
32
R58
!i10b 1
R113
R119
R120
!i113 1
R12
R13
Eid_ex_pipe_reg
Z121 w1689741538
R1
R2
R3
R4
Z122 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd
Z123 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd
l0
L5
VT^Ok=jYdZl0Bj`NlHa:ln1
!s100 >d@T8EY=VA^jY?`>AGW2n3
R7
32
R8
!i10b 1
R9
Z124 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd|
Z125 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/id_ex_pipe_reg.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 14 id_ex_pipe_reg 0 22 T^Ok=jYdZl0Bj`NlHa:ln1
l50
L39
VZX7W^o@CR[Z4T>@ifO_JX0
!s100 Idb4o@i9j<fZGO?dXjF170
R7
32
R8
!i10b 1
R9
R124
R125
!i113 1
R12
R13
Eif_id_pipe_reg
Z126 w1691976905
R1
R2
R3
R4
Z127 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/if_id_pipe_reg.vhd
Z128 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/if_id_pipe_reg.vhd
l0
L5
VmUO39R5C4DN02D=:]`L2Q1
!s100 ;0T0YJoX_3GddBHT2eZJz3
R7
32
R8
!i10b 1
R9
Z129 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/if_id_pipe_reg.vhd|
Z130 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/if_id_pipe_reg.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 14 if_id_pipe_reg 0 22 mUO39R5C4DN02D=:]`L2Q1
l26
L24
VMfJJ8zE`>_=m@b@?]M6:U2
!s100 Ei>>IP[Q_9KX:4N65=Sad2
R7
32
R8
!i10b 1
R9
R129
R130
!i113 1
R12
R13
Eimmediate_generator
Z131 w1689240179
R1
R2
R3
R4
Z132 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/immediate_generator.vhd
Z133 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/immediate_generator.vhd
l0
L5
VKm<`TIYRG;56Q8GD:7AQ33
!s100 c9WMKdTAZk1[S2V0^Nm2W2
R7
32
R8
!i10b 1
R9
Z134 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/immediate_generator.vhd|
Z135 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/immediate_generator.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 19 immediate_generator 0 22 Km<`TIYRG;56Q8GD:7AQ33
l21
L15
ViFiF^jbo>0YC7B1d[AcJ=3
!s100 ]VTZ20Zj9dED^]V8?DH720
R7
32
R8
!i10b 1
R9
R134
R135
!i113 1
R12
R13
Einstruction_memory
Z136 w1692521484
R15
R1
R2
R3
R4
Z137 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/instruction_memory.vhd
Z138 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/instruction_memory.vhd
l0
L6
VZogJCfYk;:`EnRl:E<ZdQ1
!s100 lO2cb7A1k[?;O[<mmeK^M2
R7
32
R8
!i10b 1
R9
Z139 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/instruction_memory.vhd|
Z140 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/instruction_memory.vhd|
!i113 1
R12
R13
Artl
R15
R1
R2
R3
DEx4 work 18 instruction_memory 0 22 ZogJCfYk;:`EnRl:E<ZdQ1
l41
L23
VbdBU4RKHHDnel6kiYBU6h3
!s100 ]Id_f[6FdSP@TIR86D;U81
R7
32
R8
!i10b 1
R9
R139
R140
!i113 1
R12
R13
Eio
Z141 w1692177098
R1
R2
R3
R4
Z142 8/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/io/io.vhd
Z143 F/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/io/io.vhd
l0
L5
VmbUSIiP6cNO<C>AH2EmWZ3
!s100 <nZdVg_lY>d;^PnZlL>]:0
R7
32
R58
!i10b 1
R113
Z144 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/io/io.vhd|
Z145 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/io/io.vhd|
!i113 1
R12
R13
Aarch
R1
R2
R3
DEx4 work 2 io 0 22 mbUSIiP6cNO<C>AH2EmWZ3
l164
L52
V15a_QU42W5AO?;<4J>bE02
!s100 AQ^?U<^29X[0FcF1nRn2i0
R7
32
R58
!i10b 1
R113
R144
R145
!i113 1
R12
R13
Eiopin
Z146 w1692115435
R1
R2
R3
R4
Z147 8/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/io/iopin.vhd
Z148 F/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/io/iopin.vhd
l0
L5
VnIIkmSn:mfcH7zYb51gDK0
!s100 __OH?>flRfm^LMJccR>>H0
R7
32
R58
!i10b 1
R113
Z149 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/io/iopin.vhd|
Z150 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/io/iopin.vhd|
!i113 1
R12
R13
Aarch
R1
R2
R3
DEx4 work 5 iopin 0 22 nIIkmSn:mfcH7zYb51gDK0
l23
L21
VX8znoo3zSJZVl2mVP5Mj]3
!s100 ;3[ncVm=PEWlR@NaDUeVz3
R7
32
R58
!i10b 1
R113
R149
R150
!i113 1
R12
R13
Emem_wb_pipe_reg
Z151 w1689577080
R1
R2
R3
R4
Z152 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd
Z153 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd
l0
L5
VaH><EJ`=]JYi;cY6B]9M02
!s100 ]SUFl8XA^bWo6;>7hgnl03
R7
32
R8
!i10b 1
R9
Z154 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd|
Z155 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/mem_wb_pipe_reg.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 15 mem_wb_pipe_reg 0 22 aH><EJ`=]JYi;cY6B]9M02
l34
L29
V_COXf`DPd1f[A9SLE3G>P0
!s100 RF;5YE6oX<DXTT]P4]<[>3
R7
32
R8
!i10b 1
R9
R154
R155
!i113 1
R12
R13
Emicrocontroller
Z156 w1692177130
R1
R2
R3
R4
Z157 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/microcontroller.vhd
Z158 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/microcontroller.vhd
l0
L5
V@09AiHK]Ii[Mc_[RI[D;F2
!s100 i2K@SDXSCPUBR6VPaNoF52
R7
32
R58
!i10b 1
R113
Z159 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/microcontroller.vhd|
Z160 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/microcontroller.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 15 microcontroller 0 22 @09AiHK]Ii[Mc_[RI[D;F2
l116
L17
VVgf1kcCO2[I]GiZ:QLG6S0
!s100 >K1RO6@]egWMFRXdfl[o22
R7
32
R58
!i10b 1
R113
R159
R160
!i113 1
R12
R13
Emicrocontroller_tb
Z161 w1692177362
R1
R2
R3
R4
Z162 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/microcontroller_tb.vhd
Z163 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/microcontroller_tb.vhd
l0
L5
VF=mQlX^;n?dZgEHPUZmi`3
!s100 lB3GIgQF9WeJiE^ef;9Ti0
R7
32
R58
!i10b 1
R113
Z164 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/microcontroller_tb.vhd|
Z165 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/microcontroller_tb.vhd|
!i113 1
R12
R13
Asim
R1
R2
R3
Z166 DEx4 work 18 microcontroller_tb 0 22 F=mQlX^;n?dZgEHPUZmi`3
l32
L8
Z167 VDFMQU[N7X`_;f8Si9EWaF1
Z168 !s100 ]bI^E9Kj214X3k?6RKIWd1
R7
32
R58
!i10b 1
R113
R164
R165
!i113 1
R12
R13
Emultiplier
R93
R1
R2
R3
R4
Z169 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/multiplier.vhd
Z170 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/multiplier.vhd
l0
L5
VK<JnR6kmReH49LgYHm7k70
!s100 iY^WR0PMzIHkD[1EJ8HFD0
R7
32
Z171 !s110 1691045582
!i10b 1
Z172 !s108 1691045582.000000
Z173 !s90 -reportprogress|30|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/multiplier.vhd|
Z174 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/multiplier.vhd|
!i113 1
R12
R13
Aarch
R1
R2
R3
DEx4 work 10 multiplier 0 22 K<JnR6kmReH49LgYHm7k70
l40
L16
V[IZmV?6c?acXQa[Y0MW8R0
!s100 4S@4RBJ>J32a@DZe:81li1
R7
32
R171
!i10b 1
R172
R173
R174
!i113 1
R12
R13
Eone_bit_alu
R93
R1
R2
R3
R4
Z175 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/one_bit_alu.vhd
Z176 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/one_bit_alu.vhd
l0
L5
VzOizTM;nZf7Eii?SOW2^T3
!s100 46ezP=S`d>c7dz0KKJio23
R7
32
R8
!i10b 1
R9
Z177 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/one_bit_alu.vhd|
Z178 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/one_bit_alu.vhd|
!i113 1
R12
R13
Aarch
R1
R2
R3
DEx4 work 11 one_bit_alu 0 22 zOizTM;nZf7Eii?SOW2^T3
l39
L26
VU3hM4XDX^fcVA38_NLlRc1
!s100 cVhPZhJ;Z2bN@oMA1URoj3
R7
32
R8
!i10b 1
R9
R177
R178
!i113 1
R12
R13
Epc
Z179 w1692037831
R1
R2
R3
R4
Z180 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc.vhd
Z181 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc.vhd
l0
L5
Vh4IE7YmKTKVR;dJC]cO;l2
!s100 Xen:AF[dlc2;HX_foZQ_90
R7
32
R8
!i10b 1
R9
Z182 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc.vhd|
Z183 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc.vhd|
!i113 1
R12
R13
Aarch
R1
R2
R3
DEx4 work 2 pc 0 22 h4IE7YmKTKVR;dJC]cO;l2
l31
L24
V7KFAF38hDZF5c03B4?^VQ2
!s100 9KNZ?F7Ec2RA0@zgFMzC20
R7
32
R8
!i10b 1
R9
R182
R183
!i113 1
R12
R13
Epc_container
Z184 w1692010935
R1
R2
R3
R4
Z185 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container.vhd
Z186 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container.vhd
l0
L5
V4@OkPnBIzk?C5bPFKc56D0
!s100 dMW=UKGOzNL^S0n4gYbU60
R7
32
R8
!i10b 1
R9
Z187 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container.vhd|
Z188 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 12 pc_container 0 22 4@OkPnBIzk?C5bPFKc56D0
l67
L31
VlbJM?E:V9<?aKj:3AVnPe2
!s100 UiYP>SfaXQLm0;3W@Ckij3
R7
32
R8
!i10b 1
R9
R187
R188
!i113 1
R12
R13
Epc_container_tb
w1688976538
R1
R2
R3
R4
8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container_tb.vhd
F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container_tb.vhd
l0
L6
VR0FLnEk=@j>;L@ND3lI5k1
!s100 TiDnUO0[k_O?i6beb6[K13
R7
32
!s110 1691052307
!i10b 1
!s108 1691052307.000000
!s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container_tb.vhd|
!s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/pc_container_tb.vhd|
!i113 1
R12
R13
Eregister_file
Z189 w1692167592
R1
R2
R3
R4
Z190 8/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/register_file.vhd
Z191 F/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/register_file.vhd
l0
L5
V;_kk@CS6<0?IeeagE[LC^3
!s100 fZ1KY>ao9JN[26iK3=Rk=3
R7
32
R8
!i10b 1
R9
Z192 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/register_file.vhd|
Z193 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/cpu/register_file.vhd|
!i113 1
R12
R13
Aarch
R1
R2
R3
DEx4 work 13 register_file 0 22 ;_kk@CS6<0?IeeagE[LC^3
l35
L32
VS`TGPDa:X<J4]@^KQ[X^A3
!s100 G`ECMfZ5n52FZ^lD0M_Ho0
R7
32
R8
!i10b 1
R9
R192
R193
!i113 1
R12
R13
Espi_master
Z194 w1691977456
R1
R2
R3
R4
Z195 8/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/spi/spi_master.vhd
Z196 F/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/spi/spi_master.vhd
l0
L37
VN^[AmSnl2N7Z[f_PVMif73
!s100 0F0<3ebl7z@L;0H5Ne<AR3
R7
32
R58
!i10b 1
R113
Z197 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/spi/spi_master.vhd|
Z198 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/spi/spi_master.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 10 spi_master 0 22 N^[AmSnl2N7Z[f_PVMif73
l82
L65
V<CTX2Z>Pf]7gglF_95>eJ0
!s100 LoAK:6I^A_G^kiARcfn8^2
R7
32
R58
!i10b 1
R113
R197
R198
!i113 1
R12
R13
Espi_master_container
Z199 w1691826753
R1
R2
R3
R4
Z200 8/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/spi/spi_master_container.vhd
Z201 F/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/spi/spi_master_container.vhd
l0
L5
VbY_Rk9mY16[[dQGfC]?8;3
!s100 Kz@@SQ:^AGO@KezE>X?UX1
R7
32
R58
!i10b 1
R113
Z202 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/spi/spi_master_container.vhd|
Z203 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/spi/spi_master_container.vhd|
!i113 1
R12
R13
Aarch
R1
R2
R3
DEx4 work 20 spi_master_container 0 22 bY_Rk9mY16[[dQGfC]?8;3
l69
L35
VjXN;X;;ZG;Ae?;EA2>e302
!s100 B];UANCkcT[cLU?nGzD2O2
R7
32
R58
!i10b 1
R113
R202
R203
!i113 1
R12
R13
Euart
Z204 w1691816105
R1
R2
R3
R4
Z205 8/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart.vhd
Z206 F/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart.vhd
l0
L5
VkaTLgKZE8d9X;6<0QHi790
!s100 eg>Kb697`G=zdf0`KZdW;3
R7
32
R58
!i10b 1
R113
Z207 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart.vhd|
Z208 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 4 uart 0 22 kaTLgKZE8d9X;6<0QHi790
l59
L33
V=n_Ea>HNFAM3c9WB?S6Ie3
!s100 ^Y_eC3obQ7^>kKO>nEfnN2
R7
32
R58
!i10b 1
R113
R207
R208
!i113 1
R12
R13
Euart_container
Z209 w1691826767
R1
R2
R3
R4
Z210 8/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart_container.vhd
Z211 F/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart_container.vhd
l0
L5
VZm0mQIfbmIDbjnCBzC<e[2
!s100 lI]N^mIP:E47C6PWDeWK[0
R7
32
R58
!i10b 1
R113
Z212 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart_container.vhd|
Z213 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart_container.vhd|
!i113 1
R12
R13
Aarch
R1
R2
R3
DEx4 work 14 uart_container 0 22 Zm0mQIfbmIDbjnCBzC<e[2
l65
L31
ViO78Bb[IU[5_8ClfS`NSE2
!s100 :QOdFJ^G>]fMe6bAd=T4f1
R7
32
R58
!i10b 1
R113
R212
R213
!i113 1
R12
R13
Euart_rx
R93
R1
R2
R3
R4
Z214 8/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart_rx.vhd
Z215 F/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart_rx.vhd
l0
L5
V3?fEeH5314lnYiFE2:nen3
!s100 Ab:ag31DPzGR@WKa3IL9[2
R7
32
R58
!i10b 1
R113
Z216 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart_rx.vhd|
Z217 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart_rx.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 7 uart_rx 0 22 3?fEeH5314lnYiFE2:nen3
l28
L19
VCSakOl7I]Jc0igK@lVX9Z3
!s100 5j4lUZ^[fB[74]5K;CCg53
R7
32
R58
!i10b 1
R113
R216
R217
!i113 1
R12
R13
Euart_tx
R93
R1
R2
R3
R4
Z218 8/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart_tx.vhd
Z219 F/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart_tx.vhd
l0
L5
VS;[[I;Y4QcJLLS`9KgiYW0
!s100 @4=6PPkbfPBOBU1[fKZC[3
R7
32
R58
!i10b 1
R113
Z220 !s90 -reportprogress|300|-work|work|/home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart_tx.vhd|
Z221 !s107 /home/polar/Documents/liverpool_project/risc-v-micro-master/peripherals/uart/uart_tx.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 7 uart_tx 0 22 S;[[I;Y4QcJLLS`9KgiYW0
l27
L16
V8?=0iQFR2_=QdgZVm2ZE61
!s100 _IDj_keTBGl`jIb=gmBz02
R7
32
R58
!i10b 1
R113
R220
R221
!i113 1
R12
R13
