module e(
   logic a
);
assign D = a;
endmodule