<root><simulation><result_generated_time />2023-05-17 19:06:38<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 50, 'OX': 50, 'IY': 150, 'IX': 150, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 36864, 'I': 5760000, 'O': 40000}<total_data_reuse />{'W': 2500, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [8, 1, 1], 'O': [512, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OY', 2)]], [[('K', 16)], [('C', 2), ('K', 8)]], [], []]<I />[[[('K', 16)], [('K', 8)]], [[('OY', 2)], [('C', 2), ('OY', 2)]], [], []]<O />[[[], [('C', 2)]], [[('K', 16), ('OY', 2)], [('K', 8), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 16), ('FY', 3), ('FX', 3), ('C', 8), ('OX', 50), ('OY', 13)], []]<I />[[], [('C', 16), ('FY', 3), ('FX', 3), ('C', 8), ('OX', 50)], [('OY', 13)]]<O />[[('C', 16), ('FY', 3), ('FX', 3), ('C', 8)], [('OX', 50)], [('OY', 13)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 1, 650, 1], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [2.0, 1152, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 2359296, 2359296], 'I': [8, 3686400, 47923200], 'O': [8, 204800, 2662400], 'O_partial': [8, 0, 0], 'O_final': [0, 204800, 2662400]}<actual_mem_utilization_individual />{'W': [0.02, 0.07, 0.0], 'I': [0.02, 0.11, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.19, 0.0], 'I': [0.02, 0.19, 0.0], 'O': [0.02, 0.19, 0.0]}<effective_mem_size_bit />{'W': [8, 2359296, 2359296], 'I': [8, 3686400, 47923200], 'O': [8, 4096, 204800], 'O_partial': [8, 0, 0], 'O_final': [0, 4096, 204800]}<total_unit_count />{'W': [1024, 256, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 512, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [8, 8, 1, 1], 'O': [512, 512, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[23961600, 23961600], [23961600, 36864], [36864, 0]]<I />[[5760000, 5760000], [5760000, 5760000], [5760000, 0]]<O />[[(46040000, 46080000), (40000, 0)], [(0, 40000), (40000, 0)], [(0, 40000), (0, 0)]]<O_partial />[[(46040000, 46080000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (40000, 0)], [(0, 40000), (40000, 0)], [(0, 40000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2995200, 2995200], [374400, 576], [144, 0]]<I />[[720000, 720000], [90000, 90000], [22500, 0]]<O />[[(5755000, 5760000), (5000, 0)], [(0, 625), (625, 0)], [(0, 156), (0, 0)]]<O_partial />[([5755000, 5760000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [5000, 0]), ([0, 625], [625, 0]), ([0, 156], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />0</mac_count></basic_info><energy><total_energy />201556195.4<mem_energy_breakdown><W />[2098.4, 39470.0, 191.8]<I />[504.4, 17836.9, 29966.6]<O />[4035.4, 123.9, 208.1]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />0.0<total />201461760.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.249<utilization_without_data_loading />0.25<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.249<mac_utilize_temporal_without_data_loading />0.25</mac_array_utilization><latency><latency_cycle_with_data_loading />3007006<latency_cycle_without_data_loading />2995197<ideal_computing_cycle />748800<data_loading><load_cycle_total />11809<load_cycle_individual />{'W': [4, 4608, 0], 'I': [1, 7200, 0]}<load_cycle_combined />{'W': 4608, 'I': 7200}</data_loading><mem_stalling><mem_stall_cycle_total />2246397<mem_stall_cycle_individual />{'W': [[-748799], [-748799, 2246397], [-748800, -748800]], 'I': [[-748799], [-748799, -748799], [-604800, -669600]], 'O': [[-748800], [-748800, -743600], [-743600, -747500]]}<mem_stall_cycle_shared />{'W': [[-748799], [-748799, 2246397], [0, 0]], 'I': [[-748799], [-748799, 2246397], [0, 0]], 'O': [[-748800], [-748800, -743600], [-743600, -747500]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 2359296, 2359296], 'I': [8, 3686400, 47923200], 'O': [8, 204800, 2662400], 'O_partial': [8, 0, 0], 'O_final': [0, 204800, 2662400]}<data_size_each_level_total />{'W': [2048, 2359296, 2359296], 'I': [64, 3686400, 47923200], 'O': [4096, 204800, 2662400]}<loop_cycles_each_level />{'W': [1, 748800, 748800], 'I': [1, 57600, 748800], 'O': [1152, 57600, 748800]}<top_ir_loop_size />{'W': [1, 650, 1], 'I': [1, 1, 1], 'O': [1152, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [2048.0, 3.2], [3.2, 3.2]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 0.0], [3.6, 3.6], [3.6, 3.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [2048.0, 2048.0], [2048.0, 3.2]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 64.0]], 'O': [[8.0, 8.0], [4096.0, 3.6], [3.6, 3.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [2048.0, 3.2], [3.2, 0]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 0]], 'O': [[8.0, 0.0], [3.6, 3.6], [3.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [2115.6, 70.7], [67.2, 3.6]], 'I': [[8.0, 8.0], [2115.6, 70.7], [67.2, 3.6]], 'O': [[8.0, 0.0], [2115.6, 70.7], [67.2, 3.6]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 748800], [1, 1, 748800], [748800, 748800, 1]], 'I': [[1, 1, 748800], [1, 1, 748800], [57600, 57600, 13]], 'O': [[1, 1, 748800], [1152, 1152, 650], [57600, 57600, 13]]}<trans_time_real />{'W': [[0, 1, 748800], [[0, 1, 748800], [4, 1, 748800]], [[4608, 748800, 1], [1152, 748800, 1]]], 'I': [[0, 1, 748800], [[0, 1, 748800], [0, 1, 748800]], [[7200, 57600, 13], [1800, 57600, 13]]], 'O': [[0, 1, 748800], [[0, 1152, 650], [8, 1152, 650]], [[400, 57600, 13], [100, 57600, 13]]]}<single_stall_cycle />{'W': [[-1], [-1, 3], [-744192, -747648]], 'I': [[-1], [-1, -1], [-50400, -55800]], 'O': [[-1], [-1152, -1144], [-57200, -57500]]}<single_stall_count />{'W': [748799, 748799, 0], 'I': [748799, 748799, 12], 'O': [748800, 650, 13]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [748799, 0], 'I': [0, 86400], 'O': [5200, 5200]}, 1: {'W': [0, 0], 'I': [86400, 0], 'O': [5200, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1, -662400], [-743600, -743600]], 1: [[-662400, -748800], [-743600, -748800]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.8<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>