*$
* LM46000
*****************************************************************************
* (C) Copyright 2016 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: LM46000
* Date: 29AUG2016
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: LM46002 Inverting
*                   LM46000PWPEVM
*
* EVM Users Guide: SNVA722B – September 2014 – Revised February 2015 (LM46002)
*                  SNVU423 – June 2014 (LM46000)
*
* Datasheet: SNVSA45A –JUNE 2014–REVISED JULY 2014
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.10
* Model is updated to support IBB configuration
* Release to Web.
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Switching Characteristics and variation with VIN
*      b. High Side and Low side current limit protection
*      c. Soft-Start, VIN UVLO, Hiccup functionality
*      d. Power Good and internal LDO
* 2. Temperature effects are not modeled. 
* 3. This model can also be used for inverting topologies.
*
*****************************************************************************
.SUBCKT LM46000_TRANS AGND BIAS CBOOT PAD EN FB PGND_1 PGND PGOOD RT
+  SS_TRK SW_1 SW  SYNC VCC VIN VIN_1 PARAMS: MODE=0
Renable ENABLE EN 1m
Rdap PAD DAP 1m
Rpgnd PGND_2 PGND 1m
Rsw3 SW_3 SW 1m
Rsw4 SW_2 SW 1m
R_RT_inside RT PGND 1G
R_Pgood_inside PGOOD PGND 1G
R_R6         VIN VIN  1m  
R_RL2         N16998562 PGND  1m  
R_R12         AGND_P PGND  1m  
D_U1_D9         U1_N16682552 U1_N16625654 D_D 
V_U1_V6         U1_N7417861 0 1.325
V_U1_V5         U1_N16682552 0 0.3
D_U1_D10         COMP U1_N7417861 D_D 
X_U1_S1    HICCUP 0 COMP 0 ERROR_AMPLIFIER_U1_S1 
G_U1_ABM2I1         0 COMP VALUE { LIMIT((V(VREF) - V(FBI))*10u*1, -3u*1,3u*1) 
+    }
C_U1_C1         0 COMP  4.54728E-12  
X_U1_H1    U1_N16625654 COMP U1_N16623560 0 ERROR_AMPLIFIER_U1_H1 
E_U1_ABM1         I_FOLDBACK 0 VALUE { MAX ( V(U1_N16623560) , 0 )    }
E_U2_ABM3         U2_N16646384 0 VALUE { IF( V(U2_VREF_INT) >   
+ V(U2_VREF_EXT),1,0 )   }
E_U2_ABM1         U2_VREF_INT 0 VALUE { MIN( V(U2_SS_INT) , 1.016)    }
X_U2_U3         SDWN HICCUP U2_DISCH OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
I_U2_I2         U2_N16646160 SS_TRK DC 2.1u  
R_U2_R2         U2_N16659780 U2_N16659029  1Meg  
E_U2_ABM2         U2_VREF_EXT 0 VALUE { MIN( V(U2_N16646164) , 1.016)    }
V_U2_V1         U2_N16645820 0 1.016
C_U2_C3         0 U2_N16659029  5n IC=0 
X_U2_F1    U2_N16661770 U2_N16659780 U2_SS_INT 0 SOFT_START_U2_F1 
V_U2_V2         U2_N16646160 AGND_P 1.01
G_U2_ABMII1         U2_N16645820 U2_SS_INT VALUE { IF(V(U2_DISCH) > 0.5,0, 3u) 
+    }
E_U2_ABM6         U2_N16661770 0 VALUE { IF( V(U2_DISCH) < 0.5,1, 0)    }
D_U2_D63         SS_TRK U2_N16646160 D_D1 
X_U2_S1    U2_DISCH 0 U2_SS_INT 0 SOFT_START_U2_S1 
E_U2_E1         U2_N16646164 0 SS_TRK AGND_P 1
C_U2_C1         U2_SS_INT 0  7.6n IC={MODE*1.02} 
E_U2_ABM4         VREF 0 VALUE { If(V(SDWN)<0.5,V(U2_N16646436),0)    }
D_U2_D62         U2_SS_INT U2_N16645820 D_D1 
X_U2_S2    U2_DISCH 0 SS_TRK AGND_P SOFT_START_U2_S2 
E_U2_ABM9         U2_N16646436 0 VALUE { IF( V(U2_N16646384) > 0.5,
+  V(U2_VREF_EXT), V(U2_VREF_INT))    }
V_U10_V1         U10_N16826614 0 {60m*1.016}
X_U10_U616         UVP U10_UVP_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U10_ABM6         PGOOD_EN 0 VALUE { if ( V(U10_N16794688) > 498m , 1, 0)    }
V_U10_V2         U10_N16826664 0 {840m*1.016}
C_U10_C161         0 U10_N16794688  1n  
X_U10_S20    U10_N16799779 0 U10_N16794688 0 PGOOD_U10_S20 
X_U10_U617         U10_OVP_N OVP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U10_R285         U10_N16802160 U10_N16794688  288.6002886k  
E_U10_ABM3         U10_N16802086 0 VALUE { IF( V(VREF) > 0.901,  
+ V(U10_N16790261),1 )   }
V_U10_V3         U10_N16627165 0 1.04*1.016
X_U10_S19    PGOOD_EN 0 PGOOD AGND_P PGOOD_U10_S19 
X_U10_U614         U10_N16627165 U10_FBI_DELAYED U10_N16626981 U10_OVP_N
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U10_V5         U10_N16805765 0 1
X_U10_S21    U10_N16803363 0 U10_N16794688 U10_N16805765 PGOOD_U10_S21 
R_U10_U2_R1         PGOOD_EN U10_U2_N00780  144.3001443  
R_U10_U2_R2         U10_U2_N06548 U10_U2_N00780  10m  
C_U10_U2_C1         0 U10_U2_N00780  1n  
X_U10_U2_U621         U10_U2_N00140 U10_U2_N00220 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U10_U2_U607         U10_U2_N00140 U10_U2_N03610 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U10_U2_U618         U10_U2_N00220 U10_U2_N02470 U10_N16799779 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U10_U2_D1         PGOOD_EN U10_U2_N06548 D_D1 
X_U10_U2_U620         PGOOD_EN U10_U2_N00780 U10_U2_N00140 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U2_U608         U10_U2_N03610 U10_U2_N02470 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
V_U10_V4         U10_N16626981 0 {60m*1.016}
C_U10_C163         U10_FBI_DELAYED 0  1n IC=0 
E_U10_GAIN1         U10_N16822474 0 VALUE {1 * V(FBI)}
X_U10_U1_U827         U10_U1_N00420 U10_N16802086 U10_U1_N00248 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U10_U1_C177         0 U10_U1_N00242  1n  
X_U10_U1_U825         U10_U1_N00248 U10_U1_N00242 U10_N16802086 U10_N16802160
+  OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U1_U826         U10_N16802086 U10_U1_N00420 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
D_U10_U1_D10         U10_U1_N00248 U10_U1_N00242 D_D 
R_U10_U1_R285         U10_U1_N00248 U10_U1_N00242  289.6002886k  
X_U10_U618         UVP OVP U10_N16790261 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U10_U3_U607         PGOOD_EN U10_U3_N04955 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
X_U10_U3_U618         PGOOD_EN U10_U3_N04955 U10_N16803363 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U10_R287         U10_N16822474 U10_FBI_DELAYED  20  
X_U10_U613         U10_N16826664 U10_FBI_DELAYED U10_N16826614 UVP COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_R8         PGND PGND_2  1m  
C_U4_C11         0 ISWH  1n  
C_U4_C8         0 U4_N17119168  1n  TC=0,0 
R_U4_R7         0 U4_N17171722  1Meg TC=0,0 
X_U4_U650         HICCUP U4_N17118557 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U652         U4_N17118870 U4_N17118557 U4_N17118746 LDRV AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U4_D65         U4_N17118682 SW_1 D_D2 
D_U4_D68         U4_N17119168 U4_N17119203 D_D1 
X_U4_S1    HDRV SW_1 U4_N17118533 SW_1 Driver_U4_S1 
X_U4_U653         PH2 U4_N17171792 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U617         U4_N17118574 U4_L_ISWH U4_ZCD COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U4_U659         PH2 U4_N17171661 U4_LDRV_INT U4_N17171722
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U4_R245         0 CBOOT  1MEG  
R_U4_R14         U4_LDRV_INT U4_N17175040  10m TC=0,0 
X_U4_U654         U4_N17171792 U4_N17171769 U4_N17171661 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U611         U4_N17119168 PH2 L_BLNCK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_S2    LDRV 0 SW_1 U4_N17118682 Driver_U4_S2 
X_U4_U647         PH1 U4_N17118991 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=35n
R_U4_R15         PH2 U4_N17119203  10m TC=0,0 
X_U4_U621         U4_N17118773 U4_L_ISWH U4_N17119441 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U4_U656         L_BLNCK U4_N17119441 U4_N17119170 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_H1    VIN U4_N17118533 U4_N17118685 0 Driver_U4_H1 
X_U4_U610         U4_N17118991 PH1 U4_HDRV_INT AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U4_R16         PH1 U4_N171183890  10m TC=0,0 
R_U4_R278         SW_1 U4_N17207250  5m  
C_U4_C178         0 U4_N17118332  1n  
X_U4_U658         U4_N17118332 LOK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U4_V4         U4_N17118773 0 0.7
C_U4_C12         0 U4_L_ISWH  1n  
R_U4_R277         U4_N17118332 U4_N17119170  288.6002886  
R_U4_R247         U4_L_ISWH U4_N17118662  1  
X_U4_S5    U4_N17118431 0 HDRV SW_1 Driver_U4_S5 
V_U4_V6         U4_N17118574 0 35m
C_U4_C9         0 U4_N17118356  1n  TC=0,0 
R_U4_R17         U4_N17118332 U4_N17119255  10m TC=0,0 
R_U4_R248         SW_1 SW_2  1m  
R_U4_R12         PH1 U4_N17118356  144.3 TC=0,0 
D_U4_D72         U4_N17119170 U4_N17119255 D_D1 
D_U4_D69         U4_N17118356 U4_N171183890 D_D1 
R_U4_R246         ISWH U4_N17118685  1  
C_U4_C10         0 U4_N17118870  1n  TC=0,0 
X_U4_U612         U4_N17118356 PH1 H_BLNCK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U648         U4_HDRV_INT U4_N17118431 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U4_R13         U4_LDRV_INT U4_N17118870  10 TC=0,0 
D_U4_D64         U4_N17207250 U4_N17118533 D_D2 
X_U4_H2    U4_N17118682 N16998562 U4_N17118662 0 Driver_U4_H2 
X_U4_U618         U4_ZCD L_BLNCK U4_N17171769 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U4_D71         U4_N17118870 U4_N17175040 D_D1 
D_U4_D70         U4_N17118722 CBOOT D_D1 
X_U4_S4    U4_HDRV_INT 0 CBOOT HDRV Driver_U4_S4 
X_U4_U651         SDWN U4_N17118746 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U4_R11         PH2 U4_N17119168  216.4502165 TC=0,0 
X_U4_S35    LDRV 0 U4_N17118722 VCCI Driver_U4_S35 
C_U6_C154         U6_N16844176 0  1n IC=0 
R_U6_R9         U6_ICMD U6_N16844129  1 TC=0,0 
X_U6_U834         SDWN U6_N16844543 U6_N16869746 U6_PREBIAS RSFFLATCH_RHP
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U629         U6_N16844201 U6_N16844391 U6_PH1_1 U6_N16844223 RSFFLATCH_RHP
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U6_R10         U6_N16900627 U6_N16844176  1 TC=0,0 
X_U6_U827         U6_N16844312 U6_PH1_1 U6_N16844317 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U6_C177         0 U6_N16844228  1n  
X_U6_U612         VREF FBI U6_N16844543 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U6_R276         U6_N16844317 U6_N16844228  209.2352092  
X_U6_U825         U6_N16844317 U6_N16844228 U6_PH1_1 PH1 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U6_D12         U6_N16844116 U6_N16844614 D_D1 
X_U6_U826         U6_PH1_1 U6_N16844312 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
D_U6_D10         U6_N16844317 U6_N16844228 D_D1 
X_U6_U630         U6_N16885571 H_BLNCK U6_N16844391 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U835         CLK U6_N16844201 one_shot PARAMS:  T=70  
E_U6_ABM152         U6_N16902456 0 VALUE { {IF(V(U6_N16844116) > 0.5,  
+ V(ISWH),0)}   }
E_U6_ABM151         U6_N16844475 0 VALUE { {IF(V(HDRV) > 0.5, 1,0)}    }
C_U6_C146         0 U6_N16844116  1n  
C_U6_C155         U6_ISWF 0  1n IC=0 
X_U6_U828         PH1 U6_PH2_1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R11         U6_N16902456 U6_ISWF  1 TC=0,0 
R_U6_R277         U6_N16910126 U6_N16885571  1  
E_U6_ABM1         U6_ICMD 0 VALUE { LIMIT ( ((
+  V(COMP)-0.25)*(1.35/(1.325-0.25))), 1.35, 0.2558)    }
C_U6_C178         0 U6_N16885571  1n  
X_U6_U5         U6_N16844176 U6_N16844129 U6_N16910126 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U6_U829         U6_PH2_1 U6_PREBIAS PH2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U6_ABM2         U6_N16900627 0 VALUE { (V(U6_ISWF)+V(ISLOPE))    }
R_U6_R3         0 U6_N16844223  1Meg TC=0,0 
R_U6_R4         U6_N16869746 0  1Meg TC=0,0 
R_U6_R2         U6_N16844475 U6_N16844614  1 TC=0,0 
R_U6_R1         U6_N16844475 U6_N16844116  8 TC=0,0 
C_U6_C153         U6_N16844129 0  1n IC=0 
R_R9         PGND DAP  1m  
R_RL1         N17029256 AGND_P  1m  
X_U3_U145         U3_N16845235 U3_N16845117 CLK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U147         U3_SYNC_INT U3_N16894610 U3_CLK_SYNC AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_H1    U3_N16844988 RT U3_RT_CUR 0 Oscillator_U3_H1 
D_U3_D62         U3_N16894607 U3_N16894610 D_D2 
R_U3_R1         U3_N16845030 CLK  28.86002886 TC=0,0 
E_U3_ABM3         U3_N16845482 0 VALUE { ( V(U3_RT_CUR) / (V(U3_N16844988) -
+  V(AGND_P) ))    }
C_U3_C151         U3_N16894610 0  1n IC=0 
R_U3_R7         U3_N16894588 U3_N16894610  20 TC=0,0 
X_U3_U146         HICCUP SDWN U3_N16845117 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U3_ABM6         U3_SYNC_INT 0 VALUE { If(V(U3_SYNC_INT) <0.5,
+  If(V(U3_N16893514)>2, 1, 0), If(V(U3_N16893514)>0.4, 1, 0))     }
X_U3_U828         U3_SYNC_INT U3_N16894588 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R6         U3_N16887973 U3_N16888012  10m TC=0,0 
D_U3_D11         U3_N16845134 U3_N16845028 D_D1 
C_U3_C79         U3_RAMP 0  2e-12 IC=0 
C_U3_C148         0 U3_N16845030  1n  TC=0,0 
R_U3_R4         0 U3_N16845571  1Meg TC=0,0 
R_U3_R5         U3_N16887973 U3_CLK_INT_DISABLE  1k TC=0,0 
E_U3_ABM9         U3_N16845235 0 VALUE { IF( V(U3_CLK_INT_DISABLE_L) > 0.5,
+  V(U3_CLK_SYNC), V(U3_N16889155))    }
X_U3_U131         U3_RAMP U3_N16845023 U3_SLOPE_CH COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U3_C149         U3_CLK_INT_DISABLE 0  7.3n  TC=0,0 
X_U3_S26    U3_DISCHARGE 0 U3_RAMP 0 Oscillator_U3_S26 
E_U3_E1         U3_N16887973 0 U3_CLK_SYNC 0 1
V_U3_V45         U3_N16845028 0 10
V_U3_V48         U3_N16844988 AGND_P 1
V_U3_V47         U3_N16845023 0 1
D_U3_D61         U3_N16888012 U3_CLK_INT_DISABLE D_D1 
X_U3_U140         U3_N16845062 U3_SLOPE_CH U3_N16889155 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U3_R2         U3_DISCHARGE U3_N16845055  10 TC=0,0 
X_U3_U141         U3_CLK_INT_DISABLE U3_CLK_INT_DISABLE_L BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U3_R8         U3_N16894588 U3_N16894607  10m TC=0,0 
C_U3_C150         0 U3_DISCHARGE  1n  TC=0,0 
G_U3_ABM2I1         U3_N16845028 U3_N16845134 VALUE { IF(V(U3_SLOPE_CH)
+  >0.5,((2p/V(U3_TIME_PERIOD)) - 5*V(I_FOLDBACK))*1/18,((2p/V(U3_TIME_PERIOD)) -
+  5*V(I_FOLDBACK))*1)    }
X_U3_S27    U3_CLK_INT_DISABLE_L 0 U3_N16844988 0 Oscillator_U3_S27 
X_U3_U138         LOK HDRV U3_N16845062 U3_N16845571 srlatchshp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_E2         U3_N16893514 0 SYNC AGND_P 1
E_U3_ABM7         ISLOPE 0 VALUE { (V(U3_RAMP) * 1.33*0.32)    }
D_U3_D12         U3_N16845134 U3_RAMP D_D2 
E_U3_ABM2         U3_N16891680 0 VALUE { 1 - ( v(I_FOLDBACK) * 1Meg )    }
E_U3_ABM1         U3_TIME_PERIOD 0 VALUE { IF(V(U3_N16845482) > 1u,
+  1/((V(U3_N16845482) * 40200000000)+600), 2u)    }
E_U3_ABM10         U3_N16845055 0 VALUE { IF( V(U3_N16845030)>0.3 |  
+ V(VINOK_B) >0.3,5,0)   }
D_U3_D14         0 U3_N16845134 D_D1 
R_R7         PGND PGND_1  1m  
V_U7_V16         U7_N16777444 0 0.1
X_U7_U624         U7_VIN_OK VINOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U7_V10         U7_N16761208 0 2.94
R_U7_R1         U7_BIAS_OK U7_N16761244  1  
X_U7_U620         U7_BIASI U7_N16761208 U7_N16761234 U7_BIAS_OK
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V19         U7_N16781257 0 3.15
C_U7_C1         0 U7_N16761244  1n  TC=0,0 
V_U7_V20         U7_N16781250 0 0.575
X_U7_U626         U7_VCC_OK U7_VCCOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U7_V17         U7_N16778329 N17029256 3.2
E_U7_E3         U7_BIASI 0 BIAS N17029256 1
X_U7_U627         ENABLE U7_N16781274 U7_N16781267 U7_N16781278
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_U616         ENABLE U7_N16778329 U7_N16778322 U7_EN_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U7_R2         U7_N16761420 U7_N16761272  1  
V_U7_V18         U7_N16778322 0 0.4
X_U7_U617         VCCI U7_N16781257 U7_N16781250 U7_N16781283 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V12         U7_N16760972 0  
+PULSE {1-MODE} 0 1u 1n 1n 1 2
E_U7_ABM3         VCCI 0 VALUE { IF(V(U7_N16761272)>3.28,3.28,V(U7_N16761272)) 
+    }
X_U7_U621         VIN U7_BIASI U7_N16761244 U7_N16761420 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U7_C2         0 U7_N16761272  1n  TC=0,0 
X_U7_U625         U7_EN_OK U7_ENOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U7_V21         U7_N16781274 N17029256 1.2
V_U7_V22         U7_N16781267 0 0.675
X_U7_U609         U7_N16781278 U7_N16781283 U7_VCC_OK AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U622         VINOK_B U7_ENOK_B U7_VCCOK_B U7_N16760972 SDWN OR4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U7_V11         U7_N16761234 0 0.067
E_U7_E4         VCC N17029256 VCCI 0 1
X_U7_U623         VIN U7_N16777457 U7_N16777444 U7_VIN_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V15         U7_N16777457 N17029256 3.2
R_R10         0 SYNC  10e6  
R_R4         N16784867 COMP  400k  
E_E1         FBI 0 FB AGND_P 1
C_C4         0 N16784867  50p  
X_U5_U615         U5_N16792752 U5_N16777926 U5_N16777933 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U626         U5_N16777803 CLK U5_HICCUP_N PGOOD_EN U5_N16815454
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U5_ABM8         U5_N16777803 0 VALUE { IF(V(COMP) > 1.32,1,0)    }
X_U5_U607         U5_N16777841 U5_N16777837 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10u
X_U5_U610         U5_N16777952 U5_N16868144 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5u
R_U5_R8         U5_N16777841 HICCUP  1  
X_U5_U608         U5_N16777841 U5_N16777837 U5_N16777926 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U5_V4         U5_N16778004 0 1
C_U5_C7         0 U5_N16778000  5.5u IC=0 
G_U5_G3         0 U5_N16777880 U5_N16815454 0 1
R_U5_U2_R1         U5_N16793743 U5_U2_N00780  144.3001443  
R_U5_U2_R2         U5_U2_N06548 U5_U2_N00780  10m  
C_U5_U2_C1         0 U5_U2_N00780  1n  
X_U5_U2_U621         U5_U2_N00140 U5_U2_N00220 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U2_U607         U5_U2_N00140 U5_U2_N03610 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U5_U2_U618         U5_U2_N00220 U5_U2_N02470 U5_N16792752 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U5_U2_D1         U5_N16793743 U5_U2_N06548 D_D1 
X_U5_U2_U620         U5_N16793743 U5_U2_N00780 U5_U2_N00140 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U2_U608         U5_U2_N03610 U5_U2_N02470 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U5_U609         U5_N16777880 U5_N16777884 U5_N16777867 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
G_U5_G4         0 U5_N16778000 HICCUP 0 1m
X_U5_S4    U5_H_END 0 U5_N16778000 0 HICCUP1_U5_S4 
E_U5_ABM9         U5_N16793743 0 VALUE { {IF(V(COMP) > 1,1,0)}    }
V_U5_V2         U5_N16777884 0 32
C_U5_C5         0 U5_N16777841  1n  
X_U5_U627         U5_N16778000 U5_N16778004 U5_N16777947 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U5_R5         U5_N16777952 U5_N16777947  1  
X_U5_S3    U5_N16777933 0 U5_N16777880 0 HICCUP1_U5_S3 
X_U5_U30         U5_N16777867 U5_H_END HICCUP U5_HICCUP_N RSFFLATCH_RHP PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U5_C6         0 U5_N16777880  24n IC=0 
X_U5_U611         U5_N16868144 U5_H_END INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5u
C_U5_C8         0 U5_N16777952  1n  
R_R11         AGND AGND_P  1m  
C_C6         0 COMP  2p  
R_R5         SW_2 SW_3  1m  
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ENDS LM46000_TRANS
*$
.subckt ERROR_AMPLIFIER_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=100e6 Ron=3k Voff=0.25V Von=0.75V
.ends ERROR_AMPLIFIER_U1_S1
*$
.subckt ERROR_AMPLIFIER_U1_H1 1 2 3 4  
H_U1_H1         3 4 VH_U1_H1 1
VH_U1_H1         1 2 0V
.ends ERROR_AMPLIFIER_U1_H1
*$
.subckt SOFT_START_U2_F1 1 2 3 4  
F_U2_F1         3 4 VF_U2_F1 2
VF_U2_F1         1 2 0V
.ends SOFT_START_U2_F1
*$
.subckt SOFT_START_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=1e9 Ron=16k Voff=0.2 Von=0.5
.ends SOFT_START_U2_S1
*$
.subckt SOFT_START_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.5
.ends SOFT_START_U2_S2
*$
.subckt PGOOD_U10_S20 1 2 3 4  
S_U10_S20         3 4 1 2 _U10_S20
RS_U10_S20         1 2 1G
.MODEL         _U10_S20 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends PGOOD_U10_S20
*$
.subckt PGOOD_U10_S19 1 2 3 4  
S_U10_S19         3 4 1 2 _U10_S19
RS_U10_S19         1 2 1G
.MODEL         _U10_S19 VSWITCH Roff=100e6 Ron=40 Voff=0.2 Von=0.8
.ends PGOOD_U10_S19
*$
.subckt PGOOD_U10_S21 1 2 3 4  
S_U10_S21         3 4 1 2 _U10_S21
RS_U10_S21         1 2 1G
.MODEL         _U10_S21 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends PGOOD_U10_S21
*$
.subckt Driver_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=1e9 Ron=419m Voff=0.2 Von=0.5
.ends Driver_U4_S1
*$
.subckt Driver_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 VSWITCH Roff=1e9 Ron=231m Voff=0.2 Von=0.5
.ends Driver_U4_S2
*$
.subckt Driver_U4_H1 1 2 3 4  
H_U4_H1         3 4 VH_U4_H1 1
VH_U4_H1         1 2 0V
.ends Driver_U4_H1
*$
.subckt Driver_U4_S5 1 2 3 4  
S_U4_S5         3 4 1 2 _U4_S5
RS_U4_S5         1 2 1G
.MODEL         _U4_S5 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U4_S5
*$
.subckt Driver_U4_H2 1 2 3 4  
H_U4_H2         3 4 VH_U4_H2 -1
VH_U4_H2         1 2 0V
.ends Driver_U4_H2
*$
.subckt Driver_U4_S4 1 2 3 4  
S_U4_S4         3 4 1 2 _U4_S4
RS_U4_S4         1 2 1G
.MODEL         _U4_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U4_S4
*$
.subckt Driver_U4_S35 1 2 3 4  
S_U4_S35         3 4 1 2 _U4_S35
RS_U4_S35         1 2 1G
.MODEL         _U4_S35 VSWITCH Roff=10e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_U4_S35
*$
.subckt Oscillator_U3_H1 1 2 3 4  
H_U3_H1         3 4 VH_U3_H1 1
VH_U3_H1         1 2 0V
.ends Oscillator_U3_H1
*$
.subckt Oscillator_U3_S26 1 2 3 4  
S_U3_S26         3 4 1 2 _U3_S26
RS_U3_S26         1 2 1G
.MODEL         _U3_S26 VSWITCH Roff=1e9 Ron=10 Voff=0.2 Von=0.8
.ends Oscillator_U3_S26
*$
.subckt Oscillator_U3_S27 1 2 3 4  
S_U3_S27         3 4 1 2 _U3_S27
RS_U3_S27         1 2 1G
.MODEL         _U3_S27 VSWITCH Roff=1e9 Ron=1 Voff=0.2V Von=0.8V
.ends Oscillator_U3_S27
*$
.subckt HICCUP1_U5_S4 1 2 3 4  
S_U5_S4         3 4 1 2 _U5_S4
RS_U5_S4         1 2 1G
.MODEL         _U5_S4 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.8
.ends HICCUP1_U5_S4
*$
.subckt HICCUP1_U5_S3 1 2 3 4  
S_U5_S3         3 4 1 2 _U5_S3
RS_U5_S3         1 2 1G
.MODEL         _U5_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends HICCUP1_U5_S3
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n 
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends d_d1
*$
.SUBCKT ONE_SHOT IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.model D_D d
+ is=1e-015
+ n=0.1
+ tt=1e-011
+ rs=0.05
*$
.model D_D2 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=1
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS SRLATCHSHP_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_NOR1 R QB Q1 NOR2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
R_8242 Q1 Q 1
C_8242 Q 0 1n IC=0
X_NOR2 S1 Q QB1 NOR2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
R_6252 QB1 QB 1
C_6252 QB 0 1n
E_RHP S1 0 VALUE = {IF((V(S)>{VTHRESH} & V(R)>{VTHRESH}),{VSS},V(S))}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel1 INV_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
R_CLK CLKdel1 CLKdel 21.64502165
C_CLK CLKdel 0 1n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 1n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel1 INV_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
R_CLK CLKdel1 CLKdel 21.64502165
C_CLK CLKdel 0 1n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 1n
RQq Qqqd1 Q 1
EQb QB 0 VALUE = {1-V(Q)}
Cdummy1 Q 0 1nF 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT OP_AMP P M OUT 
+ PARAMs:  Hlimit=5 Rin=10Meg BW=18Meg DC_Gain=100 Rout=100 Llimit=0 SRP=1 SRM=1
R_Rin         P M  {Rin}
E_E1          5 0 M P {-Gain}
E_LIMIT2      6 0 VALUE {LIMIT(V(5), {-Abs(SRM)*Ca*1Meg+V(1)/Ra},
+                 {SRP*Ca*1Meg+V(1)/Ra})}
G_G2          1 0 6 0 -1
R_Ra          0 1  {Ra} 
C_Ca          0 1  {Ca}   
E_LIMIT1      2 0 VALUE {LIMIT(V(1),{Llimit},{Hlimit})}
V_VL          3 0 {Llimit+200m}
V_VH          4 0 {Hlimit-200m}
D_D1          3 1 Dideal 
D_D2          1 4 Dideal 
R_Rout        OUT 2  {Rout}
.model Dideal D Is=1e-10 Cjo=.01pF Rs=1m  N=1
.PARAM  Ra=1k   Ca={exp(DC_gain*log(10)/20)/(2*3.14159*BW*Ra)} 
+ Gain={exp(DC_gain*log(10)/20)/Ra} 
.ENDS OP_AMP
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT RSFFLATCH_RHP S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5
EQB 10 0 Value ={ IF( V(R) > 0.6, {VDD},IF (  V(R)< 0.6 & V(Q)>{VTHRESH} , {VSS}, {VDD})) }
EQ 20 0 Value ={ IF( V(R) > 0.6, 0, IF ( V(S) < 0.4 & V(QB) >  {VTHRESH} , {VSS}, {VDD})) }
RD1 10 QB 10
CD1 QB 0 1E-9 IC = 1
RD2 20 Q 10
CD2 Q 0 1E-9 IC=0
.ENDS RSFFLATCH_RHP
*$
.model D_D1_implementation d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
*$