

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Sat Dec 28 19:43:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12550|  12550|  12550|  12550|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  12548|  12548|         6|          1|          1|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i14 [ 0, %0 ], [ %add_ln34_2, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 10 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i14 [ 0, %0 ], [ %select_ln20_1, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 11 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (2.20ns)   --->   "%icmp_ln34 = icmp eq i14 %indvar_flatten59, -3840" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 12 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.81ns)   --->   "%add_ln34_2 = add i14 %indvar_flatten59, 1" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 13 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (2.20ns)   --->   "%icmp_ln20 = icmp eq i14 %indvar_flatten18, -3840" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 14 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln34)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.81ns)   --->   "%add_ln20_1 = add i14 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 15 'add' 'add_ln20_1' <Predicate = (!icmp_ln34)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.70ns)   --->   "%select_ln20_1 = select i1 %icmp_ln20, i14 1, i14 %add_ln20_1" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 16 'select' 'select_ln20_1' <Predicate = (!icmp_ln34)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.93>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%out_d_0 = phi i1 [ false, %0 ], [ %out_d_0_mid2, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 17 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln20, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 18 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln21_9, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %select_ln21, %ifFalse ]" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 20 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ -10739, %0 ], [ %buffer, %ifFalse ]"   --->   Operation 21 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ 0, %0 ], [ %in_d, %ifFalse ]"   --->   Operation 22 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i10 %shl_ln to i11" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 24 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln29_7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 25 'bitconcatenate' 'shl_ln29_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i7 %shl_ln29_7 to i11" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 26 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%sub_ln29 = sub i11 %zext_ln29, %zext_ln29_1" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 27 'sub' 'sub_ln29' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i5 %out_w_0 to i11" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 28 'zext' 'zext_ln24' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.63ns)   --->   "%add_ln29 = add i11 %sub_ln29, %zext_ln24" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 29 'add' 'add_ln29' <Predicate = (!icmp_ln20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %2, label %hls_label_0" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.21ns)   --->   "%select_ln34 = select i1 %icmp_ln20, i5 0, i5 %out_h_0" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 31 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%select_ln34_4 = select i1 %icmp_ln20, i11 0, i11 %sub_ln29" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 32 'select' 'select_ln34_4' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.97ns)   --->   "%xor_ln34 = xor i1 %icmp_ln20, true" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 33 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 34 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln34)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%and_ln34_1 = and i1 %icmp_ln24, %xor_ln34" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 35 'and' 'and_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.77ns)   --->   "%icmp_ln21 = icmp eq i10 %indvar_flatten, 448" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 36 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln34)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.97ns)   --->   "%and_ln34_2 = and i1 %icmp_ln21, %xor_ln34" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 37 'and' 'and_ln34_2' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %select_ln34" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 38 'add' 'out_h' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.97ns)   --->   "%or_ln29 = or i1 %and_ln34_2, %icmp_ln20" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 39 'or' 'or_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.21ns)   --->   "%select_ln29 = select i1 %or_ln29, i5 0, i5 %out_w_0" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 40 'select' 'select_ln29' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln29_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 41 'bitconcatenate' 'shl_ln29_mid1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i10 %shl_ln29_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 42 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln29_7_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h, i2 0)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 43 'bitconcatenate' 'shl_ln29_7_mid1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i7 %shl_ln29_7_mid1 to i11" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 44 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%sub_ln29_1 = sub i11 %zext_ln29_2, %zext_ln29_3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 45 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln34_2, i11 %sub_ln29_1, i11 %select_ln34_4" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 46 'select' 'select_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%xor_ln29 = xor i1 %icmp_ln21, true" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 47 'xor' 'xor_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%or_ln29_1 = or i1 %icmp_ln20, %xor_ln29" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 48 'or' 'or_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %and_ln34_1, %or_ln29_1" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 49 'and' 'and_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.21ns)   --->   "%select_ln20 = select i1 %and_ln34_2, i5 %out_h, i5 %select_ln34" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 50 'select' 'select_ln20' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %select_ln29" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 51 'add' 'out_w' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%or_ln24 = or i1 %and_ln29, %and_ln34_2" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 52 'or' 'or_ln24' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln24_1 = or i1 %or_ln24, %icmp_ln20" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 53 'or' 'or_ln24_1' <Predicate = (!icmp_ln34)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.21ns)   --->   "%select_ln24_1 = select i1 %or_ln24_1, i5 0, i5 %in_d_0" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 54 'select' 'select_ln24_1' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.21ns)   --->   "%select_ln21 = select i1 %and_ln29, i5 %out_w, i5 %select_ln29" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 55 'select' 'select_ln21' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i5 %select_ln24_1 to i4" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 56 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.06ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.16i16.i4(i16 -6502, i16 -16381, i16 7191, i16 -1764, i16 3434, i16 -2964, i16 -36, i16 -478, i16 748, i16 7038, i16 7886, i16 3798, i16 -11586, i16 5575, i16 -7347, i16 -9605, i4 %trunc_ln29)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 57 'mux' 'tmp_4' <Predicate = (!icmp_ln34)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%in_d = add i5 1, %select_ln24_1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 58 'add' 'in_d' <Predicate = (!icmp_ln34)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln21 = add i10 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 59 'add' 'add_ln21' <Predicate = (!icmp_ln34)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.68ns)   --->   "%select_ln21_9 = select i1 %or_ln29, i10 1, i10 %add_ln21" [../layers_c/pointwise_conv2d.cpp:21]   --->   Operation 60 'select' 'select_ln21_9' <Predicate = (!icmp_ln34)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.63>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%select_ln34_5 = select i1 %icmp_ln20, i11 0, i11 %add_ln29" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 61 'select' 'select_ln34_5' <Predicate = (!icmp_ln34 & !and_ln34_2 & !and_ln29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%select_ln29_2 = select i1 %and_ln34_2, i11 %sub_ln29_1, i11 %select_ln34_5" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 62 'select' 'select_ln29_2' <Predicate = (!icmp_ln34 & !and_ln29)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i5 %out_w to i11" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 63 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln34 & and_ln29)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.63ns)   --->   "%add_ln29_2 = add i11 %zext_ln24_1, %select_ln29_1" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 64 'add' 'add_ln29_2' <Predicate = (!icmp_ln34 & and_ln29)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln24_2 = select i1 %and_ln29, i11 %add_ln29_2, i11 %select_ln29_2" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 65 'select' 'select_ln24_2' <Predicate = (!icmp_ln34)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i11 %select_ln24_2 to i15" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 66 'sext' 'sext_ln24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i5 %select_ln24_1 to i15" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 67 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (3.36ns) (grouped into DSP with root node add_ln29_1)   --->   "%mul_ln29_1 = mul i15 784, %zext_ln29_4" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 68 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln29_1 = add i15 %mul_ln29_1, %sext_ln24" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 69 'add' 'add_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i15 %add_ln29_1 to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 70 'sext' 'sext_ln29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i32 %sext_ln29 to i64" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 71 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_5" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 72 'getelementptr' 'input_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 73 'load' 'input_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 74 [1/1] (1.36ns)   --->   "%icmp_ln24_1 = icmp eq i5 %in_d, -16" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 74 'icmp' 'icmp_ln24_1' <Predicate = (!icmp_ln34)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 75 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 76 'load' 'input_load' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node out_d_0_mid2)   --->   "%out_d = xor i1 %out_d_0, true" [../layers_c/pointwise_conv2d.cpp:19]   --->   Operation 77 'xor' 'out_d' <Predicate = (!icmp_ln34 & icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%select_ln34_1 = select i1 %out_d_0, i5 0, i5 -16" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 78 'select' 'select_ln34_1' <Predicate = (!icmp_ln34 & icmp_ln20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%select_ln34_2 = select i1 %out_d_0, i5 -16, i5 0" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 79 'select' 'select_ln34_2' <Predicate = (!icmp_ln34 & !icmp_ln20)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %icmp_ln20, i5 %select_ln34_1, i5 %select_ln34_2" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 80 'select' 'select_ln34_3' <Predicate = (!icmp_ln34)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%out_d_0_mid2 = select i1 %icmp_ln20, i1 %out_d, i1 %out_d_0" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 81 'select' 'out_d_0_mid2' <Predicate = (!icmp_ln34)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 82 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i16 %tmp_4 to i32" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 83 'sext' 'sext_ln29_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln29 = mul nsw i32 %sext_ln29_1, %sext_ln29_2" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 84 'mul' 'mul_ln29' <Predicate = (!icmp_ln34)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln34 = add i5 %select_ln34_3, %select_ln21" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 85 'add' 'add_ln34' <Predicate = (icmp_ln24_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i5 %add_ln34 to i11" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 86 'zext' 'zext_ln34_1' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.63ns)   --->   "%add_ln34_1 = add i11 %zext_ln34_1, %select_ln29_1" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 87 'add' 'add_ln34_1' <Predicate = (icmp_ln24_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.53>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 88 'speclooptripcount' 'empty' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln24 = select i1 %or_ln24_1, i23 -10739, i23 %buffer_0" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 89 'select' 'select_ln24' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str223)" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 90 'specregionbegin' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 91 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln29_2 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln29, i32 14, i32 31)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 92 'partselect' 'trunc_ln29_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln29_3 = sext i18 %trunc_ln29_2 to i23" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 93 'sext' 'sext_ln29_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.28ns) (out node of the LUT)   --->   "%buffer = add i23 %select_ln24, %sext_ln29_3" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 94 'add' 'buffer' <Predicate = (!icmp_ln34)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str223, i32 %tmp)" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 95 'specregionend' 'empty_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer, i32 15)" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 96 'bitselect' 'tmp_1' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%trunc_ln33 = trunc i23 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 97 'trunc' 'trunc_ln33' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln33 = xor i1 %tmp_1, true" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 98 'xor' 'xor_ln33' <Predicate = (icmp_ln24_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%select_ln33 = select i1 %xor_ln33, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 99 'select' 'select_ln33' <Predicate = (icmp_ln24_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln34 = and i16 %select_ln33, %trunc_ln33" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 100 'and' 'and_ln34' <Predicate = (icmp_ln24_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i11 %add_ln34_1 to i32" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 101 'sext' 'sext_ln34' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i32 %sext_ln34 to i64" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 102 'zext' 'zext_ln34' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln34" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 103 'getelementptr' 'output_addr' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (3.25ns)   --->   "store i16 %and_ln34, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 104 'store' <Predicate = (icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 105 'br' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 106 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln19           (br               ) [ 011111110]
indvar_flatten59  (phi              ) [ 001000000]
indvar_flatten18  (phi              ) [ 001000000]
icmp_ln34         (icmp             ) [ 001111110]
add_ln34_2        (add              ) [ 011111110]
icmp_ln20         (icmp             ) [ 001111100]
add_ln20_1        (add              ) [ 000000000]
select_ln20_1     (select           ) [ 011111110]
out_d_0           (phi              ) [ 001111100]
out_h_0           (phi              ) [ 001100000]
indvar_flatten    (phi              ) [ 001100000]
out_w_0           (phi              ) [ 001100000]
buffer_0          (phi              ) [ 001111110]
in_d_0            (phi              ) [ 001100000]
shl_ln            (bitconcatenate   ) [ 000000000]
zext_ln29         (zext             ) [ 000000000]
shl_ln29_7        (bitconcatenate   ) [ 000000000]
zext_ln29_1       (zext             ) [ 000000000]
sub_ln29          (sub              ) [ 000000000]
zext_ln24         (zext             ) [ 000000000]
add_ln29          (add              ) [ 001010000]
br_ln34           (br               ) [ 000000000]
select_ln34       (select           ) [ 000000000]
select_ln34_4     (select           ) [ 000000000]
xor_ln34          (xor              ) [ 000000000]
icmp_ln24         (icmp             ) [ 000000000]
and_ln34_1        (and              ) [ 000000000]
icmp_ln21         (icmp             ) [ 000000000]
and_ln34_2        (and              ) [ 001010000]
out_h             (add              ) [ 000000000]
or_ln29           (or               ) [ 000000000]
select_ln29       (select           ) [ 000000000]
shl_ln29_mid1     (bitconcatenate   ) [ 000000000]
zext_ln29_2       (zext             ) [ 000000000]
shl_ln29_7_mid1   (bitconcatenate   ) [ 000000000]
zext_ln29_3       (zext             ) [ 000000000]
sub_ln29_1        (sub              ) [ 001010000]
select_ln29_1     (select           ) [ 001011100]
xor_ln29          (xor              ) [ 000000000]
or_ln29_1         (or               ) [ 000000000]
and_ln29          (and              ) [ 001010000]
select_ln20       (select           ) [ 011111110]
out_w             (add              ) [ 001010000]
or_ln24           (or               ) [ 000000000]
or_ln24_1         (or               ) [ 001011110]
select_ln24_1     (select           ) [ 001010000]
select_ln21       (select           ) [ 011111110]
trunc_ln29        (trunc            ) [ 000000000]
tmp_4             (mux              ) [ 001011100]
in_d              (add              ) [ 011111110]
add_ln21          (add              ) [ 000000000]
select_ln21_9     (select           ) [ 011111110]
select_ln34_5     (select           ) [ 000000000]
select_ln29_2     (select           ) [ 000000000]
zext_ln24_1       (zext             ) [ 000000000]
add_ln29_2        (add              ) [ 000000000]
select_ln24_2     (select           ) [ 000000000]
sext_ln24         (sext             ) [ 000000000]
zext_ln29_4       (zext             ) [ 000000000]
mul_ln29_1        (mul              ) [ 000000000]
add_ln29_1        (add              ) [ 000000000]
sext_ln29         (sext             ) [ 000000000]
zext_ln29_5       (zext             ) [ 000000000]
input_addr        (getelementptr    ) [ 001001000]
icmp_ln24_1       (icmp             ) [ 001001110]
br_ln24           (br               ) [ 000000000]
input_load        (load             ) [ 001000100]
out_d             (xor              ) [ 000000000]
select_ln34_1     (select           ) [ 000000000]
select_ln34_2     (select           ) [ 000000000]
select_ln34_3     (select           ) [ 000000000]
out_d_0_mid2      (select           ) [ 011100010]
sext_ln29_1       (sext             ) [ 000000000]
sext_ln29_2       (sext             ) [ 000000000]
mul_ln29          (mul              ) [ 001000010]
add_ln34          (add              ) [ 000000000]
zext_ln34_1       (zext             ) [ 000000000]
add_ln34_1        (add              ) [ 001000010]
empty             (speclooptripcount) [ 000000000]
select_ln24       (select           ) [ 000000000]
tmp               (specregionbegin  ) [ 000000000]
specpipeline_ln26 (specpipeline     ) [ 000000000]
trunc_ln29_2      (partselect       ) [ 000000000]
sext_ln29_3       (sext             ) [ 000000000]
buffer            (add              ) [ 011111110]
empty_14          (specregionend    ) [ 000000000]
tmp_1             (bitselect        ) [ 000000000]
trunc_ln33        (trunc            ) [ 000000000]
xor_ln33          (xor              ) [ 000000000]
select_ln33       (select           ) [ 000000000]
and_ln34          (and              ) [ 000000000]
sext_ln34         (sext             ) [ 000000000]
zext_ln34         (zext             ) [ 000000000]
output_addr       (getelementptr    ) [ 000000000]
store_ln34        (store            ) [ 000000000]
br_ln0            (br               ) [ 000000000]
br_ln0            (br               ) [ 011111110]
ret_ln0           (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i16.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="input_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="output_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln34_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/7 "/>
</bind>
</comp>

<comp id="134" class="1005" name="indvar_flatten59_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="1"/>
<pin id="136" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten59_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="14" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="indvar_flatten18_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="1"/>
<pin id="147" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="indvar_flatten18_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="14" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="out_d_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="2"/>
<pin id="158" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="out_d_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="2"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="out_h_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="2"/>
<pin id="170" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="out_h_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="2"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="indvar_flatten_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="2"/>
<pin id="181" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="2"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="190" class="1005" name="out_w_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="2"/>
<pin id="192" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="out_w_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="2"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/3 "/>
</bind>
</comp>

<comp id="201" class="1005" name="buffer_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="23" slack="2"/>
<pin id="203" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="buffer_0_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="15" slack="2"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="23" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="23" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/3 "/>
</bind>
</comp>

<comp id="213" class="1005" name="in_d_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="2"/>
<pin id="215" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="in_d_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="2"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="5" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln34_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="0"/>
<pin id="226" dir="0" index="1" bw="13" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln34_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="14" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln20_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="14" slack="0"/>
<pin id="238" dir="0" index="1" bw="13" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln20_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="14" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="select_ln20_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="14" slack="0"/>
<pin id="252" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="shl_ln_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="0" index="1" bw="5" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln29_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="shl_ln29_7_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="0" index="1" bw="5" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_7/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln29_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sub_ln29_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln24_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln29_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln34_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln34_4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="11" slack="0"/>
<pin id="307" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_4/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="xor_ln34_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln24_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="and_ln34_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_1/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln21_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="0"/>
<pin id="329" dir="0" index="1" bw="10" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="and_ln34_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34_2/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="out_h_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="5" slack="0"/>
<pin id="342" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln29_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="1"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln29_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="shl_ln29_mid1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="5" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_mid1/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln29_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_2/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="shl_ln29_7_mid1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="5" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln29_7_mid1/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln29_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sub_ln29_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="7" slack="0"/>
<pin id="385" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln29_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="11" slack="0"/>
<pin id="391" dir="0" index="2" bw="11" slack="0"/>
<pin id="392" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_1/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="xor_ln29_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="or_ln29_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_1/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="and_ln29_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln20_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="0" index="2" bw="5" slack="0"/>
<pin id="417" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="out_w_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="or_ln24_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="or_ln24_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="1"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_1/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln24_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln21_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln29_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="14" slack="0"/>
<pin id="461" dir="0" index="2" bw="15" slack="0"/>
<pin id="462" dir="0" index="3" bw="14" slack="0"/>
<pin id="463" dir="0" index="4" bw="12" slack="0"/>
<pin id="464" dir="0" index="5" bw="13" slack="0"/>
<pin id="465" dir="0" index="6" bw="13" slack="0"/>
<pin id="466" dir="0" index="7" bw="7" slack="0"/>
<pin id="467" dir="0" index="8" bw="10" slack="0"/>
<pin id="468" dir="0" index="9" bw="11" slack="0"/>
<pin id="469" dir="0" index="10" bw="14" slack="0"/>
<pin id="470" dir="0" index="11" bw="14" slack="0"/>
<pin id="471" dir="0" index="12" bw="13" slack="0"/>
<pin id="472" dir="0" index="13" bw="15" slack="0"/>
<pin id="473" dir="0" index="14" bw="14" slack="0"/>
<pin id="474" dir="0" index="15" bw="14" slack="0"/>
<pin id="475" dir="0" index="16" bw="15" slack="0"/>
<pin id="476" dir="0" index="17" bw="4" slack="0"/>
<pin id="477" dir="1" index="18" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="in_d_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="5" slack="0"/>
<pin id="499" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln21_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln21_9_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="10" slack="0"/>
<pin id="512" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_9/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln34_5_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="2"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="11" slack="1"/>
<pin id="520" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_5/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln29_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="11" slack="1"/>
<pin id="525" dir="0" index="2" bw="11" slack="0"/>
<pin id="526" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln24_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="1"/>
<pin id="530" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln29_2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="0" index="1" bw="11" slack="1"/>
<pin id="534" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln24_2_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="1"/>
<pin id="538" dir="0" index="1" bw="11" slack="0"/>
<pin id="539" dir="0" index="2" bw="11" slack="0"/>
<pin id="540" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sext_ln24_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="0"/>
<pin id="545" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln29_4_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="5" slack="1"/>
<pin id="549" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_4/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sext_ln29_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="15" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln29_5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="15" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_5/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_ln24_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="1"/>
<pin id="560" dir="0" index="1" bw="5" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24_1/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="out_d_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="3"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="out_d/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="select_ln34_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="3"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="5" slack="0"/>
<pin id="573" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln34_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="3"/>
<pin id="579" dir="0" index="1" bw="5" slack="0"/>
<pin id="580" dir="0" index="2" bw="1" slack="0"/>
<pin id="581" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_2/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln34_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="4"/>
<pin id="587" dir="0" index="1" bw="5" slack="0"/>
<pin id="588" dir="0" index="2" bw="5" slack="0"/>
<pin id="589" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_3/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="out_d_0_mid2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="4"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="3"/>
<pin id="596" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_d_0_mid2/6 "/>
</bind>
</comp>

<comp id="599" class="1004" name="sext_ln29_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sext_ln29_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="3"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_2/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln34_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="0"/>
<pin id="607" dir="0" index="1" bw="5" slack="3"/>
<pin id="608" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln34_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="5" slack="0"/>
<pin id="612" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln34_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="5" slack="0"/>
<pin id="616" dir="0" index="1" bw="11" slack="3"/>
<pin id="617" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="select_ln24_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="4"/>
<pin id="621" dir="0" index="1" bw="15" slack="0"/>
<pin id="622" dir="0" index="2" bw="23" slack="4"/>
<pin id="623" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln29_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="18" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="0" index="2" bw="5" slack="0"/>
<pin id="630" dir="0" index="3" bw="6" slack="0"/>
<pin id="631" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln29_2/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sext_ln29_3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="18" slack="0"/>
<pin id="637" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_3/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="buffer_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="23" slack="0"/>
<pin id="641" dir="0" index="1" bw="18" slack="0"/>
<pin id="642" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="23" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="653" class="1004" name="trunc_ln33_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="23" slack="0"/>
<pin id="655" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/7 "/>
</bind>
</comp>

<comp id="657" class="1004" name="xor_ln33_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/7 "/>
</bind>
</comp>

<comp id="663" class="1004" name="select_ln33_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="0" index="2" bw="1" slack="0"/>
<pin id="667" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/7 "/>
</bind>
</comp>

<comp id="671" class="1004" name="and_ln34_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="0"/>
<pin id="673" dir="0" index="1" bw="16" slack="0"/>
<pin id="674" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/7 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sext_ln34_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="11" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/7 "/>
</bind>
</comp>

<comp id="681" class="1004" name="zext_ln34_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="11" slack="0"/>
<pin id="683" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/7 "/>
</bind>
</comp>

<comp id="686" class="1007" name="grp_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="15" slack="0"/>
<pin id="688" dir="0" index="1" bw="5" slack="0"/>
<pin id="689" dir="0" index="2" bw="11" slack="0"/>
<pin id="690" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln29_1/4 add_ln29_1/4 "/>
</bind>
</comp>

<comp id="695" class="1007" name="mul_ln29_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="0"/>
<pin id="697" dir="0" index="1" bw="16" slack="0"/>
<pin id="698" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/6 "/>
</bind>
</comp>

<comp id="701" class="1005" name="icmp_ln34_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="1"/>
<pin id="703" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="705" class="1005" name="add_ln34_2_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="14" slack="0"/>
<pin id="707" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34_2 "/>
</bind>
</comp>

<comp id="710" class="1005" name="icmp_ln20_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="1"/>
<pin id="712" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="723" class="1005" name="select_ln20_1_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="14" slack="0"/>
<pin id="725" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="select_ln20_1 "/>
</bind>
</comp>

<comp id="728" class="1005" name="add_ln29_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="11" slack="1"/>
<pin id="730" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="733" class="1005" name="and_ln34_2_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln34_2 "/>
</bind>
</comp>

<comp id="738" class="1005" name="sub_ln29_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="11" slack="1"/>
<pin id="740" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln29_1 "/>
</bind>
</comp>

<comp id="743" class="1005" name="select_ln29_1_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="11" slack="1"/>
<pin id="745" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_1 "/>
</bind>
</comp>

<comp id="749" class="1005" name="and_ln29_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="1"/>
<pin id="751" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln29 "/>
</bind>
</comp>

<comp id="754" class="1005" name="select_ln20_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="0"/>
<pin id="756" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln20 "/>
</bind>
</comp>

<comp id="759" class="1005" name="out_w_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="5" slack="1"/>
<pin id="761" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="764" class="1005" name="or_ln24_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="4"/>
<pin id="766" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln24_1 "/>
</bind>
</comp>

<comp id="769" class="1005" name="select_ln24_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="5" slack="1"/>
<pin id="771" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="select_ln21_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="0"/>
<pin id="776" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="780" class="1005" name="tmp_4_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="3"/>
<pin id="782" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="785" class="1005" name="in_d_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="5" slack="0"/>
<pin id="787" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="791" class="1005" name="select_ln21_9_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="10" slack="0"/>
<pin id="793" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21_9 "/>
</bind>
</comp>

<comp id="796" class="1005" name="input_addr_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="14" slack="1"/>
<pin id="798" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="801" class="1005" name="icmp_ln24_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="2"/>
<pin id="803" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="input_load_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="16" slack="1"/>
<pin id="807" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="810" class="1005" name="out_d_0_mid2_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="1"/>
<pin id="812" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0_mid2 "/>
</bind>
</comp>

<comp id="815" class="1005" name="mul_ln29_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="1"/>
<pin id="817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln29 "/>
</bind>
</comp>

<comp id="820" class="1005" name="add_ln34_1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="11" slack="1"/>
<pin id="822" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34_1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="buffer_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="23" slack="1"/>
<pin id="827" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="72" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="72" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="138" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="138" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="149" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="6" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="149" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="236" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="242" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="172" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="172" pin="4"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="264" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="194" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="280" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="172" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="280" pin="2"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="217" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="28" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="310" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="183" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="310" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="32" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="296" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="333" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="12" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="194" pin="4"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="18" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="339" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="12" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="20" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="339" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="22" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="366" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="333" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="303" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="327" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="26" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="321" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="333" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="339" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="296" pin="3"/><net_sink comp="413" pin=2"/></net>

<net id="425"><net_src comp="32" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="350" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="407" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="333" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="427" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="12" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="217" pin="4"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="407" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="421" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="350" pin="3"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="438" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="478"><net_src comp="34" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="479"><net_src comp="36" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="480"><net_src comp="38" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="481"><net_src comp="40" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="482"><net_src comp="42" pin="0"/><net_sink comp="458" pin=4"/></net>

<net id="483"><net_src comp="44" pin="0"/><net_sink comp="458" pin=5"/></net>

<net id="484"><net_src comp="46" pin="0"/><net_sink comp="458" pin=6"/></net>

<net id="485"><net_src comp="48" pin="0"/><net_sink comp="458" pin=7"/></net>

<net id="486"><net_src comp="50" pin="0"/><net_sink comp="458" pin=8"/></net>

<net id="487"><net_src comp="52" pin="0"/><net_sink comp="458" pin=9"/></net>

<net id="488"><net_src comp="54" pin="0"/><net_sink comp="458" pin=10"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="458" pin=11"/></net>

<net id="490"><net_src comp="58" pin="0"/><net_sink comp="458" pin=12"/></net>

<net id="491"><net_src comp="60" pin="0"/><net_sink comp="458" pin=13"/></net>

<net id="492"><net_src comp="62" pin="0"/><net_sink comp="458" pin=14"/></net>

<net id="493"><net_src comp="64" pin="0"/><net_sink comp="458" pin=15"/></net>

<net id="494"><net_src comp="66" pin="0"/><net_sink comp="458" pin=16"/></net>

<net id="495"><net_src comp="454" pin="1"/><net_sink comp="458" pin=17"/></net>

<net id="500"><net_src comp="32" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="438" pin="3"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="183" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="68" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="345" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="68" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="502" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="521"><net_src comp="24" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="522" pin=2"/></net>

<net id="535"><net_src comp="528" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="522" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="546"><net_src comp="536" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="562"><net_src comp="28" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="156" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="26" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="574"><net_src comp="156" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="12" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="28" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="582"><net_src comp="156" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="28" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="12" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="590"><net_src comp="569" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="591"><net_src comp="577" pin="3"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="563" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="598"><net_src comp="156" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="609"><net_src comp="585" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="613"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="16" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="625"><net_src comp="201" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="632"><net_src comp="92" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="94" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="634"><net_src comp="96" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="638"><net_src comp="626" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="619" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="635" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="100" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="102" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="656"><net_src comp="639" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="645" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="26" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="104" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="106" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="675"><net_src comp="663" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="653" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="677"><net_src comp="671" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="691"><net_src comp="70" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="547" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="543" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="694"><net_src comp="686" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="699"><net_src comp="599" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="602" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="224" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="230" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="713"><net_src comp="236" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="716"><net_src comp="710" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="717"><net_src comp="710" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="719"><net_src comp="710" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="720"><net_src comp="710" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="721"><net_src comp="710" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="722"><net_src comp="710" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="726"><net_src comp="248" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="731"><net_src comp="290" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="736"><net_src comp="333" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="741"><net_src comp="382" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="746"><net_src comp="388" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="752"><net_src comp="407" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="757"><net_src comp="413" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="762"><net_src comp="421" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="767"><net_src comp="433" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="772"><net_src comp="438" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="777"><net_src comp="446" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="783"><net_src comp="458" pin="18"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="788"><net_src comp="496" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="794"><net_src comp="508" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="799"><net_src comp="108" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="804"><net_src comp="558" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="115" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="813"><net_src comp="592" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="818"><net_src comp="695" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="823"><net_src comp="614" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="828"><net_src comp="639" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="205" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
 - Input state : 
	Port: pointwise_conv2d_fix.4 : input_r | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln34 : 1
		add_ln34_2 : 1
		icmp_ln20 : 1
		add_ln20_1 : 1
		select_ln20_1 : 2
	State 3
		shl_ln : 1
		zext_ln29 : 2
		shl_ln29_7 : 1
		zext_ln29_1 : 2
		sub_ln29 : 3
		zext_ln24 : 1
		add_ln29 : 4
		select_ln34 : 1
		select_ln34_4 : 4
		icmp_ln24 : 1
		and_ln34_1 : 2
		icmp_ln21 : 1
		and_ln34_2 : 2
		out_h : 2
		or_ln29 : 2
		select_ln29 : 2
		shl_ln29_mid1 : 3
		zext_ln29_2 : 4
		shl_ln29_7_mid1 : 3
		zext_ln29_3 : 4
		sub_ln29_1 : 5
		select_ln29_1 : 6
		xor_ln29 : 2
		or_ln29_1 : 2
		and_ln29 : 2
		select_ln20 : 2
		out_w : 3
		or_ln24 : 2
		or_ln24_1 : 2
		select_ln24_1 : 2
		select_ln21 : 4
		trunc_ln29 : 3
		tmp_4 : 4
		in_d : 3
		add_ln21 : 1
		select_ln21_9 : 2
	State 4
		select_ln29_2 : 1
		add_ln29_2 : 1
		select_ln24_2 : 2
		sext_ln24 : 3
		mul_ln29_1 : 1
		add_ln29_1 : 4
		sext_ln29 : 5
		zext_ln29_5 : 6
		input_addr : 7
		input_load : 8
		br_ln24 : 1
	State 5
	State 6
		select_ln34_3 : 1
		mul_ln29 : 1
		add_ln34 : 2
		zext_ln34_1 : 3
		add_ln34_1 : 4
	State 7
		sext_ln29_3 : 1
		buffer : 2
		empty_14 : 1
		tmp_1 : 3
		trunc_ln33 : 3
		xor_ln33 : 4
		select_ln33 : 4
		and_ln34 : 5
		zext_ln34 : 1
		output_addr : 2
		store_ln34 : 5
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln34_2_fu_230   |    0    |    0    |    19   |
|          |    add_ln20_1_fu_242   |    0    |    0    |    19   |
|          |     add_ln29_fu_290    |    0    |    0    |    13   |
|          |      out_h_fu_339      |    0    |    0    |    15   |
|          |      out_w_fu_421      |    0    |    0    |    15   |
|    add   |       in_d_fu_496      |    0    |    0    |    15   |
|          |     add_ln21_fu_502    |    0    |    0    |    14   |
|          |    add_ln29_2_fu_531   |    0    |    0    |    13   |
|          |     add_ln34_fu_605    |    0    |    0    |    15   |
|          |    add_ln34_1_fu_614   |    0    |    0    |    13   |
|          |      buffer_fu_639     |    0    |    0    |    30   |
|----------|------------------------|---------|---------|---------|
|          |  select_ln20_1_fu_248  |    0    |    0    |    14   |
|          |   select_ln34_fu_296   |    0    |    0    |    5    |
|          |  select_ln34_4_fu_303  |    0    |    0    |    11   |
|          |   select_ln29_fu_350   |    0    |    0    |    5    |
|          |  select_ln29_1_fu_388  |    0    |    0    |    11   |
|          |   select_ln20_fu_413   |    0    |    0    |    5    |
|          |  select_ln24_1_fu_438  |    0    |    0    |    5    |
|          |   select_ln21_fu_446   |    0    |    0    |    5    |
|  select  |  select_ln21_9_fu_508  |    0    |    0    |    10   |
|          |  select_ln34_5_fu_516  |    0    |    0    |    11   |
|          |  select_ln29_2_fu_522  |    0    |    0    |    11   |
|          |  select_ln24_2_fu_536  |    0    |    0    |    11   |
|          |  select_ln34_1_fu_569  |    0    |    0    |    5    |
|          |  select_ln34_2_fu_577  |    0    |    0    |    5    |
|          |  select_ln34_3_fu_585  |    0    |    0    |    5    |
|          |   out_d_0_mid2_fu_592  |    0    |    0    |    2    |
|          |   select_ln24_fu_619   |    0    |    0    |    23   |
|          |   select_ln33_fu_663   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_4_fu_458      |    0    |    0    |    65   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln34_fu_224    |    0    |    0    |    13   |
|          |    icmp_ln20_fu_236    |    0    |    0    |    13   |
|   icmp   |    icmp_ln24_fu_315    |    0    |    0    |    11   |
|          |    icmp_ln21_fu_327    |    0    |    0    |    13   |
|          |   icmp_ln24_1_fu_558   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln29_fu_280    |    0    |    0    |    14   |
|          |    sub_ln29_1_fu_382   |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|          |    and_ln34_1_fu_321   |    0    |    0    |    2    |
|    and   |    and_ln34_2_fu_333   |    0    |    0    |    2    |
|          |     and_ln29_fu_407    |    0    |    0    |    2    |
|          |     and_ln34_fu_671    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |     xor_ln34_fu_310    |    0    |    0    |    2    |
|    xor   |     xor_ln29_fu_396    |    0    |    0    |    2    |
|          |      out_d_fu_563      |    0    |    0    |    2    |
|          |     xor_ln33_fu_657    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln29_fu_345     |    0    |    0    |    2    |
|    or    |    or_ln29_1_fu_402    |    0    |    0    |    2    |
|          |     or_ln24_fu_427     |    0    |    0    |    2    |
|          |    or_ln24_1_fu_433    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_686       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln29_fu_695    |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      shl_ln_fu_256     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln29_7_fu_268   |    0    |    0    |    0    |
|          |  shl_ln29_mid1_fu_358  |    0    |    0    |    0    |
|          | shl_ln29_7_mid1_fu_370 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln29_fu_264    |    0    |    0    |    0    |
|          |   zext_ln29_1_fu_276   |    0    |    0    |    0    |
|          |    zext_ln24_fu_286    |    0    |    0    |    0    |
|          |   zext_ln29_2_fu_366   |    0    |    0    |    0    |
|   zext   |   zext_ln29_3_fu_378   |    0    |    0    |    0    |
|          |   zext_ln24_1_fu_528   |    0    |    0    |    0    |
|          |   zext_ln29_4_fu_547   |    0    |    0    |    0    |
|          |   zext_ln29_5_fu_553   |    0    |    0    |    0    |
|          |   zext_ln34_1_fu_610   |    0    |    0    |    0    |
|          |    zext_ln34_fu_681    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln29_fu_454   |    0    |    0    |    0    |
|          |    trunc_ln33_fu_653   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln24_fu_543    |    0    |    0    |    0    |
|          |    sext_ln29_fu_550    |    0    |    0    |    0    |
|   sext   |   sext_ln29_1_fu_599   |    0    |    0    |    0    |
|          |   sext_ln29_2_fu_602   |    0    |    0    |    0    |
|          |   sext_ln29_3_fu_635   |    0    |    0    |    0    |
|          |    sext_ln34_fu_678    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|   trunc_ln29_2_fu_626  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_1_fu_645      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |   519   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln29_reg_728    |   11   |
|   add_ln34_1_reg_820   |   11   |
|   add_ln34_2_reg_705   |   14   |
|    and_ln29_reg_749    |    1   |
|   and_ln34_2_reg_733   |    1   |
|    buffer_0_reg_201    |   23   |
|     buffer_reg_825     |   23   |
|    icmp_ln20_reg_710   |    1   |
|   icmp_ln24_1_reg_801  |    1   |
|    icmp_ln34_reg_701   |    1   |
|     in_d_0_reg_213     |    5   |
|      in_d_reg_785      |    5   |
|indvar_flatten18_reg_145|   14   |
|indvar_flatten59_reg_134|   14   |
| indvar_flatten_reg_179 |   10   |
|   input_addr_reg_796   |   14   |
|   input_load_reg_805   |   16   |
|    mul_ln29_reg_815    |   32   |
|    or_ln24_1_reg_764   |    1   |
|  out_d_0_mid2_reg_810  |    1   |
|     out_d_0_reg_156    |    1   |
|     out_h_0_reg_168    |    5   |
|     out_w_0_reg_190    |    5   |
|      out_w_reg_759     |    5   |
|  select_ln20_1_reg_723 |   14   |
|   select_ln20_reg_754  |    5   |
|  select_ln21_9_reg_791 |   10   |
|   select_ln21_reg_774  |    5   |
|  select_ln24_1_reg_769 |    5   |
|  select_ln29_1_reg_743 |   11   |
|   sub_ln29_1_reg_738   |   11   |
|      tmp_4_reg_780     |   16   |
+------------------------+--------+
|          Total         |   292  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |  14  |   28   ||    9    |
|  out_d_0_reg_156  |  p0  |   2  |   1  |    2   ||    9    |
|  buffer_0_reg_201 |  p0  |   2  |  23  |   46   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   519  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   292  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   292  |   546  |
+-----------+--------+--------+--------+--------+
