-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Library_Projects_FPGA/VegaVAD/tb_ADC_PCM1808_controller_isim_beh.exe" -prj "D:/Library_Projects_FPGA/VegaVAD/tb_ADC_PCM1808_controller_beh.prj" "work.tb_ADC_PCM1808_controller" "work.glbl" 
