0.6
2016.3
Oct 10 2016
19:46:48
C:/Users/ilkay/Desktop/fpga/project_4/project_4.sim/sim_1/behav/glbl.v,1476033524,verilog,,,,glbl,,,,,,,,
C:/Users/ilkay/Desktop/fpga/project_4/project_4.srcs/sim_1/new/test1.v,1667938812,verilog,,,,test1,,,,,,,,
C:/Users/ilkay/Desktop/fpga/project_4/project_4.srcs/sources_1/new/final.v,1667932153,verilog,,,,final,,,,,,,,
C:/Users/ilkay/Desktop/fpga/project_4/project_4.srcs/sources_1/new/mux1.v,1667938386,verilog,,,,mux1,,,,,,,,
