# Team README - Post Demo Information 


# Demos 
`Demo 1` - [AND Gate](https://github.com/ImperialCollegeLondon/hlp2020-verilog2/blob/team-README/team/demo-files/and_gate.v)

![demo1](https://github.com/ImperialCollegeLondon/hlp2020-verilog2/blob/team-README/team/readme-screenshots/andgate.png)

`Demo 2` - [4 Bit Shift Register](https://github.com/ImperialCollegeLondon/hlp2020-verilog2/blob/team-README/team/demo-files/shift_reg_next_state.v)

![demo2]([https://../readme-screenshots/shiftregister.png](https://github.com/ImperialCollegeLondon/hlp2020-verilog2/blob/team-README/team/readme-screenshots/shiftregister.png))

`Demo 3` - [Deca Lab 4 Finite State Machine](https://github.com/ImperialCollegeLondon/hlp2020-verilog2/blob/team-README/team/demo-files/deca4-fsm.v)

![demo3](https://github.com/ImperialCollegeLondon/hlp2020-verilog2/blob/team-README/team/readme-screenshots/deca4fsm.png)

# Module Interfaces 

# Extensions

