{
  "Top": "morph_stream",
  "RtlTop": "morph_stream",
  "RtlPrefix": "",
  "RtlSubPrefix": "morph_stream_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "1",
      "direction": "unused",
      "srcType": "stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "port",
          "interface": "out_stream_V",
          "name": "out_stream_V_TDATA",
          "usage": "data",
          "direction": "out"
        }]
    },
    "conv_coeffs": {
      "index": "2",
      "direction": "unused",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "conv_coeffs",
          "name": "conv_coeffs",
          "usage": "data",
          "direction": "in"
        }]
    },
    "conv_threshold": {
      "index": "3",
      "direction": "unused",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "conv_threshold",
          "name": "conv_threshold",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top morph_stream -name morph_stream",
      "set_directive_top morph_stream -name morph_stream",
      "set_directive_top morph_stream -name morph_stream",
      "set_directive_top morph_stream -name morph_stream"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "morph_stream"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "morph_stream",
    "Version": "1.0",
    "DisplayName": "Morph_stream",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_morph_stream_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/morph_stream.cpp",
      "..\/..\/conv2d.cpp",
      "..\/..\/RGB_to_greyscale.cpp",
      "..\/..\/BW_Stream_generator.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/morph_stream_dadd_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/morph_stream_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/morph_stream_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/morph_stream_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/morph_stream_Loop_VITIS_LOOP_39_1_proc3.vhd",
      "impl\/vhdl\/morph_stream_Loop_VITIS_LOOP_55_2_proc4.vhd",
      "impl\/vhdl\/morph_stream_regslice_both.vhd",
      "impl\/vhdl\/morph_stream_RGB_to_binary_stream.vhd",
      "impl\/vhdl\/morph_stream_sitodp_64ns_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/morph_stream_start_for_Loop_VITIS_LOOP_55_2_proc4_U0.vhd",
      "impl\/vhdl\/morph_stream_start_for_RGB_to_binary_stream_U0.vhd",
      "impl\/vhdl\/morph_stream.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/morph_stream_dadd_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/morph_stream_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/morph_stream_fifo_w16_d2_S.v",
      "impl\/verilog\/morph_stream_fifo_w32_d2_S.v",
      "impl\/verilog\/morph_stream_Loop_VITIS_LOOP_39_1_proc3.v",
      "impl\/verilog\/morph_stream_Loop_VITIS_LOOP_55_2_proc4.v",
      "impl\/verilog\/morph_stream_regslice_both.v",
      "impl\/verilog\/morph_stream_RGB_to_binary_stream.v",
      "impl\/verilog\/morph_stream_sitodp_64ns_64_6_no_dsp_1.v",
      "impl\/verilog\/morph_stream_start_for_Loop_VITIS_LOOP_55_2_proc4_U0.v",
      "impl\/verilog\/morph_stream_start_for_RGB_to_binary_stream_U0.v",
      "impl\/verilog\/morph_stream.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/morph_stream_ap_dadd_5_full_dsp_64_ip.tcl",
      "impl\/misc\/morph_stream_ap_dmul_5_max_dsp_64_ip.tcl",
      "impl\/misc\/morph_stream_ap_sitodp_4_no_dsp_64_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/morph_stream.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Xil_proj\/315\/proj\/Vit_stream\/axis_morph_vit\/morph_stream\/.debug\/morph_stream.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "morph_stream_ap_dadd_5_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name morph_stream_ap_dadd_5_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "morph_stream_ap_dmul_5_max_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name morph_stream_ap_dmul_5_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "morph_stream_ap_sitodp_4_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name morph_stream_ap_sitodp_4_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_stream:out_stream_V",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "conv_coeffs": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv_coeffs": "DATA"},
      "ports": ["conv_coeffs"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "conv_coeffs"
        }]
    },
    "conv_threshold": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"conv_threshold": "DATA"},
      "ports": ["conv_threshold"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "conv_threshold"
        }]
    },
    "in_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "in_stream_",
      "ports": [
        "in_stream_TDATA",
        "in_stream_TDEST",
        "in_stream_TID",
        "in_stream_TKEEP",
        "in_stream_TLAST",
        "in_stream_TREADY",
        "in_stream_TSTRB",
        "in_stream_TUSER",
        "in_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "out_stream_V": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "96",
      "portPrefix": "out_stream_V_",
      "ports": ["out_stream_V_TDATA"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    }
  },
  "RtlPorts": {
    "in_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TID": {
      "dir": "in",
      "width": "5"
    },
    "in_stream_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_V_TDATA": {
      "dir": "in",
      "width": "96"
    },
    "conv_coeffs": {
      "dir": "in",
      "width": "32"
    },
    "conv_threshold": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "morph_stream",
      "Instances": [
        {
          "ModuleName": "RGB_to_binary_stream",
          "InstanceName": "RGB_to_binary_stream_U0"
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_39_1_proc3",
          "InstanceName": "Loop_VITIS_LOOP_39_1_proc3_U0"
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_55_2_proc4",
          "InstanceName": "Loop_VITIS_LOOP_55_2_proc4_U0"
        }
      ]
    },
    "Info": {
      "Loop_VITIS_LOOP_39_1_proc3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RGB_to_binary_stream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_55_2_proc4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "morph_stream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Loop_VITIS_LOOP_39_1_proc3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_39_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "5",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "60",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "RGB_to_binary_stream": {
        "Latency": {
          "LatencyBest": "31",
          "LatencyAvg": "31",
          "LatencyWorst": "31",
          "PipelineII": "1",
          "PipelineDepth": "32",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "DSP": "28",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "12",
          "FF": "2577",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "3894",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_55_2_proc4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_55_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "4",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "40",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "morph_stream": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "DSP": "28",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "12",
          "FF": "2784",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "4132",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-04-24 16:48:26 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
