

================================================================
== Synthesis Summary Report of 'accelerator'
================================================================
+ General Information: 
    * Date:           Sat Nov 30 21:29:52 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        accelerator
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sfvc784-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |                  Modules                 | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |                  & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ accelerator                             |     -|  0.81|    43016|  4.302e+05|         -|    43017|     -|        no|     -|  27 (7%)|  3753 (2%)|  4453 (6%)|    -|
    | + accelerator_Pipeline_VITIS_LOOP_47_1   |     -|  6.30|        4|     40.000|         -|        4|     -|        no|     -|        -|  134 (~0%)|  386 (~0%)|    -|
    |  o VITIS_LOOP_47_1                       |     -|  8.00|        2|     20.000|         2|        1|     2|       yes|     -|        -|          -|          -|    -|
    | + accelerator_Pipeline_VITIS_LOOP_160_9  |     -|  6.05|        4|     40.000|         -|        4|     -|        no|     -|        -|  196 (~0%)|  352 (~0%)|    -|
    |  o VITIS_LOOP_160_9                      |     -|  8.00|        2|     20.000|         1|        1|     2|       yes|     -|        -|          -|          -|    -|
    | o VITIS_LOOP_65_3                        |     -|  8.00|    43002|  4.300e+05|        86|        -|   500|        no|     -|        -|          -|          -|    -|
    |  + accelerator_Pipeline_VITIS_LOOP_69_4  |     -|  0.81|       83|    830.000|         -|       83|     -|        no|     -|  27 (7%)|  2111 (1%)|  2894 (4%)|    -|
    |   o VITIS_LOOP_69_4                      |    II|  8.00|       80|    800.000|        17|       16|     4|       yes|     -|        -|          -|          -|    -|
    |    + model_array                         |    II|  2.82|        3|     30.000|         -|        1|     -|       yes|     -|  26 (7%)|  768 (~0%)|  669 (~0%)|    -|
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------+-----------+----------+
| Port            | Direction | Bitwidth |
+-----------------+-----------+----------+
| bias_1_address0 | out       | 1        |
| bias_1_q0       | in        | 16       |
| bias_2_address0 | out       | 1        |
| bias_2_q0       | in        | 16       |
| w1_address0     | out       | 2        |
| w1_address1     | out       | 2        |
| w1_q0           | in        | 16       |
| w1_q1           | in        | 16       |
| w2_address0     | out       | 2        |
| w2_address1     | out       | 2        |
| w2_q0           | in        | 16       |
| w2_q1           | in        | 16       |
+-----------------+-----------+----------+

* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 256      |
| training  | ap_none | in        | 16       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| w1       | in        | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>* |
| w2       | in        | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>* |
| bias_1   | in        | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>* |
| bias_2   | in        | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>* |
| training | in        | ap_fixed<16, 4, AP_TRN, AP_WRAP, 0>  |
| return   | out       | Inference                            |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+-----------------+---------+----------+
| Argument | HW Interface    | HW Type | HW Usage |
+----------+-----------------+---------+----------+
| w1       | w1_address0     | port    | offset   |
| w1       | w1_ce0          | port    |          |
| w1       | w1_q0           | port    |          |
| w1       | w1_address1     | port    | offset   |
| w1       | w1_ce1          | port    |          |
| w1       | w1_q1           | port    |          |
| w2       | w2_address0     | port    | offset   |
| w2       | w2_ce0          | port    |          |
| w2       | w2_q0           | port    |          |
| w2       | w2_address1     | port    | offset   |
| w2       | w2_ce1          | port    |          |
| w2       | w2_q1           | port    |          |
| bias_1   | bias_1_address0 | port    | offset   |
| bias_1   | bias_1_ce0      | port    |          |
| bias_1   | bias_1_q0       | port    |          |
| bias_2   | bias_2_address0 | port    | offset   |
| bias_2   | bias_2_ce0      | port    |          |
| bias_2   | bias_2_q0       | port    |          |
| training | training        | port    |          |
| return   | ap_return       | port    |          |
+----------+-----------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+----------------------------+-----------+-----------+---------+
| Name                                     | DSP | Pragma | Variable                   | Op        | Impl      | Latency |
+------------------------------------------+-----+--------+----------------------------+-----------+-----------+---------+
| + accelerator                            | 27  |        |                            |           |           |         |
|   cmp_i_i113_fu_733_p2                   |     |        | cmp_i_i113                 | seteq     | auto      | 0       |
|   icmp_ln65_fu_886_p2                    |     |        | icmp_ln65                  | seteq     | auto      | 0       |
|   i_2_fu_892_p2                          |     |        | i_2                        | add       | fabric    | 0       |
|   select_ln69_fu_1050_p3                 |     |        | select_ln69                | select    | auto_sel  | 0       |
|   select_ln69_1_fu_1057_p3               |     |        | select_ln69_1              | select    | auto_sel  | 0       |
|   select_ln69_2_fu_1064_p3               |     |        | select_ln69_2              | select    | auto_sel  | 0       |
|   select_ln69_3_fu_1071_p3               |     |        | select_ln69_3              | select    | auto_sel  | 0       |
|   select_ln69_4_fu_1078_p3               |     |        | select_ln69_4              | select    | auto_sel  | 0       |
|   select_ln69_5_fu_1085_p3               |     |        | select_ln69_5              | select    | auto_sel  | 0       |
|   select_ln69_6_fu_1092_p3               |     |        | select_ln69_6              | select    | auto_sel  | 0       |
|   select_ln69_7_fu_1099_p3               |     |        | select_ln69_7              | select    | auto_sel  | 0       |
|   select_ln69_8_fu_1106_p3               |     |        | select_ln69_8              | select    | auto_sel  | 0       |
|   select_ln69_9_fu_1114_p3               |     |        | select_ln69_9              | select    | auto_sel  | 0       |
|   select_ln69_10_fu_1122_p3              |     |        | select_ln69_10             | select    | auto_sel  | 0       |
|   select_ln69_11_fu_1130_p3              |     |        | select_ln69_11             | select    | auto_sel  | 0       |
|   select_ln69_12_fu_1138_p3              |     |        | select_ln69_12             | select    | auto_sel  | 0       |
|   select_ln69_13_fu_1146_p3              |     |        | select_ln69_13             | select    | auto_sel  | 0       |
|   select_ln69_14_fu_1154_p3              |     |        | select_ln69_14             | select    | auto_sel  | 0       |
|   select_ln69_15_fu_1162_p3              |     |        | select_ln69_15             | select    | auto_sel  | 0       |
|   select_ln69_16_fu_1170_p3              |     |        | select_ln69_16             | select    | auto_sel  | 0       |
|   select_ln69_17_fu_1178_p3              |     |        | select_ln69_17             | select    | auto_sel  | 0       |
|   select_ln69_18_fu_1186_p3              |     |        | select_ln69_18             | select    | auto_sel  | 0       |
|   select_ln69_19_fu_1194_p3              |     |        | select_ln69_19             | select    | auto_sel  | 0       |
|   select_ln69_20_fu_1202_p3              |     |        | select_ln69_20             | select    | auto_sel  | 0       |
|   select_ln69_21_fu_1209_p3              |     |        | select_ln69_21             | select    | auto_sel  | 0       |
|   select_ln69_22_fu_1216_p3              |     |        | select_ln69_22             | select    | auto_sel  | 0       |
|   select_ln69_23_fu_1223_p3              |     |        | select_ln69_23             | select    | auto_sel  | 0       |
|  + accelerator_Pipeline_VITIS_LOOP_47_1  | 0   |        |                            |           |           |         |
|    icmp_ln47_fu_310_p2                   |     |        | icmp_ln47                  | seteq     | auto      | 0       |
|    add_ln47_fu_316_p2                    |     |        | add_ln47                   | add       | fabric    | 0       |
|    icmp_ln48_fu_358_p2                   |     |        | icmp_ln48                  | seteq     | auto      | 0       |
|    select_ln48_fu_409_p3                 |     |        | select_ln48                | select    | auto_sel  | 0       |
|    select_ln48_1_fu_416_p3               |     |        | select_ln48_1              | select    | auto_sel  | 0       |
|    select_ln48_2_fu_423_p3               |     |        | select_ln48_2              | select    | auto_sel  | 0       |
|    select_ln48_3_fu_430_p3               |     |        | select_ln48_3              | select    | auto_sel  | 0       |
|    select_ln48_4_fu_437_p3               |     |        | select_ln48_4              | select    | auto_sel  | 0       |
|    select_ln48_5_fu_444_p3               |     |        | select_ln48_5              | select    | auto_sel  | 0       |
|    select_ln48_6_fu_451_p3               |     |        | select_ln48_6              | select    | auto_sel  | 0       |
|    select_ln48_7_fu_458_p3               |     |        | select_ln48_7              | select    | auto_sel  | 0       |
|    select_ln48_8_fu_465_p3               |     |        | select_ln48_8              | select    | auto_sel  | 0       |
|    select_ln48_9_fu_472_p3               |     |        | select_ln48_9              | select    | auto_sel  | 0       |
|    select_ln48_10_fu_479_p3              |     |        | select_ln48_10             | select    | auto_sel  | 0       |
|    select_ln48_11_fu_486_p3              |     |        | select_ln48_11             | select    | auto_sel  | 0       |
|  + accelerator_Pipeline_VITIS_LOOP_69_4  | 27  |        |                            |           |           |         |
|    icmp_ln69_fu_1026_p2                  |     |        | icmp_ln69                  | seteq     | auto      | 0       |
|    add_ln69_fu_1032_p2                   |     |        | add_ln69                   | add       | fabric    | 0       |
|    sparsemux_9_2_13_1_1_U57              |     |        | zext_ln73_cast             | sparsemux | auto      | 0       |
|    sparsemux_9_2_13_1_1_U58              |     |        | zext_ln83_cast             | sparsemux | auto      | 0       |
|    icmp_ln93_fu_1218_p2                  |     |        | icmp_ln93                  | seteq     | auto      | 0       |
|    sub_ln93_fu_1223_p2                   |     |        | sub_ln93                   | sub       | fabric    | 0       |
|    select_ln93_fu_1228_p3                |     |        | select_ln93                | select    | auto_sel  | 0       |
|    tmp_5_fu_1256_p3                      |     |        | tmp_5                      | cttz      | auto      | 0       |
|    sub_ln93_1_fu_1268_p2                 |     |        | sub_ln93_1                 | sub       | fabric    | 0       |
|    add_ln93_fu_1274_p2                   |     |        | add_ln93                   | add       | fabric    | 0       |
|    icmp_ln93_1_fu_1290_p2                |     |        | icmp_ln93_1                | setgt     | auto      | 0       |
|    sub_ln93_4_fu_1300_p2                 |     |        | sub_ln93_4                 | sub       | fabric    | 0       |
|    lshr_ln93_2_fu_1310_p2                |     |        | lshr_ln93_2                | lshr      | auto_pipe | 0       |
|    and_ln93_3_fu_1316_p2                 |     |        | and_ln93_3                 | and       | auto      | 0       |
|    icmp_ln93_2_fu_1322_p2                |     |        | icmp_ln93_2                | setne     | auto      | 0       |
|    phi_ln93_fu_1328_p2                   |     |        | phi_ln93                   | and       | auto      | 0       |
|    xor_ln93_1_fu_1342_p2                 |     |        | xor_ln93_1                 | xor       | auto      | 0       |
|    and_ln93_fu_1356_p2                   |     |        | and_ln93                   | and       | auto      | 0       |
|    or_ln93_fu_1362_p2                    |     |        | or_ln93                    | or        | auto      | 0       |
|    icmp_ln93_3_fu_1376_p2                |     |        | icmp_ln93_3                | setgt     | auto      | 0       |
|    add_ln93_1_fu_1430_p2                 |     |        | add_ln93_1                 | add       | fabric    | 0       |
|    lshr_ln93_fu_1439_p2                  |     |        | lshr_ln93                  | lshr      | auto_pipe | 0       |
|    sub_ln93_2_fu_1445_p2                 |     |        | sub_ln93_2                 | sub       | fabric    | 0       |
|    shl_ln93_fu_1454_p2                   |     |        | shl_ln93                   | shl       | auto_pipe | 0       |
|    cond50_i_i454_fu_1459_p3              |     |        | cond50_i_i454              | select    | auto_sel  | 0       |
|    add_ln93_2_fu_1468_p2                 |     |        | add_ln93_2                 | add       | fabric    | 0       |
|    select_ln93_1_fu_1496_p3              |     |        | select_ln93_1              | select    | auto_sel  | 0       |
|    icmp_ln93_4_fu_1544_p2                |     |        | icmp_ln93_4                | setne     | auto      | 0       |
|    icmp_ln93_5_fu_1550_p2                |     |        | icmp_ln93_5                | seteq     | auto      | 0       |
|    or_ln93_1_fu_1556_p2                  |     |        | or_ln93_1                  | or        | auto      | 0       |
|    dcmp_64ns_64ns_1_2_no_dsp_1_U56       |     |        | tmp                        | dcmp      | auto      | 1       |
|    and_ln93_1_fu_1624_p2                 |     |        | and_ln93_1                 | and       | auto      | 0       |
|    dcmp_64ns_64ns_1_2_no_dsp_1_U56       |     |        | tmp_1                      | dcmp      | auto      | 1       |
|    and_ln96_fu_1628_p2                   |     |        | and_ln96                   | and       | auto      | 0       |
|    xor_ln93_fu_1633_p2                   |     |        | xor_ln93                   | xor       | auto      | 0       |
|    and_ln93_2_fu_1638_p2                 |     |        | and_ln93_2                 | and       | auto      | 0       |
|    icmp_ln94_fu_1673_p2                  |     |        | icmp_ln94                  | setne     | auto      | 0       |
|    icmp_ln94_1_fu_1678_p2                |     |        | icmp_ln94_1                | setne     | auto      | 0       |
|    icmp_ln94_2_fu_1683_p2                |     |        | icmp_ln94_2                | setne     | auto      | 0       |
|    and_ln94_fu_1688_p2                   |     |        | and_ln94                   | and       | auto      | 0       |
|    and_ln94_1_fu_1693_p2                 |     |        | and_ln94_1                 | and       | auto      | 0       |
|    and_ln94_2_fu_1699_p2                 |     |        | and_ln94_2                 | and       | auto      | 0       |
|    xor_ln96_fu_1644_p2                   |     |        | xor_ln96                   | xor       | auto      | 0       |
|    and_ln96_1_fu_1650_p2                 |     |        | and_ln96_1                 | and       | auto      | 0       |
|    or_ln96_fu_1656_p2                    |     |        | or_ln96                    | or        | auto      | 0       |
|    and_ln96_2_fu_1705_p2                 |     |        | and_ln96_2                 | and       | auto      | 0       |
|    and_ln96_3_fu_1711_p2                 |     |        | and_ln96_3                 | and       | auto      | 0       |
|    and_ln96_4_fu_1717_p2                 |     |        | and_ln96_4                 | and       | auto      | 0       |
|    sparsemux_7_2_16_1_1_U61              |     |        | retval_0_3_0_0_0_load      | sparsemux | auto      | 0       |
|    icmp_ln94_3_fu_1750_p2                |     |        | icmp_ln94_3                | seteq     | auto      | 0       |
|    and_ln94_3_fu_1755_p2                 |     |        | and_ln94_3                 | and       | auto      | 0       |
|    and_ln96_5_fu_1760_p2                 |     |        | and_ln96_5                 | and       | auto      | 0       |
|    sparsemux_7_2_16_1_1_U62              |     |        | retval_0_2_0_0_0_load      | sparsemux | auto      | 0       |
|    icmp_ln94_4_fu_1793_p2                |     |        | icmp_ln94_4                | seteq     | auto      | 0       |
|    and_ln94_4_fu_1798_p2                 |     |        | and_ln94_4                 | and       | auto      | 0       |
|    and_ln96_6_fu_1803_p2                 |     |        | and_ln96_6                 | and       | auto      | 0       |
|    sparsemux_7_2_16_1_1_U63              |     |        | retval_0_1_0_0_0_load      | sparsemux | auto      | 0       |
|    icmp_ln94_5_fu_1836_p2                |     |        | icmp_ln94_5                | seteq     | auto      | 0       |
|    and_ln94_5_fu_1841_p2                 |     |        | and_ln94_5                 | and       | auto      | 0       |
|    and_ln96_7_fu_1846_p2                 |     |        | and_ln96_7                 | and       | auto      | 0       |
|    sparsemux_7_2_16_1_1_U64              |     |        | retval_0_0_0_0_0_load      | sparsemux | auto      | 0       |
|    icmp_ln111_fu_1175_p2                 |     |        | icmp_ln111                 | setgt     | auto      | 0       |
|    sparsemux_9_2_13_1_1_U59              |     |        | zext_ln114_cast1           | sparsemux | auto      | 0       |
|    sub_ln112_fu_1385_p2                  |     |        | sub_ln112                  | sub       | fabric    | 0       |
|    sub_ln114_fu_1212_p2                  |     |        | sub_ln114                  | sub       | fabric    | 0       |
|    sub_ln114_1_fu_1393_p2                |     |        | sub_ln114_1                | sub       | fabric    | 0       |
|    mul_18s_10ns_28_1_1_U60               | 1   |        | mul_ln114                  | mul       | auto      | 0       |
|    conv_i_i_i15419_fu_1419_p3            |     |        | conv_i_i_i15419            | select    | auto_sel  | 0       |
|    icmp_ln144_fu_1038_p2                 |     |        | icmp_ln144                 | seteq     | auto      | 0       |
|    and_ln144_fu_1044_p2                  |     |        | and_ln144                  | and       | auto      | 0       |
|   + model_array                          | 26  |        |                            |           |           |         |
|     mul_16s_16s_28_1_1_U25               | 1   |        | mul_ln12                   | mul       | auto      | 0       |
|     mul_16s_16s_28_1_1_U26               | 1   |        | mul_ln13                   | mul       | auto      | 0       |
|     mul_16s_16s_32_1_1_U21               | 1   |        | mul_ln14                   | mul       | auto      | 0       |
|     mul_32s_10s_40_1_1_U17               | 2   |        | mul_ln14_1                 | mul       | auto      | 0       |
|     add_ln14_fu_258_p2                   |     |        | add_ln14                   | add       | fabric    | 0       |
|     mul_16s_16s_32_1_1_U22               | 1   |        | mul_ln14_2                 | mul       | auto      | 0       |
|     mac_mulsub_16s_9ns_28s_28_4_1_U33    | 1   |        | mul_ln14_3                 | mul       | dsp_slice | 3       |
|     mac_mulsub_16s_9ns_28s_28_4_1_U33    | 1   |        | sext_ln14_1                | sext      | dsp_slice | 3       |
|     mac_mulsub_16s_9ns_28s_28_4_1_U33    | 1   |        | sub_ln14                   | sub       | dsp_slice | 3       |
|     mul_16s_16s_32_1_1_U23               | 1   |        | mul_ln14_4                 | mul       | auto      | 0       |
|     mul_16s_16s_28_1_1_U27               | 1   |        | mul_ln12_1                 | mul       | auto      | 0       |
|     mac_muladd_16s_16s_28ns_28_4_1_U34   | 1   |        | mul_ln13_1                 | mul       | dsp_slice | 3       |
|     mac_muladd_16s_16s_28ns_28_4_1_U34   | 1   |        | add_ln13                   | add       | dsp_slice | 3       |
|     mul_32s_10s_40_1_1_U18               | 2   |        | mul_ln14_5                 | mul       | auto      | 0       |
|     add_ln14_1_fu_314_p2                 |     |        | add_ln14_1                 | add       | fabric    | 0       |
|     bias_out_net_sum_fu_470_p2           |     |        | bias_out_net_sum           | add       | fabric    | 0       |
|     mul_16s_10ns_26_1_1_U29              | 1   |        | mul_ln22                   | mul       | auto      | 0       |
|     output_4_fu_507_p3                   |     |        | output_4                   | select    | auto_sel  | 0       |
|     mac_muladd_16s_16s_28ns_28_4_1_U35   | 1   |        | mul_ln12_2                 | mul       | dsp_slice | 3       |
|     mac_muladd_16s_16s_28ns_28_4_1_U35   | 1   |        | add_ln12                   | add       | dsp_slice | 3       |
|     mul_16s_16s_28_1_1_U28               | 1   |        | mul_ln13_2                 | mul       | auto      | 0       |
|     mul_32s_10s_40_1_1_U19               | 2   |        | mul_ln14_6                 | mul       | auto      | 0       |
|     add_ln14_2_fu_342_p2                 |     |        | add_ln14_2                 | add       | fabric    | 0       |
|     mac_muladd_16s_16s_28ns_28_4_1_U36   | 1   |        | mul_ln12_3                 | mul       | dsp_slice | 3       |
|     mac_muladd_16s_16s_28ns_28_4_1_U36   | 1   |        | add_ln12_1                 | add       | dsp_slice | 3       |
|     mac_muladd_16s_16s_28ns_28_4_1_U37   | 1   |        | mul_ln13_3                 | mul       | dsp_slice | 3       |
|     mac_muladd_16s_16s_28ns_28_4_1_U37   | 1   |        | add_ln13_2                 | add       | dsp_slice | 3       |
|     mul_16s_16s_32_1_1_U24               | 1   |        | mul_ln14_7                 | mul       | auto      | 0       |
|     mul_32s_10s_40_1_1_U20               | 2   |        | mul_ln14_8                 | mul       | auto      | 0       |
|     add_ln14_3_fu_389_p2                 |     |        | add_ln14_3                 | add       | fabric    | 0       |
|     bias_out_net_sum_1_fu_542_p2         |     |        | bias_out_net_sum_1         | add       | fabric    | 0       |
|     mac_mulsub_16s_9ns_28s_28_4_1_U38    | 1   |        | mul_ln14_9                 | mul       | dsp_slice | 3       |
|     mac_mulsub_16s_9ns_28s_28_4_1_U38    | 1   |        | sext_ln14_3                | sext      | dsp_slice | 3       |
|     mac_mulsub_16s_9ns_28s_28_4_1_U38    | 1   |        | sub_ln14_1                 | sub       | dsp_slice | 3       |
|     mul_16s_10ns_26_1_1_U30              | 1   |        | mul_ln22_1                 | mul       | auto      | 0       |
|     output_3_fu_588_p3                   |     |        | output_3                   | select    | auto_sel  | 0       |
|     cmp_i_i_fu_214_p2                    |     |        | cmp_i_i                    | seteq     | auto      | 0       |
|     icmp_ln19_fu_405_p2                  |     |        | icmp_ln19                  | setgt     | auto      | 0       |
|     mul_16s_10ns_26_1_1_U31              | 1   |        | mul_ln23                   | mul       | auto      | 0       |
|     error_1_fu_620_p3                    |     |        | error_1                    | select    | auto_sel  | 0       |
|     icmp_ln19_1_fu_220_p2                |     |        | icmp_ln19_1                | setgt     | auto      | 0       |
|     mul_16s_10ns_26_1_1_U32              | 1   |        | mul_ln23_1                 | mul       | auto      | 0       |
|     error_3_fu_651_p3                    |     |        | error_3                    | select    | auto_sel  | 0       |
|     agg_result_delta_kmin1_0_0_fu_658_p3 |     |        | agg_result_delta_kmin1_0_0 | select    | auto_sel  | 0       |
|     agg_result_delta_kmin1_1_0_fu_665_p3 |     |        | agg_result_delta_kmin1_1_0 | select    | auto_sel  | 0       |
|  + accelerator_Pipeline_VITIS_LOOP_160_9 | 0   |        |                            |           |           |         |
|    icmp_ln160_fu_292_p2                  |     |        | icmp_ln160                 | seteq     | auto      | 0       |
|    add_ln160_fu_298_p2                   |     |        | add_ln160                  | add       | fabric    | 0       |
|    icmp_ln161_1_fu_340_p2                |     |        | icmp_ln161_1               | seteq     | auto      | 0       |
|    output_array_new_b1_fu_346_p3         |     |        | output_array_new_b1        | select    | auto_sel  | 0       |
|    icmp_ln161_fu_354_p2                  |     |        | icmp_ln161                 | seteq     | auto      | 0       |
|    output_array_new_b2_fu_360_p3         |     |        | output_array_new_b2        | select    | auto_sel  | 0       |
|    output_array_new_w1_fu_368_p3         |     |        | output_array_new_w1        | select    | auto_sel  | 0       |
|    output_array_new_w1_1_fu_376_p3       |     |        | output_array_new_w1_1      | select    | auto_sel  | 0       |
|    output_array_new_w2_fu_384_p3         |     |        | output_array_new_w2        | select    | auto_sel  | 0       |
|    output_array_new_w2_1_fu_392_p3       |     |        | output_array_new_w2_1      | select    | auto_sel  | 0       |
|    select_ln161_fu_400_p3                |     |        | select_ln161               | select    | auto_sel  | 0       |
|    select_ln161_1_fu_408_p3              |     |        | select_ln161_1             | select    | auto_sel  | 0       |
|    select_ln161_2_fu_416_p3              |     |        | select_ln161_2             | select    | auto_sel  | 0       |
|    select_ln161_3_fu_424_p3              |     |        | select_ln161_3             | select    | auto_sel  | 0       |
|    select_ln161_4_fu_432_p3              |     |        | select_ln161_4             | select    | auto_sel  | 0       |
|    select_ln161_5_fu_440_p3              |     |        | select_ln161_5             | select    | auto_sel  | 0       |
|    select_ln161_6_fu_448_p3              |     |        | select_ln161_6             | select    | auto_sel  | 0       |
|    select_ln161_7_fu_456_p3              |     |        | select_ln161_7             | select    | auto_sel  | 0       |
|    select_ln161_8_fu_464_p3              |     |        | select_ln161_8             | select    | auto_sel  | 0       |
|    select_ln161_9_fu_472_p3              |     |        | select_ln161_9             | select    | auto_sel  | 0       |
|    select_ln161_10_fu_480_p3             |     |        | select_ln161_10            | select    | auto_sel  | 0       |
|    select_ln161_11_fu_488_p3             |     |        | select_ln161_11            | select    | auto_sel  | 0       |
+------------------------------------------+-----+--------+----------------------------+-----------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+--------------------------------------+
| Type     | Options | Location                             |
+----------+---------+--------------------------------------+
| pipeline |         | ../accelerator.cpp:70 in accelerator |
| unroll   |         | ../array.cpp:21 in model_array       |
+----------+---------+--------------------------------------+


