0.6
2017.4
Dec 15 2017
21:07:18
E:/Materials/Computer Orgnization/Project/CS214-Minisys-CPU/CS214-Minisys-CPU.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
E:/Materials/Computer Orgnization/Project/CS214-Minisys-CPU/CS214-Minisys-CPU.srcs/sim_1/new/IO_Test.v,1683468439,verilog,,,,IO_Test,,,,,,,,
E:/Materials/Computer Orgnization/Project/CS214-Minisys-CPU/CS214-Minisys-CPU.srcs/sources_1/ip/RAM_64K/sim/RAM_64K.v,1683468605,verilog,,E:/Materials/Computer Orgnization/Project/CS214-Minisys-CPU/CS214-Minisys-CPU.srcs/sources_1/new/data_memory.v,,RAM_64K,,,,,,,,
E:/Materials/Computer Orgnization/Project/CS214-Minisys-CPU/CS214-Minisys-CPU.srcs/sources_1/new/data_memory.v,1683468349,verilog,,E:/Materials/Computer Orgnization/Project/CS214-Minisys-CPU/CS214-Minisys-CPU.srcs/sources_1/new/io.v,,data_memory,,,,,,,,
E:/Materials/Computer Orgnization/Project/CS214-Minisys-CPU/CS214-Minisys-CPU.srcs/sources_1/new/io.v,1683469558,verilog,,E:/Materials/Computer Orgnization/Project/CS214-Minisys-CPU/CS214-Minisys-CPU.srcs/sim_1/new/IO_Test.v,,io,,,,,,,,
