
---------- Begin Simulation Statistics ----------
final_tick                                49710234500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128660                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739076                       # Number of bytes of host memory used
host_op_rate                                   128660                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   654.60                       # Real time elapsed on the host
host_tick_rate                               75939254                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    84221537                       # Number of instructions simulated
sim_ops                                      84221700                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049710                       # Number of seconds simulated
sim_ticks                                 49710234500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.518722                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               17005199                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            20120038                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4577496                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18352045                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1493313                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1496261                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2948                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22885055                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1740                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           142                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2356056                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12517782                       # Number of branches committed
system.cpu0.commit.bw_lim_events               436834                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            714                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       27039344                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84202576                       # Number of instructions committed
system.cpu0.commit.committedOps              84202714                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     95147815                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.884967                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.179116                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     47060485     49.46%     49.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25404296     26.69%     76.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     14658930     15.40%     91.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5766343      6.06%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       814903      0.85%     98.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       784009      0.82%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        46905      0.04%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       175110      0.18%     99.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       436834      0.45%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     95147815                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   9667585                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2712740                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80119874                       # Number of committed integer instructions.
system.cpu0.commit.loads                      7191780                       # Number of loads committed
system.cpu0.commit.membars                        411                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          414      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        64517013     76.62%     76.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1285      0.00%     76.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              18      0.00%     76.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       2706912      3.21%     79.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       4060370      4.82%     84.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1450136      1.72%     86.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      1353456      1.60%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        7095238      8.42%     96.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2921161      3.46%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        96684      0.11%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           25      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::total         84202714                       # Class of committed instruction
system.cpu0.commit.refs                      10113108                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84202576                       # Number of Instructions Simulated
system.cpu0.committedOps                     84202714                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.180722                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.180722                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles              1803733                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2221641                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            15171579                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             120516533                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                24518425                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 69621499                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2356121                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4287655                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               987321                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22885055                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16987819                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74720946                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               100645                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     135531044                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           95                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                9155152                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.230185                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          19988327                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          18498512                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.363218                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          99287099                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.365043                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.355832                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                24578057     24.75%     24.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                43543118     43.85%     68.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16565628     16.68%     85.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 7236567      7.28%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2438280      2.45%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2160603      2.17%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2763667      2.78%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     393      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                     786      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            99287099                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 18304272                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 5660969                       # number of floating regfile writes
system.cpu0.idleCycles                         132805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2510815                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                16593519                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.059330                       # Inst execution rate
system.cpu0.iew.exec_refs                    14486740                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3692604                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1785035                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10912534                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               362                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           536378                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4398990                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          111242066                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10794136                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2309687                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            105318569                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                    23                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                  454                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2356121                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                  503                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          599                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          144553                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3720751                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1477661                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            42                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         5735                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2505080                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 82287738                       # num instructions consuming a value
system.cpu0.iew.wb_count                    104474102                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826488                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 68009857                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.050836                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     104547202                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               120796435                       # number of integer regfile reads
system.cpu0.int_regfile_writes               80187531                       # number of integer regfile writes
system.cpu0.ipc                              0.846938                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.846938                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              460      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             82188368     76.36%     76.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1290      0.00%     76.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   20      0.00%     76.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            2715010      2.52%     78.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            5090295      4.72%     83.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1609066      1.49%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           1353936      1.25%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     86.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10764800     10.00%     96.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3785573      3.51%     99.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         119416      0.11%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::total             107628261                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               10887764                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           21775514                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     10751290                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          12164697                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     270164                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002510                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 269235     99.65%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   10      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     99.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   472      0.17%     99.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  443      0.16%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              97010201                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         293146955                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     93722812                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        126116748                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 111241240                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                107628261                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                826                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       27039337                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           108689                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           112                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6801022                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     99287099                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.084010                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.186752                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           36020995     36.27%     36.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           35716032     35.97%     72.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           19155205     19.29%     91.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3502198      3.52%     95.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2257942      2.27%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2096494      2.11%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             267253      0.26%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             190371      0.19%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              80609      0.08%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       99287099                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.082562                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads              953                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             776                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10912534                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4398990                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               16055592                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               9570876                       # number of misc regfile writes
system.cpu0.numCycles                        99419904                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                         566                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                1786683                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             70119865                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  5493                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                28811658                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                   527                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups            153751860                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             116843018                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           95648092                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 66174760                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  3590                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2356121                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles               150475                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                25528211                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         19162108                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       134589752                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          7402                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               213                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                   365445                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           213                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   205952649                       # The number of ROB reads
system.cpu0.rob.rob_writes                  226623423                       # The number of ROB writes
system.cpu0.timesIdled                           4902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            78.452380                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                    659                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                 840                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               91                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              751                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 2                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             44                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              42                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    886                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             6                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts               53                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                       756                       # Number of branches committed
system.cpu1.commit.bw_lim_events                   10                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts            194                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts                6292                       # Number of instructions committed
system.cpu1.commit.committedOps                  6300                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples         7392                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.852272                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.226852                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3895     52.69%     52.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2119     28.66%     81.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          679      9.18%     90.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3           42      0.56%     91.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          630      8.52%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            7      0.09%     99.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6            8      0.10%     99.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            2      0.02%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8           10      0.13%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         7392                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        18                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                  51                       # Number of function calls committed.
system.cpu1.commit.int_insts                     6277                       # Number of committed integer instructions.
system.cpu1.commit.loads                          111                       # Number of loads committed
system.cpu1.commit.membars                         11                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass           11      0.17%      0.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu            4765     75.63%     75.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            624      9.90%     85.71% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               2      0.03%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     85.74% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead            117      1.85%     87.60% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           763     12.11%     99.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.28%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::total             6300                       # Class of committed instruction
system.cpu1.commit.refs                           898                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                       6292                       # Number of Instructions Simulated
system.cpu1.committedOps                         6300                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.723776                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.723776                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                 3853                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                   38                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                 686                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                  6647                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                    1992                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                      905                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                    58                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                   61                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                  646                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                        886                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                      179                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                         5447                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                   47                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                          6897                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                    192                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.081689                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles              1910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches               661                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.635902                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples              7454                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.928092                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.049777                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    3375     45.27%     45.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    2012     26.99%     72.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1407     18.87%     91.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     617      8.27%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      10      0.13%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                      18      0.24%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       3      0.04%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       3      0.04%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       9      0.12%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                7454                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.idleCycles                           3392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                  54                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                     768                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.591462                       # Inst execution rate
system.cpu1.iew.exec_refs                         933                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                       795                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                      4                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                  141                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts               42                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                 807                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts               6495                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                  138                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               44                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                 6415                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                    58                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads           30                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores           20                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect           53                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                     5590                       # num instructions consuming a value
system.cpu1.iew.wb_count                         6392                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.768694                       # average fanout of values written-back
system.cpu1.iew.wb_producers                     4297                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.589341                       # insts written-back per cycle
system.cpu1.iew.wb_sent                          6397                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                   10270                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   4910                       # number of integer regfile writes
system.cpu1.ipc                              0.580121                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.580121                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass               15      0.23%      0.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                 4873     75.44%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 624      9.66%     85.33% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    2      0.03%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     85.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                 144      2.22%     87.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                778     12.04%     99.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              5      0.07%     99.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.27%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::total                  6459                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     27                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 50                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                22                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                         33                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005109                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    17     51.51%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     51.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     5     15.15%     66.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    7     21.21%     87.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     87.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4     12.12%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                  6450                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads             20355                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses         6374                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes             6668                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                      6466                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                     6459                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                 29                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined            194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined           96                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples         7454                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.866514                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.941191                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3268     43.84%     43.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2446     32.81%     76.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               1247     16.72%     93.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                465      6.23%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                 22      0.29%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  4      0.05%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  2      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           7454                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.595519                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads               14                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                 141                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                807                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                      4                       # number of misc regfile reads
system.cpu1.numCycles                           10846                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                      388550                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                    527                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                 4788                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  2516                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                    2255                       # Number of cycles rename is idle
system.cpu1.rename.RenameLookups                10430                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                  6579                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands               4992                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                     1288                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                   233                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                    58                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 2649                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                     204                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups           10412                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles           677                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                13                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     3913                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            13                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                       13850                       # The number of ROB reads
system.cpu1.rob.rob_writes                      13050                       # The number of ROB writes
system.cpu1.timesIdled                             65                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            75.570776                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                    662                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                 876                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              102                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted              770                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 2                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups             50                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses              48                       # Number of indirect misses.
system.cpu2.branchPred.lookups                    926                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             8                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts               61                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                       764                       # Number of branches committed
system.cpu2.commit.bw_lim_events                   12                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls             32                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts            206                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts                6320                       # Number of instructions committed
system.cpu2.commit.committedOps                  6330                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples         7325                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.864163                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.238593                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3825     52.21%     52.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2115     28.87%     81.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          684      9.33%     90.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3           40      0.54%     90.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          626      8.54%     99.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5           13      0.17%     99.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            8      0.10%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            2      0.02%     99.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8           12      0.16%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total         7325                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        18                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                  53                       # Number of function calls committed.
system.cpu2.commit.int_insts                     6303                       # Number of committed integer instructions.
system.cpu2.commit.loads                          114                       # Number of loads committed
system.cpu2.commit.membars                         13                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass           13      0.20%      0.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu            4788     75.63%     75.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            624      9.85%     85.70% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               2      0.03%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead            122      1.92%     87.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           763     12.05%     99.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.28%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::total             6330                       # Class of committed instruction
system.cpu2.commit.refs                           903                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                       6320                       # Number of Instructions Simulated
system.cpu2.committedOps                         6330                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.342721                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.342721                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                 4115                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                   41                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                 689                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                  6725                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                    1562                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                     1075                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                    67                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                   73                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                  576                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                        926                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                      203                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                         5663                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                   50                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                          7122                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                    216                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.109120                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles              1623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches               664                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.839264                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples              7395                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.966734                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.063434                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    3194     43.19%     43.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    2075     28.05%     71.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1436     19.41%     90.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     639      8.64%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                      13      0.17%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                      20      0.27%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       4      0.05%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       3      0.04%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      11      0.14%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                7395                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.idleCycles                           1091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                  62                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                     778                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.761018                       # Inst execution rate
system.cpu2.iew.exec_refs                         940                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                       789                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      3                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                  150                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts               55                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                 801                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts               6537                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                  151                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               48                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                 6458                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                    67                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads           36                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores           12                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect           61                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                     5579                       # num instructions consuming a value
system.cpu2.iew.wb_count                         6425                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.751747                       # average fanout of values written-back
system.cpu2.iew.wb_producers                     4194                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.757129                       # insts written-back per cycle
system.cpu2.iew.wb_sent                          6430                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                   10304                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   4942                       # number of integer regfile writes
system.cpu2.ipc                              0.744756                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.744756                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass               18      0.27%      0.27% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                 4910     75.46%     75.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 624      9.59%     85.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    2      0.03%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     85.36% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                 158      2.42%     87.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                769     11.81%     99.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              7      0.10%     99.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.27%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::total                  6506                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     29                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 54                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                22                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                         13                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001998                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      1      7.69%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      7.69% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     3     23.07%     30.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    5     38.46%     69.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     69.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4     30.76%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                  6472                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads             20366                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses         6407                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes             6722                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                      6500                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                     6506                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                 37                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined            206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined           95                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples         7395                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.879783                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.945078                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3154     42.65%     42.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2530     34.21%     76.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               1238     16.74%     93.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                401      5.42%     99.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                 65      0.87%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  5      0.06%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  2      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total           7395                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.766674                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads               24                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               2                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                 150                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                801                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                      5                       # number of misc regfile reads
system.cpu2.numCycles                            8486                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                      391510                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                    272                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                 4809                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                  2339                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                    1842                       # Number of cycles rename is idle
system.cpu2.rename.RenameLookups                10471                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                  6638                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands               5038                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                     1371                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                   945                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                    67                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 2882                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                     229                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups           10453                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles           961                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                     3461                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts            16                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                       13823                       # The number of ROB reads
system.cpu2.rob.rob_writes                      13142                       # The number of ROB writes
system.cpu2.timesIdled                             48                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            78.468899                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                    656                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                 836                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              102                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted              775                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 2                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups             55                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses              53                       # Number of indirect misses.
system.cpu3.branchPred.lookups                    937                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             7                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts               61                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                       773                       # Number of branches committed
system.cpu3.commit.bw_lim_events                   12                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls             30                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts            219                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts                6349                       # Number of instructions committed
system.cpu3.commit.committedOps                  6356                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples         7333                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.866766                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.237861                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3821     52.10%     52.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2119     28.89%     81.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          683      9.31%     90.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3           45      0.61%     90.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          634      8.64%     99.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5           11      0.15%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            7      0.09%     99.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            1      0.01%     99.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8           12      0.16%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         7333                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        18                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                  52                       # Number of function calls committed.
system.cpu3.commit.int_insts                     6333                       # Number of committed integer instructions.
system.cpu3.commit.loads                          116                       # Number of loads committed
system.cpu3.commit.membars                          9                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            9      0.14%      0.14% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            4818     75.80%     75.94% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            624      9.81%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               2      0.03%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     85.79% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead            123      1.93%     87.72% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           762     11.98%     99.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.28%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::total             6356                       # Class of committed instruction
system.cpu3.commit.refs                           903                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                       6349                       # Number of Instructions Simulated
system.cpu3.committedOps                         6356                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.290281                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.290281                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                 4165                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                   41                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                 690                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                  6791                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                    1413                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                     1327                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                    69                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                   61                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                  434                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                        937                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                      212                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                         5758                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                   41                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                          7174                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                    220                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.114379                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles              1539                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches               658                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.875732                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples              7408                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.971112                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.061610                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    3214     43.38%     43.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    2025     27.33%     70.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    1455     19.64%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     664      8.96%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                      14      0.18%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                      22      0.29%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       4      0.05%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       3      0.04%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       7      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                7408                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       3                       # number of floating regfile writes
system.cpu3.idleCycles                            784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                  63                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                     785                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.791259                       # Inst execution rate
system.cpu3.iew.exec_refs                         931                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                       788                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      6                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                  146                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                26                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts               59                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                 810                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts               6576                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                  143                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               56                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                 6482                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                    69                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads           30                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores           23                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect           62                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                     5814                       # num instructions consuming a value
system.cpu3.iew.wb_count                         6453                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.737530                       # average fanout of values written-back
system.cpu3.iew.wb_producers                     4288                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.787719                       # insts written-back per cycle
system.cpu3.iew.wb_sent                          6460                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                   10364                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   4967                       # number of integer regfile writes
system.cpu3.ipc                              0.775024                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.775024                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass               16      0.24%      0.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 4950     75.71%     75.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 624      9.54%     85.50% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    2      0.03%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     85.53% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                 148      2.26%     87.79% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                772     11.80%     99.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              8      0.12%     99.72% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.27%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::total                  6538                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     30                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           21                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                24                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                         13                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001988                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     3     23.07%     23.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    6     46.15%     69.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     69.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4     30.76%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                  6505                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads             20447                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses         6432                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes             6772                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                      6541                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                     6538                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                 35                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined            219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          110                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples         7408                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.882559                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.957432                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3152     42.54%     42.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               2577     34.78%     77.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               1184     15.98%     93.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                402      5.42%     98.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                 80      1.07%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                 12      0.16%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  1      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           7408                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.798095                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads               14                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               2                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                 146                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                810                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                      7                       # number of misc regfile reads
system.cpu3.numCycles                            8192                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                      391474                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                    159                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                 4832                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                  1725                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                    1672                       # Number of cycles rename is idle
system.cpu3.rename.RenameLookups                10542                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                  6689                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands               5073                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                     1502                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                  1599                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                    69                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 2957                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                     241                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups           10524                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          1049                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     2733                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts            18                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                       13831                       # The number of ROB reads
system.cpu3.rob.rob_writes                      13225                       # The number of ROB writes
system.cpu3.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24424                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         6661                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           35                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       528091                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          108                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1062879                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            143                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1522                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8667                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1416                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              7                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12791                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12789                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1522                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1470592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1470592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               20                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14341                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14341    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14341                       # Request fanout histogram
system.membus.respLayer1.occupancy           76906500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            62566000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                  5                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    16504128333.333332                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   28584128160.930957                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       375500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  49510236500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      197849500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  49512385000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           95                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total              95                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           95                       # number of overall hits
system.cpu2.icache.overall_hits::total             95                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          108                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           108                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          108                       # number of overall misses
system.cpu2.icache.overall_misses::total          108                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst      2802500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2802500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst      2802500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2802500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst          203                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          203                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst          203                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          203                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.532019                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.532019                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.532019                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.532019                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 25949.074074                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 25949.074074                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 25949.074074                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 25949.074074                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           57                       # number of writebacks
system.cpu2.icache.writebacks::total               57                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           20                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst           88                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst           88                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst      2011000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2011000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst      2011000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2011000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.433497                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.433497                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.433497                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.433497                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22852.272727                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22852.272727                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22852.272727                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22852.272727                       # average overall mshr miss latency
system.cpu2.icache.replacements                    57                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           95                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total             95                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          108                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          108                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst      2802500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2802500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst          203                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          203                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.532019                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.532019                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 25949.074074                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 25949.074074                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           20                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst           88                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst      2011000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2011000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.433497                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.433497                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22852.272727                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22852.272727                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.878834                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                183                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               88                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             2.079545                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        193622000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.878834                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.964963                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.964963                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              494                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             494                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data          154                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             154                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data          154                       # number of overall hits
system.cpu2.dcache.overall_hits::total            154                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data          744                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           744                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data          744                       # number of overall misses
system.cpu2.dcache.overall_misses::total          744                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     48383988                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     48383988                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     48383988                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     48383988                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data          898                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          898                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data          898                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          898                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.828507                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.828507                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.828507                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.828507                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 65032.241935                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 65032.241935                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 65032.241935                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 65032.241935                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          280                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    11.666666                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks           80                       # number of writebacks
system.cpu2.dcache.writebacks::total               80                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data          614                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          614                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data          614                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          614                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          130                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          130                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          130                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data      7583000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      7583000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data      7583000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      7583000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.144766                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.144766                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.144766                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.144766                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 58330.769230                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 58330.769230                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 58330.769230                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 58330.769230                       # average overall mshr miss latency
system.cpu2.dcache.replacements                    92                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data           80                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             80                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data           43                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data       543500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       543500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data          123                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total          123                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.349593                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.349593                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 12639.534883                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 12639.534883                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data           15                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data           28                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data       303000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       303000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.227642                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.227642                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 10821.428571                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10821.428571                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data           74                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            74                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data          701                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          701                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     47840488                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     47840488                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data          775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.904516                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.904516                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 68246.059914                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68246.059914                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          599                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          599                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data          102                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      7280000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      7280000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.131612                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.131612                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 71372.549019                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71372.549019                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data            7                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data            2                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data        11500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        11500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data         5750                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         5750                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data            1                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data            3                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.399999                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.399999                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.399999                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.399999                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data            3                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total              3                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data            5                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data        23000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total        23000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data            8                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total            8                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.625000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.625000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data         4600                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total         4600                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data            5                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data        18000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total        18000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.625000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         3600                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         3600                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.874716                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                306                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              133                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.300751                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        193633500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.874716                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996084                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996084                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             1973                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            1973                       # Number of data accesses
system.cpu3.numPwrStateTransitions                  3                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     24755325750                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   35008963863.223312                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       250000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  49510401500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              2                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      199583000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  49510651500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst          113                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             113                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst          113                       # number of overall hits
system.cpu3.icache.overall_hits::total            113                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst           99                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            99                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst           99                       # number of overall misses
system.cpu3.icache.overall_misses::total           99                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst      1907000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1907000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst      1907000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1907000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst          212                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          212                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst          212                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          212                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.466981                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.466981                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.466981                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.466981                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 19262.626262                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19262.626262                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 19262.626262                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19262.626262                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           59                       # number of writebacks
system.cpu3.icache.writebacks::total               59                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           91                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           91                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst      1702000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1702000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst      1702000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1702000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.429245                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.429245                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.429245                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.429245                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 18703.296703                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 18703.296703                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 18703.296703                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 18703.296703                       # average overall mshr miss latency
system.cpu3.icache.replacements                    59                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst          113                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            113                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst           99                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst      1907000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1907000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst          212                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          212                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.466981                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.466981                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 19262.626262                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19262.626262                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           91                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst      1702000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1702000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.429245                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.429245                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 18703.296703                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 18703.296703                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.873788                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                204                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               91                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             2.241758                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        195502000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.873788                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.996055                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.996055                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              515                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             515                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data          148                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             148                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data          148                       # number of overall hits
system.cpu3.dcache.overall_hits::total            148                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data          744                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           744                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data          744                       # number of overall misses
system.cpu3.dcache.overall_misses::total          744                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     51046977                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     51046977                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     51046977                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     51046977                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data          892                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          892                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data          892                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          892                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.834080                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.834080                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.834080                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.834080                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 68611.528225                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68611.528225                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 68611.528225                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68611.528225                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          474                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    13.941176                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks           84                       # number of writebacks
system.cpu3.dcache.writebacks::total               84                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data          609                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          609                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data          609                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          609                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          135                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          135                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          135                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          135                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data      7906499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      7906499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data      7906499                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      7906499                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.151345                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.151345                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.151345                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.151345                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 58566.659259                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58566.659259                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 58566.659259                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58566.659259                       # average overall mshr miss latency
system.cpu3.dcache.replacements                    96                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data           72                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             72                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data           47                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data       433000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total       433000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data          119                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total          119                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.394957                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.394957                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data  9212.765957                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  9212.765957                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data           15                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data           32                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data       245500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       245500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.268907                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.268907                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data  7671.875000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7671.875000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data           76                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            76                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data          697                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          697                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     50613977                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     50613977                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data          773                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          773                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.901681                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.901681                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 72616.896700                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72616.896700                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          594                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          594                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data          103                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          103                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      7660999                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      7660999                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.133247                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.133247                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 74378.631067                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74378.631067                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data            8                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data        10500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        10500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.272727                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.272727                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data         3500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         3500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data            1                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data            4                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data            2                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total              2                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data            5                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data        23500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total        23500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data            7                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total            7                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.714285                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.714285                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data         4700                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total         4700                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data            5                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data        18500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total        18500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.714285                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.714285                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data         3700                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total         3700                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.881832                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                307                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              137                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.240875                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        195513500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.881832                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.933807                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.933807                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             1969                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            1969                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          283500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       283500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       283500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    49709951000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED       283500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     16980877                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16980877                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     16980877                       # number of overall hits
system.cpu0.icache.overall_hits::total       16980877                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         6940                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6940                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         6940                       # number of overall misses
system.cpu0.icache.overall_misses::total         6940                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    180031998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    180031998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    180031998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    180031998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16987817                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16987817                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16987817                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16987817                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000408                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000408                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000408                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000408                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25941.210086                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25941.210086                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25941.210086                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25941.210086                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          712                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.473684                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         6362                       # number of writebacks
system.cpu0.icache.writebacks::total             6362                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          546                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          546                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          546                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          546                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         6394                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6394                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         6394                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6394                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    159744499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    159744499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    159744499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    159744499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000376                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000376                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000376                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000376                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24983.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24983.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24983.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24983.500000                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6362                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     16980877                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16980877                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         6940                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6940                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    180031998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    180031998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16987817                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16987817                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000408                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000408                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25941.210086                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25941.210086                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          546                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          546                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         6394                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6394                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    159744499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    159744499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000376                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24983.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24983.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998762                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16987271                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6394                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2656.751798                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998762                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999961                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999961                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         33982028                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        33982028                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     12255666                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12255666                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     12255666                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12255666                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1312644                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1312644                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1312644                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1312644                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  14684928897                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14684928897                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  14684928897                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14684928897                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13568310                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13568310                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13568310                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13568310                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.096743                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.096743                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.096743                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.096743                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 11187.289849                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11187.289849                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 11187.289849                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11187.289849                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        13654                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              651                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    20.973886                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       511631                       # number of writebacks
system.cpu0.dcache.writebacks::total           511631                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       788144                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       788144                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       788144                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       788144                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       524500                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       524500                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       524500                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       524500                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7251466487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7251466487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7251466487                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7251466487                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038656                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038656                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038656                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038656                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 13825.484245                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13825.484245                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 13825.484245                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13825.484245                       # average overall mshr miss latency
system.cpu0.dcache.replacements                524471                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9372461                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9372461                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1274791                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1274791                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  12296825500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12296825500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10647252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10647252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.119729                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.119729                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data  9646.150231                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9646.150231                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       768383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       768383                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       506408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       506408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   6117889000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6117889000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.047562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.047562                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12080.948563                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12080.948563                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2883205                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2883205                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        37853                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        37853                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   2388103397                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2388103397                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2921058                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2921058                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.012958                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012958                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63088.880590                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63088.880590                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        19761                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        19761                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        18092                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        18092                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1133577487                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1133577487                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.006193                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006193                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 62656.283827                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62656.283827                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          117                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          117                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           18                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       330500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       330500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 18361.111111                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18361.111111                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       290500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       290500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.118518                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.118518                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18156.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18156.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          126                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          126                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data         8500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         8500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015625                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015625                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4250                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4250                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data         6500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         6500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015625                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015625                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          138                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            138                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data            4                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total            4                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data        43000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total        43000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.028169                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.028169                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data        10750                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total        10750                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data            4                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total            4                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data        39000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total        39000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.028169                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.028169                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data         9750                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total         9750                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998598                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12780571                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           524518                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.366315                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998598                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999956                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27661948                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27661948                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5210                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              511682                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  27                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                  74                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  83                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  19                       # number of demand (read+write) hits
system.l2.demand_hits::total                   517159                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5210                       # number of overall hits
system.l2.overall_hits::.cpu0.data             511682                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 45                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 27                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                 74                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 19                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 83                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 19                       # number of overall hits
system.l2.overall_hits::total                  517159                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1184                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             12819                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                89                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                88                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14331                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1184                       # number of overall misses
system.l2.overall_misses::.cpu0.data            12819                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               40                       # number of overall misses
system.l2.overall_misses::.cpu1.data               89                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               14                       # number of overall misses
system.l2.overall_misses::.cpu2.data               89                       # number of overall misses
system.l2.overall_misses::.cpu3.inst                8                       # number of overall misses
system.l2.overall_misses::.cpu3.data               88                       # number of overall misses
system.l2.overall_misses::total                 14331                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     94538500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1055374000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      3031500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data      6509000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      1009000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data      7034500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst       568500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      7342500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1175407500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     94538500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1055374000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      3031500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data      6509000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      1009000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data      7034500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst       568500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      7342500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1175407500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            6394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          524501                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst              85                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             116                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst              88                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             108                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              91                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data             107                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               531490                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           6394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         524501                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst             85                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            116                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst             88                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            108                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             91                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data            107                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              531490                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.185173                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.024440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.470588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.767241                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.159090                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.824074                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.087912                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.822429                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.026963                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.185173                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.024440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.470588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.767241                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.159090                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.824074                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.087912                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.822429                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.026963                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79846.706081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82328.886808                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 75787.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 73134.831460                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 72071.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 79039.325842                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 71062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 83437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82018.526271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79846.706081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82328.886808                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 75787.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 73134.831460                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 72071.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 79039.325842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 71062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 83437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82018.526271                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                8667                       # number of writebacks
system.l2.writebacks::total                      8667                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  20                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 20                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         1183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        12819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14311                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        12819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14311                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     82628000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    927184000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      2372000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data      5549000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst       122000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data      6078500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst       478500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      6462500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1030874500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     82628000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    927184000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      2372000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data      5549000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst       122000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data      6078500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst       478500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      6462500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1030874500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.185017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.024440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.423529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.758620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.022727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.814814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.076923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.822429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.026926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.185017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.024440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.423529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.758620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.022727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.814814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.076923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.822429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.026926                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69846.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72328.886808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 65888.888888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 63056.818181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        61000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 69073.863636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 68357.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 73437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72033.715323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69846.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72328.886808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 65888.888888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 63056.818181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        61000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 69073.863636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 68357.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 73437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72033.715323                       # average overall mshr miss latency
system.l2.replacements                          10225                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       511879                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           511879                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       511879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       511879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6420                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6420                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6420                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6420                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data             5559                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5580                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          12525                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             88                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             88                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             88                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12789                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1031048500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      6429000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data      6958500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      7342500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1051778500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        18084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           95                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.692601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.916666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.926315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.936170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.696227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82319.241516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 73056.818181                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 79073.863636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 83437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82240.871061                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        12525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           88                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           88                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           88                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    905798500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      5549000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data      6078500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      6462500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    923888500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.692601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.916666                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.926315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.936170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.696227                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 72319.241516                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 63056.818181                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 69073.863636                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 73437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72240.871061                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            45                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst            74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst            83                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1184                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     94538500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      3031500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      1009000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst       568500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99147500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         6394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst           85                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst           88                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst           91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.185173                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.470588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.159090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.087912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.187143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79846.706081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 75787.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 72071.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 71062.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79572.632423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1183                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1228                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     82628000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      2372000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst       122000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst       478500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85600500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.185017                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.423529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.022727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.076923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.184439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69846.153846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 65888.888888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst        61000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 68357.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69707.247557                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       506123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            506167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             296                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     24325500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data        80000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data        76000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24481500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       506417                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data           20                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        506463                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.000580                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.049999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.076923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82739.795918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data        80000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        76000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82707.770270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          294                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     21385500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21385500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.000580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72739.795918                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72739.795918                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.714285                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        76000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       188500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.714285                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18850                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3904.281340                       # Cycle average of tags in use
system.l2.tags.total_refs                     1059444                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     14325                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     73.957696                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.304120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      254.030929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     3552.481184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       10.365711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       27.723485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.554317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       24.937959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        2.245607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       27.638025                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.062019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.867304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.953193                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          220                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1654                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8490117                       # Number of tag accesses
system.l2.tags.data_accesses                  8490117                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         75712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        820416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             915904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       554688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          554688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          12819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8667                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8667                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1523066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         16503965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            46348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           113296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst             2574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data           113296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst             9012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data           113296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              18424857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1523066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        46348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         2574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst         9012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1581002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       11158426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11158426                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       11158426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1523066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        16503965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           46348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          113296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            2574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data          113296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst            9012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data          113296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29583284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      8667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     12819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        88.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples        88.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        88.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018749                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010597762499                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          480                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          480                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               49962                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       14311                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8667                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14311                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8667                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              512                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    173778750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   71555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               442110000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12143.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30893.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7264                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7628                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14311                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8667                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.263804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.102062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.506448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2353     29.19%     29.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4928     61.14%     90.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          104      1.29%     91.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           79      0.98%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      0.70%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           50      0.62%     93.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           45      0.55%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           42      0.52%     95.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          401      4.97%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8059                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.789583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.693223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    167.493094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           472     98.33%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      1.04%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.41%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.20%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           480                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.999999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              480    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           480                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 915904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  552960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  915904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               554688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        18.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     18.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   49705296500                       # Total gap between requests
system.mem_ctrls.avgGap                    2163168.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        75712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       820416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         5632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         5632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         5632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       552960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1523066.643348866142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 16503965.596863156184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 46348.604531326440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 113296.588854353525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2574.922473962579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 113296.588854353525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 9012.228658869029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 113296.588854353525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 11123665.087518345564                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        12819                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data           88                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data           88                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           88                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         8667                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     33949000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    399847250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst       894250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      1934000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst        39500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data      2410000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst       192000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      2844000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1069572959250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28697.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31191.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     24840.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     21977.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     19750.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     27386.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     27428.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     32318.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 123407518.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             27831720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             14792910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            48216420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           21678660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       3923861760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8501204010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11929821600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        24467407080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        492.200596                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30929510500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1659840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17120884000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             29709540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             15790995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            53964120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           23422140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       3923861760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8749716600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11720547840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        24517012995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.198498                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30382594500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1659840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17667800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                  3                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     24756752250                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   35007137406.407501                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value      2968000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  49510536500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              2                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      196730000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  49513504500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           75                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total              75                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           75                       # number of overall hits
system.cpu1.icache.overall_hits::total             75                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          104                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           104                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          104                       # number of overall misses
system.cpu1.icache.overall_misses::total          104                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      4718500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4718500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      4718500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4718500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst          179                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          179                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst          179                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          179                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.581005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.581005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.581005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.581005                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 45370.192307                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45370.192307                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 45370.192307                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45370.192307                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           54                       # number of writebacks
system.cpu1.icache.writebacks::total               54                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst           85                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst           85                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      3673000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3673000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      3673000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3673000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.474860                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.474860                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.474860                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.474860                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 43211.764705                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43211.764705                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 43211.764705                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43211.764705                       # average overall mshr miss latency
system.cpu1.icache.replacements                    54                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           75                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          104                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          104                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      4718500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4718500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst          179                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          179                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.581005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.581005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 45370.192307                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45370.192307                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst           85                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           85                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      3673000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3673000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.474860                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.474860                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 43211.764705                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43211.764705                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.879868                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                160                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               85                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             1.882352                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        191322000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.879868                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.964995                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.964995                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              443                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             443                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data          156                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             156                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data          156                       # number of overall hits
system.cpu1.dcache.overall_hits::total            156                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          740                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           740                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          740                       # number of overall misses
system.cpu1.dcache.overall_misses::total          740                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     44034995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     44034995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     44034995                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     44034995                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data          896                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          896                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data          896                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          896                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.825892                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.825892                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.825892                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.825892                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 59506.750000                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 59506.750000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 59506.750000                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 59506.750000                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           80                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     5.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks           84                       # number of writebacks
system.cpu1.dcache.writebacks::total               84                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          609                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          609                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          609                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          131                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          131                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data      7119999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      7119999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data      7119999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      7119999                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.146205                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.146205                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.146205                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.146205                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 54351.137404                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 54351.137404                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 54351.137404                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 54351.137404                       # average overall mshr miss latency
system.cpu1.dcache.replacements                    91                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data           82                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             82                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data           39                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data       548000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total       548000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data          121                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          121                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.322314                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.322314                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 14051.282051                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14051.282051                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data           10                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data           29                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data       348500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       348500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.239669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.239669                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 12017.241379                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12017.241379                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data           74                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            74                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          701                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          701                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     43486995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     43486995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data          775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.904516                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.904516                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 62035.656205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62035.656205                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          599                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          599                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      6771499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6771499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.131612                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.131612                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66387.245098                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66387.245098                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data            8                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data            4                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data        18000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        18000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         9000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         8000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         8000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data            4                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total              4                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data         8500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total         8500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data            6                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total            6                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.333333                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         4250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         4250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data         6500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total         6500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         3250                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         3250                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.883567                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                309                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              131                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.358778                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        191333500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.883567                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.933861                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.933861                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1963                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1963                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  49710234500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            513174                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       520546                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6532                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14429                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             20                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18389                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18389                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6658                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       506516                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           14                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           14                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        19150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1573502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1594385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       816384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     66312448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         8896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        12800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         9280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        12032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         9600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        12224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               67193664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10316                       # Total snoops (count)
system.tol2bus.snoopTraffic                    559360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           541822                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018854                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.234368                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 538210     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    264      0.04%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    101      0.01%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3238      0.59%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      9      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             541822                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1049850500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            202993                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            138485                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            208996                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            137497                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         786774992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9601977                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            197498                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            129994                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
