
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13196 
WARNING: [Synth 8-992] vgaclk is already implicitly declared earlier [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:237]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 372.469 ; gain = 109.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:23]
	Parameter read_inst bound to: 8'b00001011 
	Parameter x_addr bound to: 8'b00001000 
	Parameter y_addr bound to: 8'b00001001 
	Parameter z_addr bound to: 8'b00001010 
	Parameter x_addr_l bound to: 8'b00001110 
	Parameter x_addr_h bound to: 8'b00001111 
	Parameter y_addr_l bound to: 8'b00010000 
	Parameter y_addr_h bound to: 8'b00010001 
	Parameter z_addr_l bound to: 8'b00010010 
	Parameter z_addr_h bound to: 8'b00010011 
	Parameter HSync bound to: 44 - type: integer 
	Parameter HBackPorch bound to: 148 - type: integer 
	Parameter HActive bound to: 1920 - type: integer 
	Parameter HFrontPorch bound to: 88 - type: integer 
	Parameter VSync bound to: 5 - type: integer 
	Parameter VBackPorch bound to: 36 - type: integer 
	Parameter VActive bound to: 1080 - type: integer 
	Parameter VFrontPorch bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.runs/synth_1/.Xil/Vivado-14940-Monsoon-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.runs/synth_1/.Xil/Vivado-14940-Monsoon-PC/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk' of module 'clk_wiz_0' requires 4 connections, but only 3 given [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:43]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:105]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:222]
WARNING: [Synth 8-6014] Unused sequential element inst_reg was removed.  [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:89]
WARNING: [Synth 8-6014] Unused sequential element zt_reg was removed.  [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:225]
WARNING: [Synth 8-3848] Net led in module/entity top does not have driver. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:27]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[9]
WARNING: [Synth 8-3331] design top has unconnected port led[8]
WARNING: [Synth 8-3331] design top has unconnected port led[7]
WARNING: [Synth 8-3331] design top has unconnected port led[6]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port led[4]
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port led[0]
WARNING: [Synth 8-3331] design top has unconnected port CPU_RESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 407.602 ; gain = 144.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 407.602 ; gain = 144.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 407.602 ; gain = 144.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk'
Finished Parsing XDC File [d:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk'
Parsing XDC File [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'swt[0]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'swt[1]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'swt[2]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'swt[3]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'swt[4]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'swt[5]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'swt[6]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'swt[7]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'swt[8]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'swt[9]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'swt[10]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'swt[11]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'swt[12]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'swt[13]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'swt[14]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'swt[15]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'LED16_G'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'DP'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'JA[8]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'JA[9]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'JA[10]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'JB[1]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'JB[2]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'JB[3]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'JB[4]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'JB[7]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'JB[8]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'JB[9]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'JB[10]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'JC[8]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'JC[9]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'JC[10]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'JD[1]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'JD[2]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:133]
WARNING: [Vivado 12-584] No ports matched 'JD[3]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'JD[4]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'JD[7]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'JD[8]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'JD[9]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'JD[10]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'XA_N[1]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'XA_P[1]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'XA_N[2]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'XA_P[2]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'XA_N[3]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'XA_P[3]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'XA_N[4]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'XA_P[4]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'SD_RESET'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:177]
WARNING: [Vivado 12-584] No ports matched 'SD_CD'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'SD_SCK'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:179]
WARNING: [Vivado 12-584] No ports matched 'SD_CMD'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:180]
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[0]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:181]
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[1]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:182]
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[2]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:183]
WARNING: [Vivado 12-584] No ports matched 'SD_DAT[3]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:184]
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[1]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:193]
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[2]'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'TMP_SCL'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:199]
WARNING: [Vivado 12-584] No ports matched 'TMP_SDA'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'TMP_INT'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'TMP_CT'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'M_CLK'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:206]
WARNING: [Vivado 12-584] No ports matched 'M_DATA'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'M_LRSEL'. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:208]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc:208]
Finished Parsing XDC File [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 773.965 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 773.965 ; gain = 510.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 773.965 ; gain = 510.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 773.965 ; gain = 510.660
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "ACL_SCLK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "type" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "ACL_CSN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ACL_CSN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "H_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "V_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "V_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:342]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:347]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:339]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:339]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:360]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:366]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:356]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:356]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:322]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 773.965 ; gain = 510.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 34    
	   3 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 34    
	   3 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "cnt1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ACL_SCLK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ACL_CSN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ACL_CSN" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "H_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "V_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "V_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:325]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.srcs/sources_1/new/top.v:322]
DSP Report: Generating DSP on_circle3, operation Mode is: A*B.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: Generating DSP on_circle3, operation Mode is: A*B.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: Generating DSP on_circle3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: Generating DSP on_circle3, operation Mode is: A*B.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: Generating DSP on_circle3, operation Mode is: A*B.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: Generating DSP on_circle3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: Generating DSP on_circle3, operation Mode is: A*B.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: Generating DSP on_circle3, operation Mode is: A*B.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: Generating DSP on_circle3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: Generating DSP on_circle3, operation Mode is: A*B.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: Generating DSP on_circle3, operation Mode is: A*B.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: Generating DSP on_circle3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: operator on_circle3 is absorbed into DSP on_circle3.
DSP Report: Generating DSP in_dot2, operation Mode is: A*B.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: Generating DSP in_dot2, operation Mode is: A*B.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: Generating DSP in_dot2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: Generating DSP in_dot2, operation Mode is: A*B.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: Generating DSP in_dot2, operation Mode is: A*B.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: Generating DSP in_dot2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: Generating DSP in_dot2, operation Mode is: A*B.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: Generating DSP in_dot2, operation Mode is: A*B.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: Generating DSP in_dot2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: Generating DSP in_dot2, operation Mode is: A*B.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: Generating DSP in_dot2, operation Mode is: A*B.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: Generating DSP in_dot2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: operator in_dot2 is absorbed into DSP in_dot2.
DSP Report: Generating DSP in_area2, operation Mode is: A*B.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: Generating DSP in_area2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: Generating DSP in_area2, operation Mode is: A*B.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: Generating DSP in_area2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: Generating DSP in_area2, operation Mode is: A*B.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: Generating DSP in_area2, operation Mode is: A*B.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: Generating DSP in_area2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: Generating DSP in_area2, operation Mode is: A*B.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: Generating DSP in_area2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: Generating DSP in_area2, operation Mode is: A*B.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: Generating DSP in_area2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
DSP Report: operator in_area2 is absorbed into DSP in_area2.
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[9]
WARNING: [Synth 8-3331] design top has unconnected port led[8]
WARNING: [Synth 8-3331] design top has unconnected port led[7]
WARNING: [Synth 8-3331] design top has unconnected port led[6]
WARNING: [Synth 8-3331] design top has unconnected port led[5]
WARNING: [Synth 8-3331] design top has unconnected port led[4]
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port led[0]
WARNING: [Synth 8-3331] design top has unconnected port CPU_RESETN
INFO: [Synth 8-3886] merging instance 'type_reg[1]' (FDE_1) to 'addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'addr_reg[7]' (FDE_1) to 'addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'addr_reg[6]' (FDE_1) to 'addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'addr_reg[5]' (FDE_1) to 'addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'addr_reg[4]' (FDE_1) to 'addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\addr_reg[2] )
WARNING: [Synth 8-3332] Sequential element (addr_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (addr_reg[2]) is unused and will be removed from module top.
INFO: [Synth 8-3886] merging instance 'type_reg[0]' (FDE_1) to 'addr_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 773.965 ; gain = 510.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out1' to pin 'clk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out2' to pin 'clk/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out3' to pin 'clk/bbstub_clk_out3/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 805.816 ; gain = 542.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 871.348 ; gain = 608.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 874.621 ; gain = 611.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 874.621 ; gain = 611.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 874.621 ; gain = 611.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 874.621 ; gain = 611.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 874.621 ; gain = 611.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 874.621 ; gain = 611.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 874.621 ; gain = 611.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |   257|
|3     |DSP48E1   |    33|
|4     |LUT1      |   229|
|5     |LUT2      |   591|
|6     |LUT3      |    97|
|7     |LUT4      |   114|
|8     |LUT5      |    65|
|9     |LUT6      |   128|
|10    |FDRE      |   151|
|11    |IBUF      |     1|
|12    |OBUF      |    17|
|13    |OBUFT     |    16|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1702|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 874.621 ; gain = 611.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 874.621 ; gain = 244.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 874.621 ; gain = 611.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 143 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 874.621 ; gain = 622.789
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Codes/Digital-circuit-course/Accelerometer/Accelerometer.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 874.621 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 20 23:26:01 2018...
