#ifndef WCD9320_REGISTERS_H
#define WCD9320_REGISTERS_H

#define WCD9320_REG_VAL(reg, val) {reg, 0, val}


#define WCD9XXX_A_CHIP_CTL			(0x00)
#define WCD9XXX_A_CHIP_CTL__POR			(0x00000000)
#define WCD9XXX_A_CHIP_STATUS			(0x01)
#define WCD9XXX_A_CHIP_STATUS__POR		(0x00000000)
#define WCD9XXX_A_CHIP_ID_BYTE_0		(0x04)
#define WCD9XXX_A_CHIP_ID_BYTE_0__POR		(0x00000000)
#define WCD9XXX_A_CHIP_ID_BYTE_1		(0x05)
#define WCD9XXX_A_CHIP_ID_BYTE_1__POR		(0x00000000)
#define WCD9XXX_A_CHIP_ID_BYTE_2		(0x06)
#define WCD9XXX_A_CHIP_ID_BYTE_2__POR		(0x00000000)
#define WCD9XXX_A_CHIP_ID_BYTE_3		(0x07)
#define WCD9XXX_A_CHIP_ID_BYTE_3__POR		(0x00000001)
#define WCD9XXX_A_CHIP_VERSION			(0x08)
#define WCD9XXX_A_CHIP_VERSION__POR		(0x00000020)
#define WCD9XXX_A_SB_VERSION			(0x09)
#define WCD9XXX_A_SB_VERSION__POR		(0x00000010)
#define WCD9XXX_A_SLAVE_ID_1			(0x0C)
#define WCD9XXX_A_SLAVE_ID_1__POR		(0x00000077)
#define WCD9XXX_A_SLAVE_ID_2			(0x0D)
#define WCD9XXX_A_SLAVE_ID_2__POR		(0x00000066)
#define WCD9XXX_A_SLAVE_ID_3			(0x0E)
#define WCD9XXX_A_SLAVE_ID_3__POR		(0x00000055)
#define WCD9XXX_A_CDC_CTL			(0x80)
#define WCD9XXX_A_CDC_CTL__POR			(0x00000000)
#define WCD9XXX_A_LEAKAGE_CTL			(0x88)
#define WCD9XXX_A_LEAKAGE_CTL__POR		(0x00000004)
#define WCD9XXX_A_INTR_MODE			(0x90)
#define WCD9XXX_A_INTR_MASK0			(0x94)
#define WCD9XXX_A_INTR_STATUS0			(0x98)
#define WCD9XXX_A_INTR_CLEAR0			(0x9C)
#define WCD9XXX_A_INTR_LEVEL0			(0xA0)
#define WCD9XXX_A_INTR_LEVEL1			(0xA1)
#define WCD9XXX_A_INTR_LEVEL2			(0xA2)
#define WCD9XXX_A_RX_HPH_CNP_EN			(0x1AB)
#define WCD9XXX_A_RX_HPH_CNP_EN__POR		(0x80)
#define WCD9XXX_A_RX_HPH_CNP_EN			(0x1AB)
#define WCD9XXX_A_RX_HPH_CNP_EN__POR		(0x80)
#define WCD9XXX_A_BIAS_CENTRAL_BG_CTL		(0x101)
#define WCD9XXX_A_BIAS_CENTRAL_BG_CTL__POR	(0x50)
#define WCD9XXX_A_CLK_BUFF_EN1			(0x108)
#define WCD9XXX_A_CLK_BUFF_EN1__POR		(0x04)
#define WCD9XXX_A_CLK_BUFF_EN2			(0x109)
#define WCD9XXX_A_CLK_BUFF_EN2__POR		(0x02)
#define WCD9XXX_A_RX_COM_BIAS			(0x1A2)
#define WCD9XXX_A_RX_COM_BIAS__POR		(0x00)
#define WCD9XXX_A_RC_OSC_FREQ			(0x1FA)
#define WCD9XXX_A_RC_OSC_FREQ__POR		(0x46)
#define WCD9XXX_A_BIAS_OSC_BG_CTL		(0x105)
#define WCD9XXX_A_BIAS_OSC_BG_CTL__POR		(0x16)
#define WCD9XXX_A_RC_OSC_TEST			(0x1FB)
#define WCD9XXX_A_RC_OSC_TEST__POR		(0x0A)
#define WCD9XXX_A_CDC_CLK_MCLK_CTL		(0x311)
#define WCD9XXX_A_CDC_CLK_MCLK_CTL__POR		(0x00)

#define WCD9XXX_A_CDC_MBHC_EN_CTL		(0x3C0)
#define WCD9XXX_A_CDC_MBHC_EN_CTL__POR		(0x00)
#define WCD9XXX_A_CDC_MBHC_FIR_B1_CFG		(0x3C1)
#define WCD9XXX_A_CDC_MBHC_FIR_B1_CFG__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_FIR_B2_CFG		(0x3C2)
#define WCD9XXX_A_CDC_MBHC_FIR_B2_CFG__POR	(0x06)
#define WCD9XXX_A_CDC_MBHC_TIMER_B1_CTL		(0x3C3)
#define WCD9XXX_A_CDC_MBHC_TIMER_B1_CTL__POR	(0x03)
#define WCD9XXX_A_CDC_MBHC_TIMER_B2_CTL		(0x3C4)
#define WCD9XXX_A_CDC_MBHC_TIMER_B2_CTL__POR	(0x09)
#define WCD9XXX_A_CDC_MBHC_TIMER_B3_CTL		(0x3C5)
#define WCD9XXX_A_CDC_MBHC_TIMER_B3_CTL__POR	(0x1E)
#define WCD9XXX_A_CDC_MBHC_TIMER_B4_CTL		(0x3C6)
#define WCD9XXX_A_CDC_MBHC_TIMER_B4_CTL__POR	(0x45)
#define WCD9XXX_A_CDC_MBHC_TIMER_B5_CTL		(0x3C7)
#define WCD9XXX_A_CDC_MBHC_TIMER_B5_CTL__POR	(0x04)
#define WCD9XXX_A_CDC_MBHC_TIMER_B6_CTL		(0x3C8)
#define WCD9XXX_A_CDC_MBHC_TIMER_B6_CTL__POR	(0x78)
#define WCD9XXX_A_CDC_MBHC_B1_STATUS		(0x3C9)
#define WCD9XXX_A_CDC_MBHC_B1_STATUS__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_B2_STATUS		(0x3CA)
#define WCD9XXX_A_CDC_MBHC_B2_STATUS__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_B3_STATUS		(0x3CB)
#define WCD9XXX_A_CDC_MBHC_B3_STATUS__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_B4_STATUS		(0x3CC)
#define WCD9XXX_A_CDC_MBHC_B4_STATUS__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_B5_STATUS		(0x3CD)
#define WCD9XXX_A_CDC_MBHC_B5_STATUS__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_B1_CTL		(0x3CE)
#define WCD9XXX_A_CDC_MBHC_B1_CTL__POR		(0xC0)
#define WCD9XXX_A_CDC_MBHC_B2_CTL		(0x3CF)
#define WCD9XXX_A_CDC_MBHC_B2_CTL__POR		(0x5D)
#define WCD9XXX_A_CDC_MBHC_VOLT_B1_CTL		(0x3D0)
#define WCD9XXX_A_CDC_MBHC_VOLT_B1_CTL__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_VOLT_B2_CTL		(0x3D1)
#define WCD9XXX_A_CDC_MBHC_VOLT_B2_CTL__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_VOLT_B3_CTL		(0x3D2)
#define WCD9XXX_A_CDC_MBHC_VOLT_B3_CTL__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_VOLT_B4_CTL		(0x3D3)
#define WCD9XXX_A_CDC_MBHC_VOLT_B4_CTL__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_VOLT_B5_CTL		(0x3D4)
#define WCD9XXX_A_CDC_MBHC_VOLT_B5_CTL__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_VOLT_B6_CTL		(0x3D5)
#define WCD9XXX_A_CDC_MBHC_VOLT_B6_CTL__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_VOLT_B7_CTL		(0x3D6)
#define WCD9XXX_A_CDC_MBHC_VOLT_B7_CTL__POR	(0xFF)
#define WCD9XXX_A_CDC_MBHC_VOLT_B8_CTL		(0x3D7)
#define WCD9XXX_A_CDC_MBHC_VOLT_B8_CTL__POR	(0x07)
#define WCD9XXX_A_CDC_MBHC_VOLT_B9_CTL		(0x3D8)
#define WCD9XXX_A_CDC_MBHC_VOLT_B9_CTL__POR	(0xFF)
#define WCD9XXX_A_CDC_MBHC_VOLT_B10_CTL		(0x3D9)
#define WCD9XXX_A_CDC_MBHC_VOLT_B10_CTL__POR	(0x7F)
#define WCD9XXX_A_CDC_MBHC_VOLT_B11_CTL		(0x3DA)
#define WCD9XXX_A_CDC_MBHC_VOLT_B11_CTL__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_VOLT_B12_CTL		(0x3DB)
#define WCD9XXX_A_CDC_MBHC_VOLT_B12_CTL__POR	(0x80)
#define WCD9XXX_A_CDC_MBHC_CLK_CTL		(0x3DC)
#define WCD9XXX_A_CDC_MBHC_CLK_CTL__POR		(0x00)
#define WCD9XXX_A_CDC_MBHC_INT_CTL		(0x3DD)
#define WCD9XXX_A_CDC_MBHC_INT_CTL__POR		(0x00)
#define WCD9XXX_A_CDC_MBHC_DEBUG_CTL		(0x3DE)
#define WCD9XXX_A_CDC_MBHC_DEBUG_CTL__POR	(0x00)
#define WCD9XXX_A_CDC_MBHC_SPARE		(0x3DF)
#define WCD9XXX_A_CDC_MBHC_SPARE__POR		(0x00)
#define WCD9XXX_A_MBHC_SCALING_MUX_1		(0x14E)
#define WCD9XXX_A_MBHC_SCALING_MUX_1__POR	(0x00)
#define WCD9XXX_A_RX_HPH_OCP_CTL		(0x1AA)
#define WCD9XXX_A_RX_HPH_OCP_CTL__POR		(0x68)
#define WCD9XXX_A_MICB_1_CTL			(0x12B)
#define WCD9XXX_A_MICB_1_CTL__POR		(0x16)
#define WCD9XXX_A_MICB_1_INT_RBIAS		(0x12C)
#define WCD9XXX_A_MICB_1_INT_RBIAS__POR		(0x24)
#define WCD9XXX_A_MICB_1_MBHC			(0x12D)
#define WCD9XXX_A_MICB_1_MBHC__POR		(0x01)
#define WCD9XXX_A_MICB_CFILT_2_CTL		(0x12E)
#define WCD9XXX_A_MICB_CFILT_2_CTL__POR		(0x40)
#define WCD9XXX_A_MICB_CFILT_2_VAL		(0x12F)
#define WCD9XXX_A_MICB_CFILT_2_VAL__POR		(0x80)
#define WCD9XXX_A_MICB_CFILT_2_PRECHRG		(0x130)
#define WCD9XXX_A_MICB_CFILT_2_PRECHRG__POR	(0x38)
#define WCD9XXX_A_MICB_2_CTL			(0x131)
#define WCD9XXX_A_MICB_2_CTL__POR		(0x16)
#define WCD9XXX_A_MICB_2_INT_RBIAS		(0x132)
#define WCD9XXX_A_MICB_2_INT_RBIAS__POR		(0x24)
#define WCD9XXX_A_MICB_2_MBHC			(0x133)
#define WCD9XXX_A_MICB_2_MBHC__POR		(0x02)
#define WCD9XXX_A_MICB_CFILT_3_CTL		(0x134)
#define WCD9XXX_A_MICB_CFILT_3_CTL__POR		(0x40)
#define WCD9XXX_A_MICB_CFILT_3_VAL		(0x135)
#define WCD9XXX_A_MICB_CFILT_3_VAL__POR		(0x80)
#define WCD9XXX_A_MICB_CFILT_3_PRECHRG		(0x136)
#define WCD9XXX_A_MICB_CFILT_3_PRECHRG__POR	(0x38)
#define WCD9XXX_A_MICB_3_CTL			(0x137)
#define WCD9XXX_A_MICB_3_CTL__POR		(0x16)
#define WCD9XXX_A_MICB_3_INT_RBIAS		(0x138)
#define WCD9XXX_A_MICB_3_INT_RBIAS__POR		(0x24)
#define WCD9XXX_A_MICB_3_MBHC			(0x139)
#define WCD9XXX_A_MICB_3_MBHC__POR		(0x00)
#define WCD9XXX_A_MICB_4_CTL			(0x13D)
#define WCD9XXX_A_MICB_4_CTL__POR		(0x16)
#define WCD9XXX_A_MICB_4_INT_RBIAS		(0x13E)
#define WCD9XXX_A_MICB_4_INT_RBIAS__POR		(0x24)
#define WCD9XXX_A_MICB_4_MBHC			(0x13F)
#define WCD9XXX_A_MICB_4_MBHC__POR		(0x01)
#define WCD9XXX_A_MICB_CFILT_1_VAL		(0x129)
#define WCD9XXX_A_MICB_CFILT_1_VAL__POR		(0x80)
#define WCD9XXX_A_RX_HPH_L_STATUS		(0x1B3)
#define WCD9XXX_A_RX_HPH_L_STATUS__POR		(0x00)
#define WCD9XXX_A_MBHC_HPH			(0x1FE)
#define WCD9XXX_A_MBHC_HPH__POR			(0x44)
#define WCD9XXX_A_RX_HPH_CNP_WG_TIME		(0x1AD)
#define WCD9XXX_A_RX_HPH_CNP_WG_TIME__POR	(0x2A)
#define WCD9XXX_A_RX_HPH_R_DAC_CTL		(0x1B7)
#define WCD9XXX_A_RX_HPH_R_DAC_CTL__POR		(0x00)
#define WCD9XXX_A_RX_HPH_L_DAC_CTL		(0x1B1)
#define WCD9XXX_A_RX_HPH_L_DAC_CTL__POR		(0x00)
#define WCD9XXX_A_TX_7_MBHC_EN			(0x171)
#define WCD9XXX_A_TX_7_MBHC_EN__POR		(0x0C)
#define WCD9XXX_A_PIN_CTL_OE0			(0x010)
#define WCD9XXX_A_PIN_CTL_OE0__POR		(0x00)
#define WCD9XXX_A_PIN_CTL_OE1			(0x011)
#define WCD9XXX_A_PIN_CTL_OE1__POR		(0x00)
#define WCD9XXX_A_MICB_CFILT_1_CTL		(0x128)
#define WCD9XXX_A_LDO_H_MODE_1			(0x110)
#define WCD9XXX_A_LDO_H_MODE_1__POR		(0x65)
#define WCD9XXX_A_MICB_CFILT_1_CTL__POR		(0x40)
#define WCD9XXX_A_TX_7_MBHC_TEST_CTL		(0x174)
#define WCD9XXX_A_TX_7_MBHC_TEST_CTL__POR	(0x38)
#define WCD9XXX_A_MBHC_SCALING_MUX_2		(0x14F)
#define WCD9XXX_A_MBHC_SCALING_MUX_2__POR	(0x80)
#define WCD9XXX_A_TX_COM_BIAS			(0x14C)
#define WCD9XXX_A_TX_COM_BIAS__POR		(0xF0)

#define WCD9XXX_A_MBHC_INSERT_DETECT		(0x14A) /* WCD9320 and later */
#define WCD9XXX_A_MBHC_INSERT_DETECT__POR	(0x00)
#define WCD9XXX_A_MBHC_INSERT_DET_STATUS	(0x14B) /* WCD9320 and later */
#define WCD9XXX_A_MBHC_INSERT_DET_STATUS__POR	(0x00)
#define WCD9XXX_A_MAD_ANA_CTRL			(0x150)
#define WCD9XXX_A_MAD_ANA_CTRL__POR		(0xF1)


#define WCD9XXX_A_CDC_CLK_OTHR_CTL			(0x30C)
#define WCD9XXX_A_CDC_CLK_OTHR_CTL__POR				(0x00)

/* Class H related common registers */
#define WCD9XXX_A_BUCK_MODE_1			(0x181)
#define WCD9XXX_A_BUCK_MODE_1__POR				(0x21)
#define WCD9XXX_A_BUCK_MODE_2			(0x182)
#define WCD9XXX_A_BUCK_MODE_2__POR				(0xFF)
#define WCD9XXX_A_BUCK_MODE_3			(0x183)
#define WCD9XXX_A_BUCK_MODE_3__POR				(0xCC)
#define WCD9XXX_A_BUCK_MODE_4			(0x184)
#define WCD9XXX_A_BUCK_MODE_4__POR				(0x3A)
#define WCD9XXX_A_BUCK_MODE_5			(0x185)
#define WCD9XXX_A_BUCK_MODE_5__POR				(0x00)
#define WCD9XXX_A_BUCK_CTRL_VCL_1			(0x186)
#define WCD9XXX_A_BUCK_CTRL_VCL_1__POR				(0x48)
#define WCD9XXX_A_BUCK_CTRL_VCL_2			(0x187)
#define WCD9XXX_A_BUCK_CTRL_VCL_2__POR				(0xA3)
#define WCD9XXX_A_BUCK_CTRL_VCL_3			(0x188)
#define WCD9XXX_A_BUCK_CTRL_VCL_3__POR				(0x82)
#define WCD9XXX_A_BUCK_CTRL_CCL_1			(0x189)
#define WCD9XXX_A_BUCK_CTRL_CCL_1__POR				(0xAB)
#define WCD9XXX_A_BUCK_CTRL_CCL_2			(0x18A)
#define WCD9XXX_A_BUCK_CTRL_CCL_2__POR				(0xDC)
#define WCD9XXX_A_BUCK_CTRL_CCL_3			(0x18B)
#define WCD9XXX_A_BUCK_CTRL_CCL_3__POR				(0x6A)
#define WCD9XXX_A_BUCK_CTRL_CCL_4			(0x18C)
#define WCD9XXX_A_BUCK_CTRL_CCL_4__POR				(0x58)
#define WCD9XXX_A_BUCK_CTRL_PWM_DRVR_1			(0x18D)
#define WCD9XXX_A_BUCK_CTRL_PWM_DRVR_1__POR				(0x50)
#define WCD9XXX_A_BUCK_CTRL_PWM_DRVR_2			(0x18E)
#define WCD9XXX_A_BUCK_CTRL_PWM_DRVR_2__POR				(0x64)
#define WCD9XXX_A_BUCK_CTRL_PWM_DRVR_3			(0x18F)
#define WCD9XXX_A_BUCK_CTRL_PWM_DRVR_3__POR				(0x77)
#define WCD9XXX_A_BUCK_TMUX_A_D			(0x190)
#define WCD9XXX_A_BUCK_TMUX_A_D__POR				(0x00)
#define WCD9XXX_A_NCP_EN			(0x192)
#define WCD9XXX_A_NCP_EN__POR				(0xFE)
#define WCD9XXX_A_NCP_STATIC			(0x194)
#define WCD9XXX_A_NCP_STATIC__POR				(0x28)
#define WCD9XXX_A_NCP_BUCKREF			(0x191)
#define WCD9XXX_A_NCP_BUCKREF__POR				(0x00)
#define WCD9XXX_A_CDC_CLSH_B1_CTL			(0x320)
#define WCD9XXX_A_CDC_CLSH_B1_CTL__POR				(0xE4)
#define WCD9XXX_A_CDC_CLSH_B2_CTL			(0x321)
#define WCD9XXX_A_CDC_CLSH_B2_CTL__POR				(0x00)
#define WCD9XXX_A_CDC_CLSH_B3_CTL			(0x322)
#define WCD9XXX_A_CDC_CLSH_B3_CTL__POR				(0x00)
#define WCD9XXX_A_CDC_CLSH_BUCK_NCP_VARS			(0x323)
#define WCD9XXX_A_CDC_CLSH_BUCK_NCP_VARS__POR			(0x00)
#define WCD9XXX_A_CDC_CLSH_IDLE_HPH_THSD			(0x324)
#define WCD9XXX_A_CDC_CLSH_IDLE_HPH_THSD__POR			(0x12)
#define WCD9XXX_A_CDC_CLSH_IDLE_EAR_THSD			(0x325)
#define WCD9XXX_A_CDC_CLSH_IDLE_EAR_THSD__POR			(0x0C)
#define WCD9XXX_A_CDC_CLSH_FCLKONLY_HPH_THSD			(0x326)
#define WCD9XXX_A_CDC_CLSH_FCLKONLY_HPH_THSD__POR		(0x18)
#define WCD9XXX_A_CDC_CLSH_FCLKONLY_EAR_THSD			(0x327)
#define WCD9XXX_A_CDC_CLSH_FCLKONLY_EAR_THSD__POR		(0x23)
#define WCD9XXX_A_CDC_CLSH_K_ADDR			(0x328)
#define WCD9XXX_A_CDC_CLSH_K_ADDR__POR				(0x00)
#define WCD9XXX_A_CDC_CLSH_K_DATA			(0x329)
#define WCD9XXX_A_CDC_CLSH_K_DATA__POR				(0xA4)
#define WCD9XXX_A_CDC_CLSH_I_PA_FACT_HPH_L			(0x32A)
#define WCD9XXX_A_CDC_CLSH_I_PA_FACT_HPH_L__POR				(0xD7)
#define WCD9XXX_A_CDC_CLSH_I_PA_FACT_HPH_U			(0x32B)
#define WCD9XXX_A_CDC_CLSH_I_PA_FACT_HPH_U__POR				(0x05)
#define WCD9XXX_A_CDC_CLSH_I_PA_FACT_EAR_L			(0x32C)
#define WCD9XXX_A_CDC_CLSH_I_PA_FACT_EAR_L__POR				(0x60)
#define WCD9XXX_A_CDC_CLSH_I_PA_FACT_EAR_U			(0x32D)
#define WCD9XXX_A_CDC_CLSH_I_PA_FACT_EAR_U__POR				(0x09)
#define WCD9XXX_A_CDC_CLSH_V_PA_HD_EAR			(0x32E)
#define WCD9XXX_A_CDC_CLSH_V_PA_HD_EAR__POR				(0x00)
#define WCD9XXX_A_CDC_CLSH_V_PA_HD_HPH			(0x32F)
#define WCD9XXX_A_CDC_CLSH_V_PA_HD_HPH__POR				(0x00)
#define WCD9XXX_A_CDC_CLSH_V_PA_MIN_EAR			(0x330)
#define WCD9XXX_A_CDC_CLSH_V_PA_MIN_EAR__POR				(0x00)
#define WCD9XXX_A_CDC_CLSH_V_PA_MIN_HPH			(0x331)
#define WCD9XXX_A_CDC_CLSH_V_PA_MIN_HPH__POR				(0x00)

#define WCD9320_A_CHIP_CTL			WCD9XXX_A_CHIP_CTL
#define WCD9320_A_CHIP_CTL__POR			WCD9XXX_A_CHIP_CTL__POR
#define WCD9320_A_CHIP_STATUS			WCD9XXX_A_CHIP_STATUS
#define WCD9320_A_CHIP_STATUS__POR		WCD9XXX_A_CHIP_STATUS__POR
#define WCD9320_A_CHIP_ID_BYTE_0			WCD9XXX_A_CHIP_ID_BYTE_0
#define WCD9320_A_CHIP_ID_BYTE_0__POR		WCD9XXX_A_CHIP_ID_BYTE_0__POR
#define WCD9320_A_CHIP_ID_BYTE_1			WCD9XXX_A_CHIP_ID_BYTE_1
#define WCD9320_A_CHIP_ID_BYTE_1__POR		WCD9XXX_A_CHIP_ID_BYTE_1__POR
#define WCD9320_A_CHIP_ID_BYTE_2			WCD9XXX_A_CHIP_ID_BYTE_2
#define WCD9320_A_CHIP_ID_BYTE_2__POR		WCD9XXX_A_CHIP_ID_BYTE_2__POR
#define WCD9320_A_CHIP_ID_BYTE_3			WCD9XXX_A_CHIP_ID_BYTE_3
#define WCD9320_A_CHIP_ID_BYTE_3__POR		WCD9XXX_A_CHIP_ID_BYTE_3__POR
#define WCD9320_A_CHIP_VERSION			WCD9XXX_A_CHIP_VERSION
#define WCD9320_A_CHIP_VERSION__POR		WCD9XXX_A_CHIP_VERSION__POR
#define WCD9320_A_SB_VERSION			WCD9XXX_A_SB_VERSION
#define WCD9320_A_SB_VERSION__POR			WCD9XXX_A_SB_VERSION__POR
#define WCD9320_A_SLAVE_ID_1			WCD9XXX_A_SLAVE_ID_1
#define WCD9320_A_SLAVE_ID_1__POR			WCD9XXX_A_SLAVE_ID_1__POR
#define WCD9320_A_SLAVE_ID_2			WCD9XXX_A_SLAVE_ID_2
#define WCD9320_A_SLAVE_ID_2__POR			WCD9XXX_A_SLAVE_ID_2__POR
#define WCD9320_A_SLAVE_ID_3			WCD9XXX_A_SLAVE_ID_3
#define WCD9320_A_SLAVE_ID_3__POR			WCD9XXX_A_SLAVE_ID_3__POR
#define WCD9320_A_PIN_CTL_OE0			(0x010)
#define WCD9320_A_PIN_CTL_OE0__POR				(0x00)
#define WCD9320_A_PIN_CTL_OE1			(0x011)
#define WCD9320_A_PIN_CTL_OE1__POR				(0x00)
#define WCD9320_A_PIN_CTL_DATA0			(0x012)
#define WCD9320_A_PIN_CTL_DATA0__POR				(0x00)
#define WCD9320_A_PIN_CTL_DATA1			(0x013)
#define WCD9320_A_PIN_CTL_DATA1__POR				(0x00)
#define WCD9320_A_HDRIVE_GENERIC			(0x018)
#define WCD9320_A_HDRIVE_GENERIC__POR				(0x00)
#define WCD9320_A_HDRIVE_OVERRIDE			(0x019)
#define WCD9320_A_HDRIVE_OVERRIDE__POR				(0x08)
#define WCD9320_A_ANA_CSR_WAIT_STATE			(0x020)
#define WCD9320_A_ANA_CSR_WAIT_STATE__POR				(0x44)
#define WCD9320_A_PROCESS_MONITOR_CTL0			(0x040)
#define WCD9320_A_PROCESS_MONITOR_CTL0__POR				(0x80)
#define WCD9320_A_PROCESS_MONITOR_CTL1			(0x041)
#define WCD9320_A_PROCESS_MONITOR_CTL1__POR				(0x00)
#define WCD9320_A_PROCESS_MONITOR_CTL2			(0x042)
#define WCD9320_A_PROCESS_MONITOR_CTL2__POR				(0x00)
#define WCD9320_A_PROCESS_MONITOR_CTL3			(0x043)
#define WCD9320_A_PROCESS_MONITOR_CTL3__POR				(0x01)
#define WCD9320_A_QFUSE_CTL			(0x048)
#define WCD9320_A_QFUSE_CTL__POR				(0x00)
#define WCD9320_A_QFUSE_STATUS			(0x049)
#define WCD9320_A_QFUSE_STATUS__POR				(0x00)
#define WCD9320_A_QFUSE_DATA_OUT0			(0x04A)
#define WCD9320_A_QFUSE_DATA_OUT0__POR				(0x00)
#define WCD9320_A_QFUSE_DATA_OUT1			(0x04B)
#define WCD9320_A_QFUSE_DATA_OUT1__POR				(0x00)
#define WCD9320_A_QFUSE_DATA_OUT2			(0x04C)
#define WCD9320_A_QFUSE_DATA_OUT2__POR				(0x00)
#define WCD9320_A_QFUSE_DATA_OUT3			(0x04D)
#define WCD9320_A_QFUSE_DATA_OUT3__POR				(0x00)
#define WCD9320_A_QFUSE_DATA_OUT4			(0x04E)
#define WCD9320_A_QFUSE_DATA_OUT4__POR				(0x00)
#define WCD9320_A_QFUSE_DATA_OUT5			(0x04F)
#define WCD9320_A_QFUSE_DATA_OUT5__POR				(0x00)
#define WCD9320_A_QFUSE_DATA_OUT6			(0x050)
#define WCD9320_A_QFUSE_DATA_OUT6__POR				(0x00)
#define WCD9320_A_QFUSE_DATA_OUT7			(0x051)
#define WCD9320_A_QFUSE_DATA_OUT7__POR				(0x00)
#define WCD9320_A_CDC_CTL				WCD9XXX_A_CDC_CTL
#define WCD9320_A_CDC_CTL__POR			WCD9XXX_A_CDC_CTL__POR
#define WCD9320_A_LEAKAGE_CTL			WCD9XXX_A_LEAKAGE_CTL
#define WCD9320_A_LEAKAGE_CTL__POR		WCD9XXX_A_LEAKAGE_CTL__POR
#define WCD9320_A_INTR_MODE			(0x090)
#define WCD9320_A_INTR_MODE__POR				(0x00)
#define WCD9320_A_INTR_MASK0			(0x094)
#define WCD9320_A_INTR_MASK0__POR				(0xFF)
#define WCD9320_A_INTR_MASK1			(0x095)
#define WCD9320_A_INTR_MASK1__POR				(0xFF)
#define WCD9320_A_INTR_MASK2			(0x096)
#define WCD9320_A_INTR_MASK2__POR				(0x3F)
#define WCD9320_A_INTR_MASK3			(0x097)
#define WCD9320_A_INTR_MASK3__POR				(0x3F)
#define WCD9320_A_INTR_STATUS0			(0x098)
#define WCD9320_A_INTR_STATUS0__POR				(0x00)
#define WCD9320_A_INTR_STATUS1			(0x099)
#define WCD9320_A_INTR_STATUS1__POR				(0x00)
#define WCD9320_A_INTR_STATUS2			(0x09A)
#define WCD9320_A_INTR_STATUS2__POR				(0x00)
#define WCD9320_A_INTR_STATUS3			(0x09B)
#define WCD9320_A_INTR_STATUS3__POR				(0x00)
#define WCD9320_A_INTR_CLEAR0			(0x09C)
#define WCD9320_A_INTR_CLEAR0__POR				(0x00)
#define WCD9320_A_INTR_CLEAR1			(0x09D)
#define WCD9320_A_INTR_CLEAR1__POR				(0x00)
#define WCD9320_A_INTR_CLEAR2			(0x09E)
#define WCD9320_A_INTR_CLEAR2__POR				(0x00)
#define WCD9320_A_INTR_CLEAR3			(0x09F)
#define WCD9320_A_INTR_CLEAR3__POR				(0x00)
#define WCD9320_A_INTR_LEVEL0			(0x0A0)
#define WCD9320_A_INTR_LEVEL0__POR				(0x01)
#define WCD9320_A_INTR_LEVEL1			(0x0A1)
#define WCD9320_A_INTR_LEVEL1__POR				(0x00)
#define WCD9320_A_INTR_LEVEL2			(0x0A2)
#define WCD9320_A_INTR_LEVEL2__POR				(0x00)
#define WCD9320_A_INTR_LEVEL3			(0x0A3)
#define WCD9320_A_INTR_LEVEL3__POR				(0x00)
#define WCD9320_A_INTR_TEST0			(0x0A4)
#define WCD9320_A_INTR_TEST0__POR				(0x00)
#define WCD9320_A_INTR_TEST1			(0x0A5)
#define WCD9320_A_INTR_TEST1__POR				(0x00)
#define WCD9320_A_INTR_TEST2			(0x0A6)
#define WCD9320_A_INTR_TEST2__POR				(0x00)
#define WCD9320_A_INTR_TEST3			(0x0A7)
#define WCD9320_A_INTR_TEST3__POR				(0x00)
#define WCD9320_A_INTR_SET0			(0x0A8)
#define WCD9320_A_INTR_SET0__POR				(0x00)
#define WCD9320_A_INTR_SET1			(0x0A9)
#define WCD9320_A_INTR_SET1__POR				(0x00)
#define WCD9320_A_INTR_SET2			(0x0AA)
#define WCD9320_A_INTR_SET2__POR				(0x00)
#define WCD9320_A_INTR_SET3			(0x0AB)
#define WCD9320_A_INTR_SET3__POR				(0x00)
#define WCD9320_A_INTR_DESTN0			(0x0AC)
#define WCD9320_A_INTR_DESTN0__POR				(0x00)
#define WCD9320_A_INTR_DESTN1			(0x0AD)
#define WCD9320_A_INTR_DESTN1__POR				(0x00)
#define WCD9320_A_INTR_DESTN2			(0x0AE)
#define WCD9320_A_INTR_DESTN2__POR				(0x00)
#define WCD9320_A_INTR_DESTN3			(0x0AF)
#define WCD9320_A_INTR_DESTN3__POR				(0x00)
#define WCD9320_A_CDC_TX_I2S_SCK_MODE			(0x0C0)
#define WCD9320_A_CDC_TX_I2S_SCK_MODE__POR				(0x00)
#define WCD9320_A_CDC_TX_I2S_WS_MODE			(0x0C1)
#define WCD9320_A_CDC_TX_I2S_WS_MODE__POR				(0x00)
#define WCD9320_A_CDC_DMIC_DATA0_MODE			(0x0C4)
#define WCD9320_A_CDC_DMIC_DATA0_MODE__POR				(0x00)
#define WCD9320_A_CDC_DMIC_CLK0_MODE			(0x0C5)
#define WCD9320_A_CDC_DMIC_CLK0_MODE__POR				(0x00)
#define WCD9320_A_CDC_DMIC_DATA1_MODE			(0x0C6)
#define WCD9320_A_CDC_DMIC_DATA1_MODE__POR				(0x00)
#define WCD9320_A_CDC_DMIC_CLK1_MODE			(0x0C7)
#define WCD9320_A_CDC_DMIC_CLK1_MODE__POR				(0x00)
#define WCD9320_A_CDC_RX_I2S_SCK_MODE			(0x0C8)
#define WCD9320_A_CDC_RX_I2S_SCK_MODE__POR				(0x00)
#define WCD9320_A_CDC_RX_I2S_WS_MODE			(0x0C9)
#define WCD9320_A_CDC_RX_I2S_WS_MODE__POR				(0x00)
#define WCD9320_A_CDC_DMIC_DATA2_MODE			(0x0CA)
#define WCD9320_A_CDC_DMIC_DATA2_MODE__POR				(0x00)
#define WCD9320_A_CDC_DMIC_CLK2_MODE			(0x0CB)
#define WCD9320_A_CDC_DMIC_CLK2_MODE__POR				(0x00)
#define WCD9320_A_CDC_INTR1_MODE			(0x0CC)
#define WCD9320_A_CDC_INTR1_MODE__POR				(0x00)
#define WCD9320_A_CDC_SB_NRZ_SEL_MODE			(0x0CD)
#define WCD9320_A_CDC_SB_NRZ_SEL_MODE__POR				(0x00)
#define WCD9320_A_CDC_INTR2_MODE			(0x0CE)
#define WCD9320_A_CDC_INTR2_MODE__POR				(0x00)
#define WCD9320_A_CDC_RF_PA_ON_MODE			(0x0CF)
#define WCD9320_A_CDC_RF_PA_ON_MODE__POR				(0x00)
#define WCD9320_A_BIAS_REF_CTL			(0x100)
#define WCD9320_A_BIAS_REF_CTL__POR				(0x1C)
#define WCD9320_A_BIAS_CENTRAL_BG_CTL			(0x101)
#define WCD9320_A_BIAS_CENTRAL_BG_CTL__POR				(0x50)
#define WCD9320_A_BIAS_PRECHRG_CTL			(0x102)
#define WCD9320_A_BIAS_PRECHRG_CTL__POR				(0x07)
#define WCD9320_A_BIAS_CURR_CTL_1			(0x103)
#define WCD9320_A_BIAS_CURR_CTL_1__POR				(0x52)
#define WCD9320_A_BIAS_CURR_CTL_2			(0x104)
#define WCD9320_A_BIAS_CURR_CTL_2__POR				(0x00)
#define WCD9320_A_BIAS_OSC_BG_CTL			(0x105)
#define WCD9320_A_BIAS_OSC_BG_CTL__POR				(0x16)
#define WCD9320_A_CLK_BUFF_EN1			(0x108)
#define WCD9320_A_CLK_BUFF_EN1__POR				(0x04)
#define WCD9320_A_CLK_BUFF_EN2			(0x109)
#define WCD9320_A_CLK_BUFF_EN2__POR				(0x02)
#define WCD9320_A_LDO_H_MODE_1			(0x110)
#define WCD9320_A_LDO_H_MODE_1__POR				(0x65)
#define WCD9320_A_LDO_H_MODE_2			(0x111)
#define WCD9320_A_LDO_H_MODE_2__POR				(0xA8)
#define WCD9320_A_LDO_H_LOOP_CTL			(0x112)
#define WCD9320_A_LDO_H_LOOP_CTL__POR				(0x6B)
#define WCD9320_A_LDO_H_COMP_1			(0x113)
#define WCD9320_A_LDO_H_COMP_1__POR				(0x84)
#define WCD9320_A_LDO_H_COMP_2			(0x114)
#define WCD9320_A_LDO_H_COMP_2__POR				(0xE0)
#define WCD9320_A_LDO_H_BIAS_1			(0x115)
#define WCD9320_A_LDO_H_BIAS_1__POR				(0x6D)
#define WCD9320_A_LDO_H_BIAS_2			(0x116)
#define WCD9320_A_LDO_H_BIAS_2__POR				(0xA5)
#define WCD9320_A_LDO_H_BIAS_3			(0x117)
#define WCD9320_A_LDO_H_BIAS_3__POR				(0x60)
#define WCD9320_A_VBAT_CLK			(0x118)
#define WCD9320_A_VBAT_CLK__POR				(0x03)
#define WCD9320_A_VBAT_LOOP			(0x119)
#define WCD9320_A_VBAT_LOOP__POR				(0x02)
#define WCD9320_A_VBAT_REF			(0x11A)
#define WCD9320_A_VBAT_REF__POR				(0x20)
#define WCD9320_A_VBAT_ADC_TEST			(0x11B)
#define WCD9320_A_VBAT_ADC_TEST__POR				(0x00)
#define WCD9320_A_VBAT_FE			(0x11C)
#define WCD9320_A_VBAT_FE__POR				(0x48)
#define WCD9320_A_VBAT_BIAS_1			(0x11D)
#define WCD9320_A_VBAT_BIAS_1__POR				(0x03)
#define WCD9320_A_VBAT_BIAS_2			(0x11E)
#define WCD9320_A_VBAT_BIAS_2__POR				(0x00)
#define WCD9320_A_VBAT_ADC_DATA_MSB			(0x11F)
#define WCD9320_A_VBAT_ADC_DATA_MSB__POR				(0x00)
#define WCD9320_A_VBAT_ADC_DATA_LSB			(0x120)
#define WCD9320_A_VBAT_ADC_DATA_LSB__POR				(0x00)
#define WCD9320_A_MICB_CFILT_1_CTL			(0x128)
#define WCD9320_A_MICB_CFILT_1_CTL__POR				(0x40)
#define WCD9320_A_MICB_CFILT_1_VAL			(0x129)
#define WCD9320_A_MICB_CFILT_1_VAL__POR				(0x80)
#define WCD9320_A_MICB_CFILT_1_PRECHRG			(0x12A)
#define WCD9320_A_MICB_CFILT_1_PRECHRG__POR				(0x38)
#define WCD9320_A_MICB_1_CTL			(0x12B)
#define WCD9320_A_MICB_1_CTL__POR				(0x16)
#define WCD9320_A_MICB_1_INT_RBIAS			(0x12C)
#define WCD9320_A_MICB_1_INT_RBIAS__POR				(0x24)
#define WCD9320_A_MICB_1_MBHC			(0x12D)
#define WCD9320_A_MICB_1_MBHC__POR				(0x01)
#define WCD9320_A_MICB_CFILT_2_CTL			(0x12E)
#define WCD9320_A_MICB_CFILT_2_CTL__POR				(0x40)
#define WCD9320_A_MICB_CFILT_2_VAL			(0x12F)
#define WCD9320_A_MICB_CFILT_2_VAL__POR				(0x80)
#define WCD9320_A_MICB_CFILT_2_PRECHRG			(0x130)
#define WCD9320_A_MICB_CFILT_2_PRECHRG__POR				(0x38)
#define WCD9320_A_MICB_2_CTL			(0x131)
#define WCD9320_A_MICB_2_CTL__POR				(0x16)
#define WCD9320_A_MICB_2_INT_RBIAS			(0x132)
#define WCD9320_A_MICB_2_INT_RBIAS__POR				(0x24)
#define WCD9320_A_MICB_2_MBHC			(0x133)
#define WCD9320_A_MICB_2_MBHC__POR				(0x02)
#define WCD9320_A_MICB_CFILT_3_CTL			(0x134)
#define WCD9320_A_MICB_CFILT_3_CTL__POR				(0x40)
#define WCD9320_A_MICB_CFILT_3_VAL			(0x135)
#define WCD9320_A_MICB_CFILT_3_VAL__POR				(0x80)
#define WCD9320_A_MICB_CFILT_3_PRECHRG			(0x136)
#define WCD9320_A_MICB_CFILT_3_PRECHRG__POR				(0x38)
#define WCD9320_A_MICB_3_CTL			(0x137)
#define WCD9320_A_MICB_3_CTL__POR				(0x16)
#define WCD9320_A_MICB_3_INT_RBIAS			(0x138)
#define WCD9320_A_MICB_3_INT_RBIAS__POR				(0x24)
#define WCD9320_A_MICB_3_MBHC			(0x139)
#define WCD9320_A_MICB_3_MBHC__POR				(0x00)
#define WCD9320_A_MICB_4_CTL			(0x13D)
#define WCD9320_A_MICB_4_CTL__POR				(0x16)
#define WCD9320_A_MICB_4_INT_RBIAS			(0x13E)
#define WCD9320_A_MICB_4_INT_RBIAS__POR				(0x24)
#define WCD9320_A_MICB_4_MBHC			(0x13F)
#define WCD9320_A_MICB_4_MBHC__POR				(0x01)
#define WCD9320_A_MBHC_INSERT_DETECT			(0x14A)
#define WCD9320_A_MBHC_INSERT_DETECT__POR				(0x00)
#define WCD9320_A_MBHC_INSERT_DET_STATUS			(0x14B)
#define WCD9320_A_MBHC_INSERT_DET_STATUS__POR				(0x00)
#define WCD9320_A_TX_COM_BIAS			(0x14C)
#define WCD9320_A_TX_COM_BIAS__POR				(0xF0)
#define WCD9320_A_MBHC_SCALING_MUX_1			(0x14E)
#define WCD9320_A_MBHC_SCALING_MUX_1__POR				(0x00)
#define WCD9320_A_MBHC_SCALING_MUX_2			(0x14F)
#define WCD9320_A_MBHC_SCALING_MUX_2__POR				(0x80)
#define WCD9320_A_MAD_ANA_CTRL			(0x150)
#define WCD9320_A_MAD_ANA_CTRL__POR				(0xF1)
#define WCD9320_A_TX_SUP_SWITCH_CTRL_1			(0x151)
#define WCD9320_A_TX_SUP_SWITCH_CTRL_1__POR				(0x00)
#define WCD9320_A_TX_SUP_SWITCH_CTRL_2			(0x152)
#define WCD9320_A_TX_SUP_SWITCH_CTRL_2__POR				(0x80)
#define WCD9320_A_TX_1_2_EN			(0x153)
#define WCD9320_A_TX_1_2_EN__POR				(0x00)
#define WCD9320_A_TX_1_2_TEST_EN			(0x154)
#define WCD9320_A_TX_1_2_TEST_EN__POR				(0xCC)
#define WCD9320_A_TX_1_2_ADC_CH1			(0x155)
#define WCD9320_A_TX_1_2_ADC_CH1__POR				(0x44)
#define WCD9320_A_TX_1_2_ADC_CH2			(0x156)
#define WCD9320_A_TX_1_2_ADC_CH2__POR				(0x44)
#define WCD9320_A_TX_1_2_ATEST_REFCTRL			(0x157)
#define WCD9320_A_TX_1_2_ATEST_REFCTRL__POR				(0x00)
#define WCD9320_A_TX_1_2_TEST_CTL			(0x158)
#define WCD9320_A_TX_1_2_TEST_CTL__POR				(0x38)
#define WCD9320_A_TX_1_2_TEST_BLOCK_EN			(0x159)
#define WCD9320_A_TX_1_2_TEST_BLOCK_EN__POR				(0xFC)
#define WCD9320_A_TX_1_2_TXFE_CLKDIV			(0x15A)
#define WCD9320_A_TX_1_2_TXFE_CLKDIV__POR				(0x55)
#define WCD9320_A_TX_1_2_SAR_ERR_CH1			(0x15B)
#define WCD9320_A_TX_1_2_SAR_ERR_CH1__POR				(0x00)
#define WCD9320_A_TX_1_2_SAR_ERR_CH2			(0x15C)
#define WCD9320_A_TX_1_2_SAR_ERR_CH2__POR				(0x00)
#define WCD9320_A_TX_3_4_EN			(0x15D)
#define WCD9320_A_TX_3_4_EN__POR				(0x00)
#define WCD9320_A_TX_3_4_TEST_EN			(0x15E)
#define WCD9320_A_TX_3_4_TEST_EN__POR				(0xCC)
#define WCD9320_A_TX_3_4_ADC_CH3			(0x15F)
#define WCD9320_A_TX_3_4_ADC_CH3__POR				(0x44)
#define WCD9320_A_TX_3_4_ADC_CH4			(0x160)
#define WCD9320_A_TX_3_4_ADC_CH4__POR				(0x44)
#define WCD9320_A_TX_3_4_ATEST_REFCTRL			(0x161)
#define WCD9320_A_TX_3_4_ATEST_REFCTRL__POR				(0x00)
#define WCD9320_A_TX_3_4_TEST_CTL			(0x162)
#define WCD9320_A_TX_3_4_TEST_CTL__POR				(0x38)
#define WCD9320_A_TX_3_4_TEST_BLOCK_EN			(0x163)
#define WCD9320_A_TX_3_4_TEST_BLOCK_EN__POR				(0xFC)
#define WCD9320_A_TX_3_4_TXFE_CKDIV			(0x164)
#define WCD9320_A_TX_3_4_TXFE_CKDIV__POR				(0x55)
#define WCD9320_A_TX_3_4_SAR_ERR_CH3			(0x165)
#define WCD9320_A_TX_3_4_SAR_ERR_CH3__POR				(0x00)
#define WCD9320_A_TX_3_4_SAR_ERR_CH4			(0x166)
#define WCD9320_A_TX_3_4_SAR_ERR_CH4__POR				(0x00)
#define WCD9320_A_TX_5_6_EN			(0x167)
#define WCD9320_A_TX_5_6_EN__POR				(0x11)
#define WCD9320_A_TX_5_6_TEST_EN			(0x168)
#define WCD9320_A_TX_5_6_TEST_EN__POR				(0xCC)
#define WCD9320_A_TX_5_6_ADC_CH5			(0x169)
#define WCD9320_A_TX_5_6_ADC_CH5__POR				(0x44)
#define WCD9320_A_TX_5_6_ADC_CH6			(0x16A)
#define WCD9320_A_TX_5_6_ADC_CH6__POR				(0x44)
#define WCD9320_A_TX_5_6_ATEST_REFCTRL			(0x16B)
#define WCD9320_A_TX_5_6_ATEST_REFCTRL__POR				(0x00)
#define WCD9320_A_TX_5_6_TEST_CTL			(0x16C)
#define WCD9320_A_TX_5_6_TEST_CTL__POR				(0x38)
#define WCD9320_A_TX_5_6_TEST_BLOCK_EN			(0x16D)
#define WCD9320_A_TX_5_6_TEST_BLOCK_EN__POR				(0xFC)
#define WCD9320_A_TX_5_6_TXFE_CKDIV			(0x16E)
#define WCD9320_A_TX_5_6_TXFE_CKDIV__POR				(0x55)
#define WCD9320_A_TX_5_6_SAR_ERR_CH5			(0x16F)
#define WCD9320_A_TX_5_6_SAR_ERR_CH5__POR				(0x00)
#define WCD9320_A_TX_5_6_SAR_ERR_CH6			(0x170)
#define WCD9320_A_TX_5_6_SAR_ERR_CH6__POR				(0x00)
#define WCD9320_A_TX_7_MBHC_EN			(0x171)
#define WCD9320_A_TX_7_MBHC_EN__POR				(0x0C)
#define WCD9320_A_TX_7_MBHC_ATEST_REFCTRL			(0x172)
#define WCD9320_A_TX_7_MBHC_ATEST_REFCTRL__POR				(0x00)
#define WCD9320_A_TX_7_MBHC_ADC			(0x173)
#define WCD9320_A_TX_7_MBHC_ADC__POR				(0x44)
#define WCD9320_A_TX_7_MBHC_TEST_CTL			(0x174)
#define WCD9320_A_TX_7_MBHC_TEST_CTL__POR				(0x38)
#define WCD9320_A_TX_7_MBHC_SAR_ERR			(0x175)
#define WCD9320_A_TX_7_MBHC_SAR_ERR__POR				(0x00)
#define WCD9320_A_TX_7_TXFE_CLKDIV			(0x176)
#define WCD9320_A_TX_7_TXFE_CLKDIV__POR				(0x0B)
#define WCD9320_A_BUCK_MODE_1			(0x181)
#define WCD9320_A_BUCK_MODE_1__POR				(0x21)
#define WCD9320_A_BUCK_MODE_2			(0x182)
#define WCD9320_A_BUCK_MODE_2__POR				(0xFF)
#define WCD9320_A_BUCK_MODE_3			(0x183)
#define WCD9320_A_BUCK_MODE_3__POR				(0xCC)
#define WCD9320_A_BUCK_MODE_4			(0x184)
#define WCD9320_A_BUCK_MODE_4__POR				(0x3A)
#define WCD9320_A_BUCK_MODE_5			(0x185)
#define WCD9320_A_BUCK_MODE_5__POR				(0x00)
#define WCD9320_A_BUCK_CTRL_VCL_1			(0x186)
#define WCD9320_A_BUCK_CTRL_VCL_1__POR				(0x48)
#define WCD9320_A_BUCK_CTRL_VCL_2			(0x187)
#define WCD9320_A_BUCK_CTRL_VCL_2__POR				(0xA3)
#define WCD9320_A_BUCK_CTRL_VCL_3			(0x188)
#define WCD9320_A_BUCK_CTRL_VCL_3__POR				(0x82)
#define WCD9320_A_BUCK_CTRL_CCL_1			(0x189)
#define WCD9320_A_BUCK_CTRL_CCL_1__POR				(0xAB)
#define WCD9320_A_BUCK_CTRL_CCL_2			(0x18A)
#define WCD9320_A_BUCK_CTRL_CCL_2__POR				(0xDC)
#define WCD9320_A_BUCK_CTRL_CCL_3			(0x18B)
#define WCD9320_A_BUCK_CTRL_CCL_3__POR				(0x6A)
#define WCD9320_A_BUCK_CTRL_CCL_4			(0x18C)
#define WCD9320_A_BUCK_CTRL_CCL_4__POR				(0x58)
#define WCD9320_A_BUCK_CTRL_PWM_DRVR_1			(0x18D)
#define WCD9320_A_BUCK_CTRL_PWM_DRVR_1__POR				(0x50)
#define WCD9320_A_BUCK_CTRL_PWM_DRVR_2			(0x18E)
#define WCD9320_A_BUCK_CTRL_PWM_DRVR_2__POR				(0x64)
#define WCD9320_A_BUCK_CTRL_PWM_DRVR_3			(0x18F)
#define WCD9320_A_BUCK_CTRL_PWM_DRVR_3__POR				(0x77)
#define WCD9320_A_BUCK_TMUX_A_D			(0x190)
#define WCD9320_A_BUCK_TMUX_A_D__POR				(0x00)
#define WCD9320_A_NCP_BUCKREF			(0x191)
#define WCD9320_A_NCP_BUCKREF__POR				(0x00)
#define WCD9320_A_NCP_EN			(0x192)
#define WCD9320_A_NCP_EN__POR				(0xFE)
#define WCD9320_A_NCP_CLK			(0x193)
#define WCD9320_A_NCP_CLK__POR				(0x94)
#define WCD9320_A_NCP_STATIC			(0x194)
#define WCD9320_A_NCP_STATIC__POR				(0x28)
#define WCD9320_A_NCP_VTH_LOW			(0x195)
#define WCD9320_A_NCP_VTH_LOW__POR				(0x88)
#define WCD9320_A_NCP_VTH_HIGH			(0x196)
#define WCD9320_A_NCP_VTH_HIGH__POR				(0xA0)
#define WCD9320_A_NCP_ATEST			(0x197)
#define WCD9320_A_NCP_ATEST__POR				(0x00)
#define WCD9320_A_NCP_DTEST			(0x198)
#define WCD9320_A_NCP_DTEST__POR				(0x00)
#define WCD9320_A_NCP_DLY1			(0x199)
#define WCD9320_A_NCP_DLY1__POR				(0x06)
#define WCD9320_A_NCP_DLY2			(0x19A)
#define WCD9320_A_NCP_DLY2__POR				(0x06)
#define WCD9320_A_RX_AUX_SW_CTL			(0x19B)
#define WCD9320_A_RX_AUX_SW_CTL__POR				(0x00)
#define WCD9320_A_RX_PA_AUX_IN_CONN			(0x19C)
#define WCD9320_A_RX_PA_AUX_IN_CONN__POR				(0x00)
#define WCD9320_A_RX_COM_TIMER_DIV			(0x19E)
#define WCD9320_A_RX_COM_TIMER_DIV__POR				(0xE8)
#define WCD9320_A_RX_COM_OCP_CTL			(0x19F)
#define WCD9320_A_RX_COM_OCP_CTL__POR				(0x1F)
#define WCD9320_A_RX_COM_OCP_COUNT			(0x1A0)
#define WCD9320_A_RX_COM_OCP_COUNT__POR				(0x77)
#define WCD9320_A_RX_COM_DAC_CTL			(0x1A1)
#define WCD9320_A_RX_COM_DAC_CTL__POR				(0x00)
#define WCD9320_A_RX_COM_BIAS			(0x1A2)
#define WCD9320_A_RX_COM_BIAS__POR				(0x00)
#define WCD9320_A_RX_HPH_AUTO_CHOP			(0x1A4)
#define WCD9320_A_RX_HPH_AUTO_CHOP__POR				(0x38)
#define WCD9320_A_RX_HPH_CHOP_CTL			(0x1A5)
#define WCD9320_A_RX_HPH_CHOP_CTL__POR				(0xB4)
#define WCD9320_A_RX_HPH_BIAS_PA			(0x1A6)
#define WCD9320_A_RX_HPH_BIAS_PA__POR				(0xAA)
#define WCD9320_A_RX_HPH_BIAS_LDO			(0x1A7)
#define WCD9320_A_RX_HPH_BIAS_LDO__POR				(0x87)
#define WCD9320_A_RX_HPH_BIAS_CNP			(0x1A8)
#define WCD9320_A_RX_HPH_BIAS_CNP__POR				(0x8A)
#define WCD9320_A_RX_HPH_BIAS_WG_OCP			(0x1A9)
#define WCD9320_A_RX_HPH_BIAS_WG_OCP__POR				(0x2A)
#define WCD9320_A_RX_HPH_OCP_CTL			(0x1AA)
#define WCD9320_A_RX_HPH_OCP_CTL__POR				(0x68)
#define WCD9320_A_RX_HPH_CNP_EN			(0x1AB)
#define WCD9320_A_RX_HPH_CNP_EN__POR				(0x80)
#define WCD9320_A_RX_HPH_CNP_WG_CTL			(0x1AC)
#define WCD9320_A_RX_HPH_CNP_WG_CTL__POR				(0xDE)
#define WCD9320_A_RX_HPH_CNP_WG_TIME			(0x1AD)
#define WCD9320_A_RX_HPH_CNP_WG_TIME__POR				(0x2A)
#define WCD9320_A_RX_HPH_L_GAIN			(0x1AE)
#define WCD9320_A_RX_HPH_L_GAIN__POR				(0x00)
#define WCD9320_A_RX_HPH_L_TEST			(0x1AF)
#define WCD9320_A_RX_HPH_L_TEST__POR				(0x00)
#define WCD9320_A_RX_HPH_L_PA_CTL			(0x1B0)
#define WCD9320_A_RX_HPH_L_PA_CTL__POR				(0x40)
#define WCD9320_A_RX_HPH_L_DAC_CTL			(0x1B1)
#define WCD9320_A_RX_HPH_L_DAC_CTL__POR				(0x00)
#define WCD9320_A_RX_HPH_L_ATEST			(0x1B2)
#define WCD9320_A_RX_HPH_L_ATEST__POR				(0x00)
#define WCD9320_A_RX_HPH_L_STATUS			(0x1B3)
#define WCD9320_A_RX_HPH_L_STATUS__POR				(0x00)
#define WCD9320_A_RX_HPH_R_GAIN			(0x1B4)
#define WCD9320_A_RX_HPH_R_GAIN__POR				(0x00)
#define WCD9320_A_RX_HPH_R_TEST			(0x1B5)
#define WCD9320_A_RX_HPH_R_TEST__POR				(0x00)
#define WCD9320_A_RX_HPH_R_PA_CTL			(0x1B6)
#define WCD9320_A_RX_HPH_R_PA_CTL__POR				(0x40)
#define WCD9320_A_RX_HPH_R_DAC_CTL			(0x1B7)
#define WCD9320_A_RX_HPH_R_DAC_CTL__POR				(0x00)
#define WCD9320_A_RX_HPH_R_ATEST			(0x1B8)
#define WCD9320_A_RX_HPH_R_ATEST__POR				(0x00)
#define WCD9320_A_RX_HPH_R_STATUS			(0x1B9)
#define WCD9320_A_RX_HPH_R_STATUS__POR				(0x00)
#define WCD9320_A_RX_EAR_BIAS_PA			(0x1BA)
#define WCD9320_A_RX_EAR_BIAS_PA__POR				(0xA6)
#define WCD9320_A_RX_EAR_BIAS_CMBUFF			(0x1BB)
#define WCD9320_A_RX_EAR_BIAS_CMBUFF__POR				(0xA0)
#define WCD9320_A_RX_EAR_EN			(0x1BC)
#define WCD9320_A_RX_EAR_EN__POR				(0x00)
#define WCD9320_A_RX_EAR_GAIN			(0x1BD)
#define WCD9320_A_RX_EAR_GAIN__POR				(0x02)
#define WCD9320_A_RX_EAR_CMBUFF			(0x1BE)
#define WCD9320_A_RX_EAR_CMBUFF__POR				(0x04)
#define WCD9320_A_RX_EAR_ICTL			(0x1BF)
#define WCD9320_A_RX_EAR_ICTL__POR				(0x40)
#define WCD9320_A_RX_EAR_CCOMP			(0x1C0)
#define WCD9320_A_RX_EAR_CCOMP__POR				(0x08)
#define WCD9320_A_RX_EAR_VCM			(0x1C1)
#define WCD9320_A_RX_EAR_VCM__POR				(0x03)
#define WCD9320_A_RX_EAR_CNP			(0x1C2)
#define WCD9320_A_RX_EAR_CNP__POR				(0xF2)
#define WCD9320_A_RX_EAR_DAC_CTL_ATEST			(0x1C3)
#define WCD9320_A_RX_EAR_DAC_CTL_ATEST__POR				(0x00)
#define WCD9320_A_RX_EAR_STATUS			(0x1C5)
#define WCD9320_A_RX_EAR_STATUS__POR				(0x04)
#define WCD9320_A_RX_LINE_BIAS_PA			(0x1C6)
#define WCD9320_A_RX_LINE_BIAS_PA__POR				(0xA8)
#define WCD9320_A_RX_BUCK_BIAS1			(0x1C7)
#define WCD9320_A_RX_BUCK_BIAS1__POR				(0x42)
#define WCD9320_A_RX_BUCK_BIAS2			(0x1C8)
#define WCD9320_A_RX_BUCK_BIAS2__POR				(0x84)
#define WCD9320_A_RX_LINE_COM			(0x1C9)
#define WCD9320_A_RX_LINE_COM__POR				(0x80)
#define WCD9320_A_RX_LINE_CNP_EN			(0x1CA)
#define WCD9320_A_RX_LINE_CNP_EN__POR				(0x00)
#define WCD9320_A_RX_LINE_CNP_WG_CTL			(0x1CB)
#define WCD9320_A_RX_LINE_CNP_WG_CTL__POR				(0x00)
#define WCD9320_A_RX_LINE_CNP_WG_TIME			(0x1CC)
#define WCD9320_A_RX_LINE_CNP_WG_TIME__POR				(0x04)
#define WCD9320_A_RX_LINE_1_GAIN			(0x1CD)
#define WCD9320_A_RX_LINE_1_GAIN__POR				(0x00)
#define WCD9320_A_RX_LINE_1_TEST			(0x1CE)
#define WCD9320_A_RX_LINE_1_TEST__POR				(0x00)
#define WCD9320_A_RX_LINE_1_DAC_CTL			(0x1CF)
#define WCD9320_A_RX_LINE_1_DAC_CTL__POR				(0x00)
#define WCD9320_A_RX_LINE_1_STATUS			(0x1D0)
#define WCD9320_A_RX_LINE_1_STATUS__POR				(0x00)
#define WCD9320_A_RX_LINE_2_GAIN			(0x1D1)
#define WCD9320_A_RX_LINE_2_GAIN__POR				(0x00)
#define WCD9320_A_RX_LINE_2_TEST			(0x1D2)
#define WCD9320_A_RX_LINE_2_TEST__POR				(0x00)
#define WCD9320_A_RX_LINE_2_DAC_CTL			(0x1D3)
#define WCD9320_A_RX_LINE_2_DAC_CTL__POR				(0x00)
#define WCD9320_A_RX_LINE_2_STATUS			(0x1D4)
#define WCD9320_A_RX_LINE_2_STATUS__POR				(0x00)
#define WCD9320_A_RX_LINE_3_GAIN			(0x1D5)
#define WCD9320_A_RX_LINE_3_GAIN__POR				(0x00)
#define WCD9320_A_RX_LINE_3_TEST			(0x1D6)
#define WCD9320_A_RX_LINE_3_TEST__POR				(0x00)
#define WCD9320_A_RX_LINE_3_DAC_CTL			(0x1D7)
#define WCD9320_A_RX_LINE_3_DAC_CTL__POR				(0x00)
#define WCD9320_A_RX_LINE_3_STATUS			(0x1D8)
#define WCD9320_A_RX_LINE_3_STATUS__POR				(0x00)
#define WCD9320_A_RX_LINE_4_GAIN			(0x1D9)
#define WCD9320_A_RX_LINE_4_GAIN__POR				(0x00)
#define WCD9320_A_RX_LINE_4_TEST			(0x1DA)
#define WCD9320_A_RX_LINE_4_TEST__POR				(0x00)
#define WCD9320_A_RX_LINE_4_DAC_CTL			(0x1DB)
#define WCD9320_A_RX_LINE_4_DAC_CTL__POR				(0x00)
#define WCD9320_A_RX_LINE_4_STATUS			(0x1DC)
#define WCD9320_A_RX_LINE_4_STATUS__POR				(0x00)
#define WCD9320_A_RX_LINE_CNP_DBG			(0x1DD)
#define WCD9320_A_RX_LINE_CNP_DBG__POR				(0x00)
#define WCD9320_A_SPKR_DRV_EN			(0x1DF)
#define WCD9320_A_SPKR_DRV_EN__POR				(0x6F)
#define WCD9320_A_SPKR_DRV_GAIN			(0x1E0)
#define WCD9320_A_SPKR_DRV_GAIN__POR				(0x00)
#define WCD9320_A_SPKR_DRV_DAC_CTL			(0x1E1)
#define WCD9320_A_SPKR_DRV_DAC_CTL__POR				(0x04)
#define WCD9320_A_SPKR_DRV_OCP_CTL			(0x1E2)
#define WCD9320_A_SPKR_DRV_OCP_CTL__POR				(0x98)
#define WCD9320_A_SPKR_DRV_CLIP_DET			(0x1E3)
#define WCD9320_A_SPKR_DRV_CLIP_DET__POR				(0x48)
#define WCD9320_A_SPKR_DRV_IEC			(0x1E4)
#define WCD9320_A_SPKR_DRV_IEC__POR				(0x20)
#define WCD9320_A_SPKR_DRV_DBG_DAC			(0x1E5)
#define WCD9320_A_SPKR_DRV_DBG_DAC__POR				(0x05)
#define WCD9320_A_SPKR_DRV_DBG_PA			(0x1E6)
#define WCD9320_A_SPKR_DRV_DBG_PA__POR				(0x18)
#define WCD9320_A_SPKR_DRV_DBG_PWRSTG			(0x1E7)
#define WCD9320_A_SPKR_DRV_DBG_PWRSTG__POR				(0x00)
#define WCD9320_A_SPKR_DRV_BIAS_LDO			(0x1E8)
#define WCD9320_A_SPKR_DRV_BIAS_LDO__POR				(0x45)
#define WCD9320_A_SPKR_DRV_BIAS_INT			(0x1E9)
#define WCD9320_A_SPKR_DRV_BIAS_INT__POR				(0xA5)
#define WCD9320_A_SPKR_DRV_BIAS_PA			(0x1EA)
#define WCD9320_A_SPKR_DRV_BIAS_PA__POR				(0x55)
#define WCD9320_A_SPKR_DRV_STATUS_OCP			(0x1EB)
#define WCD9320_A_SPKR_DRV_STATUS_OCP__POR				(0x00)
#define WCD9320_A_SPKR_DRV_STATUS_PA			(0x1EC)
#define WCD9320_A_SPKR_DRV_STATUS_PA__POR				(0x00)
#define WCD9320_A_SPKR_PROT_EN			(0x1ED)
#define WCD9320_A_SPKR_PROT_EN__POR				(0x00)
#define WCD9320_A_SPKR_PROT_ADC_EN			(0x1EE)
#define WCD9320_A_SPKR_PROT_ADC_EN__POR				(0x44)
#define WCD9320_A_SPKR_PROT_ISENSE_BIAS			(0x1EF)
#define WCD9320_A_SPKR_PROT_ISENSE_BIAS__POR				(0x44)
#define WCD9320_A_SPKR_PROT_VSENSE_BIAS			(0x1F0)
#define WCD9320_A_SPKR_PROT_VSENSE_BIAS__POR				(0x44)
#define WCD9320_A_SPKR_PROT_ADC_ATEST_REFCTRL			(0x1F1)
#define WCD9320_A_SPKR_PROT_ADC_ATEST_REFCTRL__POR			(0x00)
#define WCD9320_A_SPKR_PROT_ADC_TEST_CTL			(0x1F2)
#define WCD9320_A_SPKR_PROT_ADC_TEST_CTL__POR				(0x38)
#define WCD9320_A_SPKR_PROT_TEST_BLOCK_EN			(0x1F3)
#define WCD9320_A_SPKR_PROT_TEST_BLOCK_EN__POR				(0xFC)
#define WCD9320_A_SPKR_PROT_ATEST			(0x1F4)
#define WCD9320_A_SPKR_PROT_ATEST__POR				(0x00)
#define WCD9320_A_SPKR_PROT_V_SAR_ERR			(0x1F5)
#define WCD9320_A_SPKR_PROT_V_SAR_ERR__POR				(0x00)
#define WCD9320_A_SPKR_PROT_I_SAR_ERR			(0x1F6)
#define WCD9320_A_SPKR_PROT_I_SAR_ERR__POR				(0x00)
#define WCD9320_A_SPKR_PROT_LDO_CTRL			(0x1F7)
#define WCD9320_A_SPKR_PROT_LDO_CTRL__POR				(0x00)
#define WCD9320_A_SPKR_PROT_ISENSE_CTRL			(0x1F8)
#define WCD9320_A_SPKR_PROT_ISENSE_CTRL__POR				(0x00)
#define WCD9320_A_SPKR_PROT_VSENSE_CTRL			(0x1F9)
#define WCD9320_A_SPKR_PROT_VSENSE_CTRL__POR				(0x00)
#define WCD9320_A_RC_OSC_FREQ			(0x1FA)
#define WCD9320_A_RC_OSC_FREQ__POR				(0x46)
#define WCD9320_A_RC_OSC_TEST			(0x1FB)
#define WCD9320_A_RC_OSC_TEST__POR				(0x0A)
#define WCD9320_A_RC_OSC_STATUS			(0x1FC)
#define WCD9320_A_RC_OSC_STATUS__POR				(0x18)
#define WCD9320_A_RC_OSC_TUNER			(0x1FD)
#define WCD9320_A_RC_OSC_TUNER__POR				(0x00)
#define WCD9320_A_MBHC_HPH			(0x1FE)
#define WCD9320_A_MBHC_HPH__POR				(0x44)
#define WCD9320_A_CDC_ANC1_B1_CTL			(0x200)
#define WCD9320_A_CDC_ANC1_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC2_B1_CTL			(0x280)
#define WCD9320_A_CDC_ANC2_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC1_SHIFT			(0x201)
#define WCD9320_A_CDC_ANC1_SHIFT__POR				(0x00)
#define WCD9320_A_CDC_ANC2_SHIFT			(0x281)
#define WCD9320_A_CDC_ANC2_SHIFT__POR				(0x00)
#define WCD9320_A_CDC_ANC1_IIR_B1_CTL			(0x202)
#define WCD9320_A_CDC_ANC1_IIR_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC2_IIR_B1_CTL			(0x282)
#define WCD9320_A_CDC_ANC2_IIR_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC1_IIR_B2_CTL			(0x203)
#define WCD9320_A_CDC_ANC1_IIR_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC2_IIR_B2_CTL			(0x283)
#define WCD9320_A_CDC_ANC2_IIR_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC1_IIR_B3_CTL			(0x204)
#define WCD9320_A_CDC_ANC1_IIR_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC2_IIR_B3_CTL			(0x284)
#define WCD9320_A_CDC_ANC2_IIR_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC1_LPF_B1_CTL			(0x206)
#define WCD9320_A_CDC_ANC1_LPF_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC2_LPF_B1_CTL			(0x286)
#define WCD9320_A_CDC_ANC2_LPF_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC1_LPF_B2_CTL			(0x207)
#define WCD9320_A_CDC_ANC1_LPF_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC2_LPF_B2_CTL			(0x287)
#define WCD9320_A_CDC_ANC2_LPF_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC1_SPARE			(0x209)
#define WCD9320_A_CDC_ANC1_SPARE__POR				(0x00)
#define WCD9320_A_CDC_ANC2_SPARE			(0x289)
#define WCD9320_A_CDC_ANC2_SPARE__POR				(0x00)
#define WCD9320_A_CDC_ANC1_SMLPF_CTL			(0x20A)
#define WCD9320_A_CDC_ANC1_SMLPF_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC2_SMLPF_CTL			(0x28A)
#define WCD9320_A_CDC_ANC2_SMLPF_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC1_DCFLT_CTL			(0x20B)
#define WCD9320_A_CDC_ANC1_DCFLT_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC2_DCFLT_CTL			(0x28B)
#define WCD9320_A_CDC_ANC2_DCFLT_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC1_GAIN_CTL			(0x20C)
#define WCD9320_A_CDC_ANC1_GAIN_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC2_GAIN_CTL			(0x28C)
#define WCD9320_A_CDC_ANC2_GAIN_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC1_B2_CTL			(0x20D)
#define WCD9320_A_CDC_ANC1_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_ANC2_B2_CTL			(0x28D)
#define WCD9320_A_CDC_ANC2_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_TX1_VOL_CTL_TIMER			(0x220)
#define WCD9320_A_CDC_TX1_VOL_CTL_TIMER__POR				(0x00)
#define WCD9320_A_CDC_TX2_VOL_CTL_TIMER			(0x228)
#define WCD9320_A_CDC_TX2_VOL_CTL_TIMER__POR				(0x00)
#define WCD9320_A_CDC_TX3_VOL_CTL_TIMER			(0x230)
#define WCD9320_A_CDC_TX3_VOL_CTL_TIMER__POR				(0x00)
#define WCD9320_A_CDC_TX4_VOL_CTL_TIMER			(0x238)
#define WCD9320_A_CDC_TX4_VOL_CTL_TIMER__POR				(0x00)
#define WCD9320_A_CDC_TX5_VOL_CTL_TIMER			(0x240)
#define WCD9320_A_CDC_TX5_VOL_CTL_TIMER__POR				(0x00)
#define WCD9320_A_CDC_TX6_VOL_CTL_TIMER			(0x248)
#define WCD9320_A_CDC_TX6_VOL_CTL_TIMER__POR				(0x00)
#define WCD9320_A_CDC_TX7_VOL_CTL_TIMER			(0x250)
#define WCD9320_A_CDC_TX7_VOL_CTL_TIMER__POR				(0x00)
#define WCD9320_A_CDC_TX8_VOL_CTL_TIMER			(0x258)
#define WCD9320_A_CDC_TX8_VOL_CTL_TIMER__POR				(0x00)
#define WCD9320_A_CDC_TX9_VOL_CTL_TIMER			(0x260)
#define WCD9320_A_CDC_TX9_VOL_CTL_TIMER__POR				(0x00)
#define WCD9320_A_CDC_TX10_VOL_CTL_TIMER			(0x268)
#define WCD9320_A_CDC_TX10_VOL_CTL_TIMER__POR				(0x00)
#define WCD9320_A_CDC_TX1_VOL_CTL_GAIN			(0x221)
#define WCD9320_A_CDC_TX1_VOL_CTL_GAIN__POR				(0x00)
#define WCD9320_A_CDC_TX2_VOL_CTL_GAIN			(0x229)
#define WCD9320_A_CDC_TX2_VOL_CTL_GAIN__POR				(0x00)
#define WCD9320_A_CDC_TX3_VOL_CTL_GAIN			(0x231)
#define WCD9320_A_CDC_TX3_VOL_CTL_GAIN__POR				(0x00)
#define WCD9320_A_CDC_TX4_VOL_CTL_GAIN			(0x239)
#define WCD9320_A_CDC_TX4_VOL_CTL_GAIN__POR				(0x00)
#define WCD9320_A_CDC_TX5_VOL_CTL_GAIN			(0x241)
#define WCD9320_A_CDC_TX5_VOL_CTL_GAIN__POR				(0x00)
#define WCD9320_A_CDC_TX6_VOL_CTL_GAIN			(0x249)
#define WCD9320_A_CDC_TX6_VOL_CTL_GAIN__POR				(0x00)
#define WCD9320_A_CDC_TX7_VOL_CTL_GAIN			(0x251)
#define WCD9320_A_CDC_TX7_VOL_CTL_GAIN__POR				(0x00)
#define WCD9320_A_CDC_TX8_VOL_CTL_GAIN			(0x259)
#define WCD9320_A_CDC_TX8_VOL_CTL_GAIN__POR				(0x00)
#define WCD9320_A_CDC_TX9_VOL_CTL_GAIN			(0x261)
#define WCD9320_A_CDC_TX9_VOL_CTL_GAIN__POR				(0x00)
#define WCD9320_A_CDC_TX10_VOL_CTL_GAIN			(0x269)
#define WCD9320_A_CDC_TX10_VOL_CTL_GAIN__POR				(0x00)
#define WCD9320_A_CDC_TX1_VOL_CTL_CFG			(0x222)
#define WCD9320_A_CDC_TX1_VOL_CTL_CFG__POR				(0x00)
#define WCD9320_A_CDC_TX2_VOL_CTL_CFG			(0x22A)
#define WCD9320_A_CDC_TX2_VOL_CTL_CFG__POR				(0x00)
#define WCD9320_A_CDC_TX3_VOL_CTL_CFG			(0x232)
#define WCD9320_A_CDC_TX3_VOL_CTL_CFG__POR				(0x00)
#define WCD9320_A_CDC_TX4_VOL_CTL_CFG			(0x23A)
#define WCD9320_A_CDC_TX4_VOL_CTL_CFG__POR				(0x00)
#define WCD9320_A_CDC_TX5_VOL_CTL_CFG			(0x242)
#define WCD9320_A_CDC_TX5_VOL_CTL_CFG__POR				(0x00)
#define WCD9320_A_CDC_TX6_VOL_CTL_CFG			(0x24A)
#define WCD9320_A_CDC_TX6_VOL_CTL_CFG__POR				(0x00)
#define WCD9320_A_CDC_TX7_VOL_CTL_CFG			(0x252)
#define WCD9320_A_CDC_TX7_VOL_CTL_CFG__POR				(0x00)
#define WCD9320_A_CDC_TX8_VOL_CTL_CFG			(0x25A)
#define WCD9320_A_CDC_TX8_VOL_CTL_CFG__POR				(0x00)
#define WCD9320_A_CDC_TX9_VOL_CTL_CFG			(0x262)
#define WCD9320_A_CDC_TX9_VOL_CTL_CFG__POR				(0x00)
#define WCD9320_A_CDC_TX10_VOL_CTL_CFG			(0x26A)
#define WCD9320_A_CDC_TX10_VOL_CTL_CFG__POR				(0x00)
#define WCD9320_A_CDC_TX1_MUX_CTL			(0x223)
#define WCD9320_A_CDC_TX1_MUX_CTL__POR				(0x08)
#define WCD9320_A_CDC_TX2_MUX_CTL			(0x22B)
#define WCD9320_A_CDC_TX2_MUX_CTL__POR				(0x08)
#define WCD9320_A_CDC_TX3_MUX_CTL			(0x233)
#define WCD9320_A_CDC_TX3_MUX_CTL__POR				(0x08)
#define WCD9320_A_CDC_TX4_MUX_CTL			(0x23B)
#define WCD9320_A_CDC_TX4_MUX_CTL__POR				(0x08)
#define WCD9320_A_CDC_TX5_MUX_CTL			(0x243)
#define WCD9320_A_CDC_TX5_MUX_CTL__POR				(0x08)
#define WCD9320_A_CDC_TX6_MUX_CTL			(0x24B)
#define WCD9320_A_CDC_TX6_MUX_CTL__POR				(0x08)
#define WCD9320_A_CDC_TX7_MUX_CTL			(0x253)
#define WCD9320_A_CDC_TX7_MUX_CTL__POR				(0x08)
#define WCD9320_A_CDC_TX8_MUX_CTL			(0x25B)
#define WCD9320_A_CDC_TX8_MUX_CTL__POR				(0x08)
#define WCD9320_A_CDC_TX9_MUX_CTL			(0x263)
#define WCD9320_A_CDC_TX9_MUX_CTL__POR				(0x08)
#define WCD9320_A_CDC_TX10_MUX_CTL			(0x26B)
#define WCD9320_A_CDC_TX10_MUX_CTL__POR				(0x08)
#define WCD9320_A_CDC_TX1_CLK_FS_CTL			(0x224)
#define WCD9320_A_CDC_TX1_CLK_FS_CTL__POR				(0x03)
#define WCD9320_A_CDC_TX2_CLK_FS_CTL			(0x22C)
#define WCD9320_A_CDC_TX2_CLK_FS_CTL__POR				(0x03)
#define WCD9320_A_CDC_TX3_CLK_FS_CTL			(0x234)
#define WCD9320_A_CDC_TX3_CLK_FS_CTL__POR				(0x03)
#define WCD9320_A_CDC_TX4_CLK_FS_CTL			(0x23C)
#define WCD9320_A_CDC_TX4_CLK_FS_CTL__POR				(0x03)
#define WCD9320_A_CDC_TX5_CLK_FS_CTL			(0x244)
#define WCD9320_A_CDC_TX5_CLK_FS_CTL__POR				(0x03)
#define WCD9320_A_CDC_TX6_CLK_FS_CTL			(0x24C)
#define WCD9320_A_CDC_TX6_CLK_FS_CTL__POR				(0x03)
#define WCD9320_A_CDC_TX7_CLK_FS_CTL			(0x254)
#define WCD9320_A_CDC_TX7_CLK_FS_CTL__POR				(0x03)
#define WCD9320_A_CDC_TX8_CLK_FS_CTL			(0x25C)
#define WCD9320_A_CDC_TX8_CLK_FS_CTL__POR				(0x03)
#define WCD9320_A_CDC_TX9_CLK_FS_CTL			(0x264)
#define WCD9320_A_CDC_TX9_CLK_FS_CTL__POR				(0x03)
#define WCD9320_A_CDC_TX10_CLK_FS_CTL			(0x26C)
#define WCD9320_A_CDC_TX10_CLK_FS_CTL__POR				(0x03)
#define WCD9320_A_CDC_TX1_DMIC_CTL			(0x225)
#define WCD9320_A_CDC_TX1_DMIC_CTL__POR				(0x00)
#define WCD9320_A_CDC_TX2_DMIC_CTL			(0x22D)
#define WCD9320_A_CDC_TX2_DMIC_CTL__POR				(0x00)
#define WCD9320_A_CDC_TX3_DMIC_CTL			(0x235)
#define WCD9320_A_CDC_TX3_DMIC_CTL__POR				(0x00)
#define WCD9320_A_CDC_TX4_DMIC_CTL			(0x23D)
#define WCD9320_A_CDC_TX4_DMIC_CTL__POR				(0x00)
#define WCD9320_A_CDC_TX5_DMIC_CTL			(0x245)
#define WCD9320_A_CDC_TX5_DMIC_CTL__POR				(0x00)
#define WCD9320_A_CDC_TX6_DMIC_CTL			(0x24D)
#define WCD9320_A_CDC_TX6_DMIC_CTL__POR				(0x00)
#define WCD9320_A_CDC_TX7_DMIC_CTL			(0x255)
#define WCD9320_A_CDC_TX7_DMIC_CTL__POR				(0x00)
#define WCD9320_A_CDC_TX8_DMIC_CTL			(0x25D)
#define WCD9320_A_CDC_TX8_DMIC_CTL__POR				(0x00)
#define WCD9320_A_CDC_TX9_DMIC_CTL			(0x265)
#define WCD9320_A_CDC_TX9_DMIC_CTL__POR				(0x00)
#define WCD9320_A_CDC_TX10_DMIC_CTL			(0x26D)
#define WCD9320_A_CDC_TX10_DMIC_CTL__POR				(0x00)
#define WCD9320_A_CDC_DEBUG_B1_CTL			(0x278)
#define WCD9320_A_CDC_DEBUG_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_DEBUG_B2_CTL			(0x279)
#define WCD9320_A_CDC_DEBUG_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_DEBUG_B3_CTL			(0x27A)
#define WCD9320_A_CDC_DEBUG_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_DEBUG_B4_CTL			(0x27B)
#define WCD9320_A_CDC_DEBUG_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_DEBUG_B5_CTL			(0x27C)
#define WCD9320_A_CDC_DEBUG_B5_CTL__POR				(0x00)
#define WCD9320_A_CDC_DEBUG_B6_CTL			(0x27D)
#define WCD9320_A_CDC_DEBUG_B6_CTL__POR				(0x00)
#define WCD9320_A_CDC_DEBUG_B7_CTL			(0x27E)
#define WCD9320_A_CDC_DEBUG_B7_CTL__POR				(0x00)
#define WCD9320_A_CDC_SRC1_PDA_CFG			(0x2A0)
#define WCD9320_A_CDC_SRC1_PDA_CFG__POR				(0x00)
#define WCD9320_A_CDC_SRC2_PDA_CFG			(0x2A8)
#define WCD9320_A_CDC_SRC2_PDA_CFG__POR				(0x00)
#define WCD9320_A_CDC_SRC1_FS_CTL			(0x2A1)
#define WCD9320_A_CDC_SRC1_FS_CTL__POR				(0x1B)
#define WCD9320_A_CDC_SRC2_FS_CTL			(0x2A9)
#define WCD9320_A_CDC_SRC2_FS_CTL__POR				(0x1B)
#define WCD9320_A_CDC_RX1_B1_CTL			(0x2B0)
#define WCD9320_A_CDC_RX1_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX2_B1_CTL			(0x2B8)
#define WCD9320_A_CDC_RX2_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX3_B1_CTL			(0x2C0)
#define WCD9320_A_CDC_RX3_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX4_B1_CTL			(0x2C8)
#define WCD9320_A_CDC_RX4_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX5_B1_CTL			(0x2D0)
#define WCD9320_A_CDC_RX5_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX6_B1_CTL			(0x2D8)
#define WCD9320_A_CDC_RX6_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX7_B1_CTL			(0x2E0)
#define WCD9320_A_CDC_RX7_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX1_B2_CTL			(0x2B1)
#define WCD9320_A_CDC_RX1_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX2_B2_CTL			(0x2B9)
#define WCD9320_A_CDC_RX2_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX3_B2_CTL			(0x2C1)
#define WCD9320_A_CDC_RX3_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX4_B2_CTL			(0x2C9)
#define WCD9320_A_CDC_RX4_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX5_B2_CTL			(0x2D1)
#define WCD9320_A_CDC_RX5_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX6_B2_CTL			(0x2D9)
#define WCD9320_A_CDC_RX6_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX7_B2_CTL			(0x2E1)
#define WCD9320_A_CDC_RX7_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX1_B3_CTL			(0x2B2)
#define WCD9320_A_CDC_RX1_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX2_B3_CTL			(0x2BA)
#define WCD9320_A_CDC_RX2_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX3_B3_CTL			(0x2C2)
#define WCD9320_A_CDC_RX3_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX4_B3_CTL			(0x2CA)
#define WCD9320_A_CDC_RX4_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX5_B3_CTL			(0x2D2)
#define WCD9320_A_CDC_RX5_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX6_B3_CTL			(0x2DA)
#define WCD9320_A_CDC_RX6_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX7_B3_CTL			(0x2E2)
#define WCD9320_A_CDC_RX7_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX1_B4_CTL			(0x2B3)
#define WCD9320_A_CDC_RX1_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX2_B4_CTL			(0x2BB)
#define WCD9320_A_CDC_RX2_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX3_B4_CTL			(0x2C3)
#define WCD9320_A_CDC_RX3_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX4_B4_CTL			(0x2CB)
#define WCD9320_A_CDC_RX4_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX5_B4_CTL			(0x2D3)
#define WCD9320_A_CDC_RX5_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX6_B4_CTL			(0x2DB)
#define WCD9320_A_CDC_RX6_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX7_B4_CTL			(0x2E3)
#define WCD9320_A_CDC_RX7_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX1_B5_CTL			(0x2B4)
#define WCD9320_A_CDC_RX1_B5_CTL__POR				(0x78)
#define WCD9320_A_CDC_RX2_B5_CTL			(0x2BC)
#define WCD9320_A_CDC_RX2_B5_CTL__POR				(0x78)
#define WCD9320_A_CDC_RX3_B5_CTL			(0x2C4)
#define WCD9320_A_CDC_RX3_B5_CTL__POR				(0x78)
#define WCD9320_A_CDC_RX4_B5_CTL			(0x2CC)
#define WCD9320_A_CDC_RX4_B5_CTL__POR				(0x78)
#define WCD9320_A_CDC_RX5_B5_CTL			(0x2D4)
#define WCD9320_A_CDC_RX5_B5_CTL__POR				(0x78)
#define WCD9320_A_CDC_RX6_B5_CTL			(0x2DC)
#define WCD9320_A_CDC_RX6_B5_CTL__POR				(0x78)
#define WCD9320_A_CDC_RX7_B5_CTL			(0x2E4)
#define WCD9320_A_CDC_RX7_B5_CTL__POR				(0x78)
#define WCD9320_A_CDC_RX1_B6_CTL			(0x2B5)
#define WCD9320_A_CDC_RX1_B6_CTL__POR				(0x80)
#define WCD9320_A_CDC_RX2_B6_CTL			(0x2BD)
#define WCD9320_A_CDC_RX2_B6_CTL__POR				(0x80)
#define WCD9320_A_CDC_RX3_B6_CTL			(0x2C5)
#define WCD9320_A_CDC_RX3_B6_CTL__POR				(0x80)
#define WCD9320_A_CDC_RX4_B6_CTL			(0x2CD)
#define WCD9320_A_CDC_RX4_B6_CTL__POR				(0x80)
#define WCD9320_A_CDC_RX5_B6_CTL			(0x2D5)
#define WCD9320_A_CDC_RX5_B6_CTL__POR				(0x80)
#define WCD9320_A_CDC_RX6_B6_CTL			(0x2DD)
#define WCD9320_A_CDC_RX6_B6_CTL__POR				(0x80)
#define WCD9320_A_CDC_RX7_B6_CTL			(0x2E5)
#define WCD9320_A_CDC_RX7_B6_CTL__POR				(0x80)
#define WCD9320_A_CDC_RX1_VOL_CTL_B1_CTL			(0x2B6)
#define WCD9320_A_CDC_RX1_VOL_CTL_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX2_VOL_CTL_B1_CTL			(0x2BE)
#define WCD9320_A_CDC_RX2_VOL_CTL_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX3_VOL_CTL_B1_CTL			(0x2C6)
#define WCD9320_A_CDC_RX3_VOL_CTL_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX4_VOL_CTL_B1_CTL			(0x2CE)
#define WCD9320_A_CDC_RX4_VOL_CTL_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX5_VOL_CTL_B1_CTL			(0x2D6)
#define WCD9320_A_CDC_RX5_VOL_CTL_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX6_VOL_CTL_B1_CTL			(0x2DE)
#define WCD9320_A_CDC_RX6_VOL_CTL_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX7_VOL_CTL_B1_CTL			(0x2E6)
#define WCD9320_A_CDC_RX7_VOL_CTL_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX1_VOL_CTL_B2_CTL			(0x2B7)
#define WCD9320_A_CDC_RX1_VOL_CTL_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX2_VOL_CTL_B2_CTL			(0x2BF)
#define WCD9320_A_CDC_RX2_VOL_CTL_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX3_VOL_CTL_B2_CTL			(0x2C7)
#define WCD9320_A_CDC_RX3_VOL_CTL_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX4_VOL_CTL_B2_CTL			(0x2CF)
#define WCD9320_A_CDC_RX4_VOL_CTL_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX5_VOL_CTL_B2_CTL			(0x2D7)
#define WCD9320_A_CDC_RX5_VOL_CTL_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX6_VOL_CTL_B2_CTL			(0x2DF)
#define WCD9320_A_CDC_RX6_VOL_CTL_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_RX7_VOL_CTL_B2_CTL			(0x2E7)
#define WCD9320_A_CDC_RX7_VOL_CTL_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_VBAT_CFG			(0x2E8)
#define WCD9320_A_CDC_VBAT_CFG__POR				(0x1A)
#define WCD9320_A_CDC_VBAT_ADC_CAL1			(0x2E9)
#define WCD9320_A_CDC_VBAT_ADC_CAL1__POR				(0x00)
#define WCD9320_A_CDC_VBAT_ADC_CAL2			(0x2EA)
#define WCD9320_A_CDC_VBAT_ADC_CAL2__POR				(0x00)
#define WCD9320_A_CDC_VBAT_ADC_CAL3			(0x2EB)
#define WCD9320_A_CDC_VBAT_ADC_CAL3__POR				(0x04)
#define WCD9320_A_CDC_VBAT_PK_EST1			(0x2EC)
#define WCD9320_A_CDC_VBAT_PK_EST1__POR				(0xE0)
#define WCD9320_A_CDC_VBAT_PK_EST2			(0x2ED)
#define WCD9320_A_CDC_VBAT_PK_EST2__POR				(0x01)
#define WCD9320_A_CDC_VBAT_PK_EST3			(0x2EE)
#define WCD9320_A_CDC_VBAT_PK_EST3__POR				(0x40)
#define WCD9320_A_CDC_VBAT_RF_PROC1			(0x2EF)
#define WCD9320_A_CDC_VBAT_RF_PROC1__POR				(0x2A)
#define WCD9320_A_CDC_VBAT_RF_PROC2			(0x2F0)
#define WCD9320_A_CDC_VBAT_RF_PROC2__POR				(0x86)
#define WCD9320_A_CDC_VBAT_TAC1			(0x2F1)
#define WCD9320_A_CDC_VBAT_TAC1__POR				(0x70)
#define WCD9320_A_CDC_VBAT_TAC2			(0x2F2)
#define WCD9320_A_CDC_VBAT_TAC2__POR				(0x18)
#define WCD9320_A_CDC_VBAT_TAC3			(0x2F3)
#define WCD9320_A_CDC_VBAT_TAC3__POR				(0x18)
#define WCD9320_A_CDC_VBAT_TAC4			(0x2F4)
#define WCD9320_A_CDC_VBAT_TAC4__POR				(0x03)
#define WCD9320_A_CDC_VBAT_GAIN_UPD1			(0x2F5)
#define WCD9320_A_CDC_VBAT_GAIN_UPD1__POR				(0x01)
#define WCD9320_A_CDC_VBAT_GAIN_UPD2			(0x2F6)
#define WCD9320_A_CDC_VBAT_GAIN_UPD2__POR				(0x00)
#define WCD9320_A_CDC_VBAT_GAIN_UPD3			(0x2F7)
#define WCD9320_A_CDC_VBAT_GAIN_UPD3__POR				(0x64)
#define WCD9320_A_CDC_VBAT_GAIN_UPD4			(0x2F8)
#define WCD9320_A_CDC_VBAT_GAIN_UPD4__POR				(0x01)
#define WCD9320_A_CDC_VBAT_DEBUG1			(0x2F9)
#define WCD9320_A_CDC_VBAT_DEBUG1__POR				(0x00)
#define WCD9320_A_CDC_CLK_ANC_RESET_CTL			(0x300)
#define WCD9320_A_CDC_CLK_ANC_RESET_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_RX_RESET_CTL			(0x301)
#define WCD9320_A_CDC_CLK_RX_RESET_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_TX_RESET_B1_CTL			(0x302)
#define WCD9320_A_CDC_CLK_TX_RESET_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_TX_RESET_B2_CTL			(0x303)
#define WCD9320_A_CDC_CLK_TX_RESET_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_DMIC_B1_CTL			(0x304)
#define WCD9320_A_CDC_CLK_DMIC_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_DMIC_B2_CTL			(0x305)
#define WCD9320_A_CDC_CLK_DMIC_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_RX_I2S_CTL			(0x306)
#define WCD9320_A_CDC_CLK_RX_I2S_CTL__POR				(0x03)
#define WCD9320_A_CDC_CLK_TX_I2S_CTL			(0x307)
#define WCD9320_A_CDC_CLK_TX_I2S_CTL__POR				(0x03)
#define WCD9320_A_CDC_CLK_OTHR_RESET_B1_CTL			(0x308)
#define WCD9320_A_CDC_CLK_OTHR_RESET_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_OTHR_RESET_B2_CTL			(0x309)
#define WCD9320_A_CDC_CLK_OTHR_RESET_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_TX_CLK_EN_B1_CTL			(0x30A)
#define WCD9320_A_CDC_CLK_TX_CLK_EN_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_TX_CLK_EN_B2_CTL			(0x30B)
#define WCD9320_A_CDC_CLK_TX_CLK_EN_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_OTHR_CTL			(0x30C)
#define WCD9320_A_CDC_CLK_OTHR_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_RDAC_CLK_EN_CTL			(0x30D)
#define WCD9320_A_CDC_CLK_RDAC_CLK_EN_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_ANC_CLK_EN_CTL			(0x30E)
#define WCD9320_A_CDC_CLK_ANC_CLK_EN_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_RX_B1_CTL			(0x30F)
#define WCD9320_A_CDC_CLK_RX_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_RX_B2_CTL			(0x310)
#define WCD9320_A_CDC_CLK_RX_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_MCLK_CTL			(0x311)
#define WCD9320_A_CDC_CLK_MCLK_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_PDM_CTL			(0x312)
#define WCD9320_A_CDC_CLK_PDM_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_SD_CTL			(0x313)
#define WCD9320_A_CDC_CLK_SD_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLK_POWER_CTL			(0x314)
#define WCD9320_A_CDC_CLK_POWER_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLSH_B1_CTL			(0x320)
#define WCD9320_A_CDC_CLSH_B1_CTL__POR				(0xE4)
#define WCD9320_A_CDC_CLSH_B2_CTL			(0x321)
#define WCD9320_A_CDC_CLSH_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLSH_B3_CTL			(0x322)
#define WCD9320_A_CDC_CLSH_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_CLSH_BUCK_NCP_VARS			(0x323)
#define WCD9320_A_CDC_CLSH_BUCK_NCP_VARS__POR				(0x00)
#define WCD9320_A_CDC_CLSH_IDLE_HPH_THSD			(0x324)
#define WCD9320_A_CDC_CLSH_IDLE_HPH_THSD__POR				(0x12)
#define WCD9320_A_CDC_CLSH_IDLE_EAR_THSD			(0x325)
#define WCD9320_A_CDC_CLSH_IDLE_EAR_THSD__POR				(0x0C)
#define WCD9320_A_CDC_CLSH_FCLKONLY_HPH_THSD			(0x326)
#define WCD9320_A_CDC_CLSH_FCLKONLY_HPH_THSD__POR				(0x18)
#define WCD9320_A_CDC_CLSH_FCLKONLY_EAR_THSD			(0x327)
#define WCD9320_A_CDC_CLSH_FCLKONLY_EAR_THSD__POR				(0x23)
#define WCD9320_A_CDC_CLSH_K_ADDR			(0x328)
#define WCD9320_A_CDC_CLSH_K_ADDR__POR				(0x00)
#define WCD9320_A_CDC_CLSH_K_DATA			(0x329)
#define WCD9320_A_CDC_CLSH_K_DATA__POR				(0xA4)
#define WCD9320_A_CDC_CLSH_I_PA_FACT_HPH_L			(0x32A)
#define WCD9320_A_CDC_CLSH_I_PA_FACT_HPH_L__POR				(0xD7)
#define WCD9320_A_CDC_CLSH_I_PA_FACT_HPH_U			(0x32B)
#define WCD9320_A_CDC_CLSH_I_PA_FACT_HPH_U__POR				(0x05)
#define WCD9320_A_CDC_CLSH_I_PA_FACT_EAR_L			(0x32C)
#define WCD9320_A_CDC_CLSH_I_PA_FACT_EAR_L__POR				(0x60)
#define WCD9320_A_CDC_CLSH_I_PA_FACT_EAR_U			(0x32D)
#define WCD9320_A_CDC_CLSH_I_PA_FACT_EAR_U__POR				(0x09)
#define WCD9320_A_CDC_CLSH_V_PA_HD_EAR			(0x32E)
#define WCD9320_A_CDC_CLSH_V_PA_HD_EAR__POR				(0x00)
#define WCD9320_A_CDC_CLSH_V_PA_HD_HPH			(0x32F)
#define WCD9320_A_CDC_CLSH_V_PA_HD_HPH__POR				(0x00)
#define WCD9320_A_CDC_CLSH_V_PA_MIN_EAR			(0x330)
#define WCD9320_A_CDC_CLSH_V_PA_MIN_EAR__POR				(0x00)
#define WCD9320_A_CDC_CLSH_V_PA_MIN_HPH			(0x331)
#define WCD9320_A_CDC_CLSH_V_PA_MIN_HPH__POR				(0x00)
#define WCD9320_A_CDC_IIR1_GAIN_B1_CTL			(0x340)
#define WCD9320_A_CDC_IIR1_GAIN_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR2_GAIN_B1_CTL			(0x350)
#define WCD9320_A_CDC_IIR2_GAIN_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR1_GAIN_B2_CTL			(0x341)
#define WCD9320_A_CDC_IIR1_GAIN_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR2_GAIN_B2_CTL			(0x351)
#define WCD9320_A_CDC_IIR2_GAIN_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR1_GAIN_B3_CTL			(0x342)
#define WCD9320_A_CDC_IIR1_GAIN_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR2_GAIN_B3_CTL			(0x352)
#define WCD9320_A_CDC_IIR2_GAIN_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR1_GAIN_B4_CTL			(0x343)
#define WCD9320_A_CDC_IIR1_GAIN_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR2_GAIN_B4_CTL			(0x353)
#define WCD9320_A_CDC_IIR2_GAIN_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR1_GAIN_B5_CTL			(0x344)
#define WCD9320_A_CDC_IIR1_GAIN_B5_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR2_GAIN_B5_CTL			(0x354)
#define WCD9320_A_CDC_IIR2_GAIN_B5_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR1_GAIN_B6_CTL			(0x345)
#define WCD9320_A_CDC_IIR1_GAIN_B6_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR2_GAIN_B6_CTL			(0x355)
#define WCD9320_A_CDC_IIR2_GAIN_B6_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR1_GAIN_B7_CTL			(0x346)
#define WCD9320_A_CDC_IIR1_GAIN_B7_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR2_GAIN_B7_CTL			(0x356)
#define WCD9320_A_CDC_IIR2_GAIN_B7_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR1_GAIN_B8_CTL			(0x347)
#define WCD9320_A_CDC_IIR1_GAIN_B8_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR2_GAIN_B8_CTL			(0x357)
#define WCD9320_A_CDC_IIR2_GAIN_B8_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR1_CTL			(0x348)
#define WCD9320_A_CDC_IIR1_CTL__POR				(0x40)
#define WCD9320_A_CDC_IIR2_CTL			(0x358)
#define WCD9320_A_CDC_IIR2_CTL__POR				(0x40)
#define WCD9320_A_CDC_IIR1_GAIN_TIMER_CTL			(0x349)
#define WCD9320_A_CDC_IIR1_GAIN_TIMER_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR2_GAIN_TIMER_CTL			(0x359)
#define WCD9320_A_CDC_IIR2_GAIN_TIMER_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR1_COEF_B1_CTL			(0x34A)
#define WCD9320_A_CDC_IIR1_COEF_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR2_COEF_B1_CTL			(0x35A)
#define WCD9320_A_CDC_IIR2_COEF_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR1_COEF_B2_CTL			(0x34B)
#define WCD9320_A_CDC_IIR1_COEF_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_IIR2_COEF_B2_CTL			(0x35B)
#define WCD9320_A_CDC_IIR2_COEF_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_TOP_GAIN_UPDATE			(0x360)
#define WCD9320_A_CDC_TOP_GAIN_UPDATE__POR				(0x00)
#define WCD9320_A_CDC_COMP0_B1_CTL			(0x368)
#define WCD9320_A_CDC_COMP0_B1_CTL__POR				(0x30)
#define WCD9320_A_CDC_COMP1_B1_CTL			(0x370)
#define WCD9320_A_CDC_COMP1_B1_CTL__POR				(0x30)
#define WCD9320_A_CDC_COMP2_B1_CTL			(0x378)
#define WCD9320_A_CDC_COMP2_B1_CTL__POR				(0x30)
#define WCD9320_A_CDC_COMP0_B2_CTL			(0x369)
#define WCD9320_A_CDC_COMP0_B2_CTL__POR				(0xB5)
#define WCD9320_A_CDC_COMP1_B2_CTL			(0x371)
#define WCD9320_A_CDC_COMP1_B2_CTL__POR				(0xB5)
#define WCD9320_A_CDC_COMP2_B2_CTL			(0x379)
#define WCD9320_A_CDC_COMP2_B2_CTL__POR				(0xB5)
#define WCD9320_A_CDC_COMP0_B3_CTL			(0x36A)
#define WCD9320_A_CDC_COMP0_B3_CTL__POR				(0x28)
#define WCD9320_A_CDC_COMP1_B3_CTL			(0x372)
#define WCD9320_A_CDC_COMP1_B3_CTL__POR				(0x28)
#define WCD9320_A_CDC_COMP2_B3_CTL			(0x37A)
#define WCD9320_A_CDC_COMP2_B3_CTL__POR				(0x28)
#define WCD9320_A_CDC_COMP0_B4_CTL			(0x36B)
#define WCD9320_A_CDC_COMP0_B4_CTL__POR				(0x3C)
#define WCD9320_A_CDC_COMP1_B4_CTL			(0x373)
#define WCD9320_A_CDC_COMP1_B4_CTL__POR				(0x3C)
#define WCD9320_A_CDC_COMP2_B4_CTL			(0x37B)
#define WCD9320_A_CDC_COMP2_B4_CTL__POR				(0x3C)
#define WCD9320_A_CDC_COMP0_B5_CTL			(0x36C)
#define WCD9320_A_CDC_COMP0_B5_CTL__POR				(0x1F)
#define WCD9320_A_CDC_COMP1_B5_CTL			(0x374)
#define WCD9320_A_CDC_COMP1_B5_CTL__POR				(0x1F)
#define WCD9320_A_CDC_COMP2_B5_CTL			(0x37C)
#define WCD9320_A_CDC_COMP2_B5_CTL__POR				(0x1F)
#define WCD9320_A_CDC_COMP0_B6_CTL			(0x36D)
#define WCD9320_A_CDC_COMP0_B6_CTL__POR				(0x00)
#define WCD9320_A_CDC_COMP1_B6_CTL			(0x375)
#define WCD9320_A_CDC_COMP1_B6_CTL__POR				(0x00)
#define WCD9320_A_CDC_COMP2_B6_CTL			(0x37D)
#define WCD9320_A_CDC_COMP2_B6_CTL__POR				(0x00)
#define WCD9320_A_CDC_COMP0_SHUT_DOWN_STATUS			(0x36E)
#define WCD9320_A_CDC_COMP0_SHUT_DOWN_STATUS__POR				(0x03)
#define WCD9320_A_CDC_COMP1_SHUT_DOWN_STATUS			(0x376)
#define WCD9320_A_CDC_COMP1_SHUT_DOWN_STATUS__POR				(0x03)
#define WCD9320_A_CDC_COMP2_SHUT_DOWN_STATUS			(0x37E)
#define WCD9320_A_CDC_COMP2_SHUT_DOWN_STATUS__POR				(0x03)
#define WCD9320_A_CDC_COMP0_FS_CFG			(0x36F)
#define WCD9320_A_CDC_COMP0_FS_CFG__POR				(0x03)
#define WCD9320_A_CDC_COMP1_FS_CFG			(0x377)
#define WCD9320_A_CDC_COMP1_FS_CFG__POR				(0x03)
#define WCD9320_A_CDC_COMP2_FS_CFG			(0x37F)
#define WCD9320_A_CDC_COMP2_FS_CFG__POR				(0x03)
#define WCD9320_A_CDC_CONN_RX1_B1_CTL			(0x380)
#define WCD9320_A_CDC_CONN_RX1_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX1_B2_CTL			(0x381)
#define WCD9320_A_CDC_CONN_RX1_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX1_B3_CTL			(0x382)
#define WCD9320_A_CDC_CONN_RX1_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX2_B1_CTL			(0x383)
#define WCD9320_A_CDC_CONN_RX2_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX2_B2_CTL			(0x384)
#define WCD9320_A_CDC_CONN_RX2_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX2_B3_CTL			(0x385)
#define WCD9320_A_CDC_CONN_RX2_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX3_B1_CTL			(0x386)
#define WCD9320_A_CDC_CONN_RX3_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX3_B2_CTL			(0x387)
#define WCD9320_A_CDC_CONN_RX3_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX4_B1_CTL			(0x388)
#define WCD9320_A_CDC_CONN_RX4_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX4_B2_CTL			(0x389)
#define WCD9320_A_CDC_CONN_RX4_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX5_B1_CTL			(0x38A)
#define WCD9320_A_CDC_CONN_RX5_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX5_B2_CTL			(0x38B)
#define WCD9320_A_CDC_CONN_RX5_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX6_B1_CTL			(0x38C)
#define WCD9320_A_CDC_CONN_RX6_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX6_B2_CTL			(0x38D)
#define WCD9320_A_CDC_CONN_RX6_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX7_B1_CTL			(0x38E)
#define WCD9320_A_CDC_CONN_RX7_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX7_B2_CTL			(0x38F)
#define WCD9320_A_CDC_CONN_RX7_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX7_B3_CTL			(0x390)
#define WCD9320_A_CDC_CONN_RX7_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_ANC_B1_CTL			(0x391)
#define WCD9320_A_CDC_CONN_ANC_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_ANC_B2_CTL			(0x392)
#define WCD9320_A_CDC_CONN_ANC_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_B1_CTL			(0x393)
#define WCD9320_A_CDC_CONN_TX_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_B2_CTL			(0x394)
#define WCD9320_A_CDC_CONN_TX_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_B3_CTL			(0x395)
#define WCD9320_A_CDC_CONN_TX_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_B4_CTL			(0x396)
#define WCD9320_A_CDC_CONN_TX_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_EQ1_B1_CTL			(0x397)
#define WCD9320_A_CDC_CONN_EQ1_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_EQ1_B2_CTL			(0x398)
#define WCD9320_A_CDC_CONN_EQ1_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_EQ1_B3_CTL			(0x399)
#define WCD9320_A_CDC_CONN_EQ1_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_EQ1_B4_CTL			(0x39A)
#define WCD9320_A_CDC_CONN_EQ1_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_EQ2_B1_CTL			(0x39B)
#define WCD9320_A_CDC_CONN_EQ2_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_EQ2_B2_CTL			(0x39C)
#define WCD9320_A_CDC_CONN_EQ2_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_EQ2_B3_CTL			(0x39D)
#define WCD9320_A_CDC_CONN_EQ2_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_EQ2_B4_CTL			(0x39E)
#define WCD9320_A_CDC_CONN_EQ2_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_SRC1_B1_CTL			(0x39F)
#define WCD9320_A_CDC_CONN_SRC1_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_SRC1_B2_CTL			(0x3A0)
#define WCD9320_A_CDC_CONN_SRC1_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_SRC2_B1_CTL			(0x3A1)
#define WCD9320_A_CDC_CONN_SRC2_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_SRC2_B2_CTL			(0x3A2)
#define WCD9320_A_CDC_CONN_SRC2_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_SB_B1_CTL			(0x3A3)
#define WCD9320_A_CDC_CONN_TX_SB_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_SB_B2_CTL			(0x3A4)
#define WCD9320_A_CDC_CONN_TX_SB_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_SB_B3_CTL			(0x3A5)
#define WCD9320_A_CDC_CONN_TX_SB_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_SB_B4_CTL			(0x3A6)
#define WCD9320_A_CDC_CONN_TX_SB_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_SB_B5_CTL			(0x3A7)
#define WCD9320_A_CDC_CONN_TX_SB_B5_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_SB_B6_CTL			(0x3A8)
#define WCD9320_A_CDC_CONN_TX_SB_B6_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_SB_B7_CTL			(0x3A9)
#define WCD9320_A_CDC_CONN_TX_SB_B7_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_SB_B8_CTL			(0x3AA)
#define WCD9320_A_CDC_CONN_TX_SB_B8_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_SB_B9_CTL			(0x3AB)
#define WCD9320_A_CDC_CONN_TX_SB_B9_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_SB_B10_CTL			(0x3AC)
#define WCD9320_A_CDC_CONN_TX_SB_B10_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_TX_SB_B11_CTL			(0x3AD)
#define WCD9320_A_CDC_CONN_TX_SB_B11_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX_SB_B1_CTL			(0x3AE)
#define WCD9320_A_CDC_CONN_RX_SB_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_RX_SB_B2_CTL			(0x3AF)
#define WCD9320_A_CDC_CONN_RX_SB_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_CLSH_CTL			(0x3B0)
#define WCD9320_A_CDC_CONN_CLSH_CTL__POR				(0x00)
#define WCD9320_A_CDC_CONN_MISC			(0x3B1)
#define WCD9320_A_CDC_CONN_MISC__POR				(0x01)
#define WCD9320_A_CDC_CONN_MAD			(0x3B2)
#define WCD9320_A_CDC_CONN_MAD__POR				(0x01)
#define WCD9320_A_CDC_MBHC_EN_CTL			(0x3C0)
#define WCD9320_A_CDC_MBHC_EN_CTL__POR				(0x00)
#define WCD9320_A_CDC_MBHC_FIR_B1_CFG			(0x3C1)
#define WCD9320_A_CDC_MBHC_FIR_B1_CFG__POR				(0x00)
#define WCD9320_A_CDC_MBHC_FIR_B2_CFG			(0x3C2)
#define WCD9320_A_CDC_MBHC_FIR_B2_CFG__POR				(0x06)
#define WCD9320_A_CDC_MBHC_TIMER_B1_CTL			(0x3C3)
#define WCD9320_A_CDC_MBHC_TIMER_B1_CTL__POR				(0x03)
#define WCD9320_A_CDC_MBHC_TIMER_B2_CTL			(0x3C4)
#define WCD9320_A_CDC_MBHC_TIMER_B2_CTL__POR				(0x09)
#define WCD9320_A_CDC_MBHC_TIMER_B3_CTL			(0x3C5)
#define WCD9320_A_CDC_MBHC_TIMER_B3_CTL__POR				(0x1E)
#define WCD9320_A_CDC_MBHC_TIMER_B4_CTL			(0x3C6)
#define WCD9320_A_CDC_MBHC_TIMER_B4_CTL__POR				(0x45)
#define WCD9320_A_CDC_MBHC_TIMER_B5_CTL			(0x3C7)
#define WCD9320_A_CDC_MBHC_TIMER_B5_CTL__POR				(0x04)
#define WCD9320_A_CDC_MBHC_TIMER_B6_CTL			(0x3C8)
#define WCD9320_A_CDC_MBHC_TIMER_B6_CTL__POR				(0x78)
#define WCD9320_A_CDC_MBHC_B1_STATUS			(0x3C9)
#define WCD9320_A_CDC_MBHC_B1_STATUS__POR				(0x00)
#define WCD9320_A_CDC_MBHC_B2_STATUS			(0x3CA)
#define WCD9320_A_CDC_MBHC_B2_STATUS__POR				(0x00)
#define WCD9320_A_CDC_MBHC_B3_STATUS			(0x3CB)
#define WCD9320_A_CDC_MBHC_B3_STATUS__POR				(0x00)
#define WCD9320_A_CDC_MBHC_B4_STATUS			(0x3CC)
#define WCD9320_A_CDC_MBHC_B4_STATUS__POR				(0x00)
#define WCD9320_A_CDC_MBHC_B5_STATUS			(0x3CD)
#define WCD9320_A_CDC_MBHC_B5_STATUS__POR				(0x00)
#define WCD9320_A_CDC_MBHC_B1_CTL			(0x3CE)
#define WCD9320_A_CDC_MBHC_B1_CTL__POR				(0xC0)
#define WCD9320_A_CDC_MBHC_B2_CTL			(0x3CF)
#define WCD9320_A_CDC_MBHC_B2_CTL__POR				(0x5D)
#define WCD9320_A_CDC_MBHC_VOLT_B1_CTL			(0x3D0)
#define WCD9320_A_CDC_MBHC_VOLT_B1_CTL__POR				(0x00)
#define WCD9320_A_CDC_MBHC_VOLT_B2_CTL			(0x3D1)
#define WCD9320_A_CDC_MBHC_VOLT_B2_CTL__POR				(0x00)
#define WCD9320_A_CDC_MBHC_VOLT_B3_CTL			(0x3D2)
#define WCD9320_A_CDC_MBHC_VOLT_B3_CTL__POR				(0x00)
#define WCD9320_A_CDC_MBHC_VOLT_B4_CTL			(0x3D3)
#define WCD9320_A_CDC_MBHC_VOLT_B4_CTL__POR				(0x00)
#define WCD9320_A_CDC_MBHC_VOLT_B5_CTL			(0x3D4)
#define WCD9320_A_CDC_MBHC_VOLT_B5_CTL__POR				(0x00)
#define WCD9320_A_CDC_MBHC_VOLT_B6_CTL			(0x3D5)
#define WCD9320_A_CDC_MBHC_VOLT_B6_CTL__POR				(0x00)
#define WCD9320_A_CDC_MBHC_VOLT_B7_CTL			(0x3D6)
#define WCD9320_A_CDC_MBHC_VOLT_B7_CTL__POR				(0xFF)
#define WCD9320_A_CDC_MBHC_VOLT_B8_CTL			(0x3D7)
#define WCD9320_A_CDC_MBHC_VOLT_B8_CTL__POR				(0x07)
#define WCD9320_A_CDC_MBHC_VOLT_B9_CTL			(0x3D8)
#define WCD9320_A_CDC_MBHC_VOLT_B9_CTL__POR				(0xFF)
#define WCD9320_A_CDC_MBHC_VOLT_B10_CTL			(0x3D9)
#define WCD9320_A_CDC_MBHC_VOLT_B10_CTL__POR				(0x7F)
#define WCD9320_A_CDC_MBHC_VOLT_B11_CTL			(0x3DA)
#define WCD9320_A_CDC_MBHC_VOLT_B11_CTL__POR				(0x00)
#define WCD9320_A_CDC_MBHC_VOLT_B12_CTL			(0x3DB)
#define WCD9320_A_CDC_MBHC_VOLT_B12_CTL__POR				(0x80)
#define WCD9320_A_CDC_MBHC_CLK_CTL			(0x3DC)
#define WCD9320_A_CDC_MBHC_CLK_CTL__POR				(0x00)
#define WCD9320_A_CDC_MBHC_INT_CTL			(0x3DD)
#define WCD9320_A_CDC_MBHC_INT_CTL__POR				(0x00)
#define WCD9320_A_CDC_MBHC_DEBUG_CTL			(0x3DE)
#define WCD9320_A_CDC_MBHC_DEBUG_CTL__POR				(0x00)
#define WCD9320_A_CDC_MBHC_SPARE			(0x3DF)
#define WCD9320_A_CDC_MBHC_SPARE__POR				(0x00)
#define WCD9320_A_CDC_MAD_MAIN_CTL_1			(0x3E0)
#define WCD9320_A_CDC_MAD_MAIN_CTL_1__POR				(0x00)
#define WCD9320_A_CDC_MAD_MAIN_CTL_2			(0x3E1)
#define WCD9320_A_CDC_MAD_MAIN_CTL_2__POR				(0x00)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_1			(0x3E2)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_1__POR				(0x00)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_2			(0x3E3)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_2__POR				(0x00)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_3			(0x3E4)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_3__POR				(0x00)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_4			(0x3E5)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_4__POR				(0x00)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_5			(0x3E6)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_5__POR				(0x00)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_6			(0x3E7)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_6__POR				(0x00)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_7			(0x3E8)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_7__POR				(0x00)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_8			(0x3E9)
#define WCD9320_A_CDC_MAD_AUDIO_CTL_8__POR				(0x00)
#define WCD9320_A_CDC_MAD_AUDIO_IIR_CTL_PTR			(0x3EA)
#define WCD9320_A_CDC_MAD_AUDIO_IIR_CTL_PTR__POR				(0x00)
#define WCD9320_A_CDC_MAD_AUDIO_IIR_CTL_VAL			(0x3EB)
#define WCD9320_A_CDC_MAD_AUDIO_IIR_CTL_VAL__POR				(0x40)
#define WCD9320_A_CDC_MAD_ULTR_CTL_1			(0x3EC)
#define WCD9320_A_CDC_MAD_ULTR_CTL_1__POR				(0x00)
#define WCD9320_A_CDC_MAD_ULTR_CTL_2			(0x3ED)
#define WCD9320_A_CDC_MAD_ULTR_CTL_2__POR				(0x00)
#define WCD9320_A_CDC_MAD_ULTR_CTL_3			(0x3EE)
#define WCD9320_A_CDC_MAD_ULTR_CTL_3__POR				(0x00)
#define WCD9320_A_CDC_MAD_ULTR_CTL_4			(0x3EF)
#define WCD9320_A_CDC_MAD_ULTR_CTL_4__POR				(0x00)
#define WCD9320_A_CDC_MAD_ULTR_CTL_5			(0x3F0)
#define WCD9320_A_CDC_MAD_ULTR_CTL_5__POR				(0x00)
#define WCD9320_A_CDC_MAD_ULTR_CTL_6			(0x3F1)
#define WCD9320_A_CDC_MAD_ULTR_CTL_6__POR				(0x00)
#define WCD9320_A_CDC_MAD_ULTR_CTL_7			(0x3F2)
#define WCD9320_A_CDC_MAD_ULTR_CTL_7__POR				(0x00)
#define WCD9320_A_CDC_MAD_BEACON_CTL_1			(0x3F3)
#define WCD9320_A_CDC_MAD_BEACON_CTL_1__POR				(0x00)
#define WCD9320_A_CDC_MAD_BEACON_CTL_2			(0x3F4)
#define WCD9320_A_CDC_MAD_BEACON_CTL_2__POR				(0x00)
#define WCD9320_A_CDC_MAD_BEACON_CTL_3			(0x3F5)
#define WCD9320_A_CDC_MAD_BEACON_CTL_3__POR				(0x00)
#define WCD9320_A_CDC_MAD_BEACON_CTL_4			(0x3F6)
#define WCD9320_A_CDC_MAD_BEACON_CTL_4__POR				(0x00)
#define WCD9320_A_CDC_MAD_BEACON_CTL_5			(0x3F7)
#define WCD9320_A_CDC_MAD_BEACON_CTL_5__POR				(0x00)
#define WCD9320_A_CDC_MAD_BEACON_CTL_6			(0x3F8)
#define WCD9320_A_CDC_MAD_BEACON_CTL_6__POR				(0x00)
#define WCD9320_A_CDC_MAD_BEACON_CTL_7			(0x3F9)
#define WCD9320_A_CDC_MAD_BEACON_CTL_7__POR				(0x00)
#define WCD9320_A_CDC_MAD_BEACON_CTL_8			(0x3FA)
#define WCD9320_A_CDC_MAD_BEACON_CTL_8__POR				(0x00)
#define WCD9320_A_CDC_MAD_BEACON_IIR_CTL_PTR			(0x3FB)
#define WCD9320_A_CDC_MAD_BEACON_IIR_CTL_PTR__POR				(0x00)
#define WCD9320_A_CDC_MAD_BEACON_IIR_CTL_VAL			(0x3FC)
#define WCD9320_A_CDC_MAD_BEACON_IIR_CTL_VAL__POR				(0x00)

/* Taiko v2+ registers */
#define WCD9320_A_CDC_TX_1_GAIN			(0x153)
#define WCD9320_A_CDC_TX_1_GAIN__POR			(0x02)
#define WCD9320_A_CDC_TX_2_GAIN			(0x155)
#define WCD9320_A_CDC_TX_2_GAIN__POR			(0x02)
#define WCD9320_A_CDC_TX_1_2_ADC_IB		(0x156)
#define WCD9320_A_CDC_TX_1_2_ADC_IB__POR			(0x44)
#define WCD9320_A_CDC_TX_3_GAIN			(0x15D)
#define WCD9320_A_CDC_TX_3_GAIN__POR			(0x02)
#define WCD9320_A_CDC_TX_4_GAIN			(0x15F)
#define WCD9320_A_CDC_TX_4_GAIN__POR			(0x02)
#define WCD9320_A_CDC_TX_3_4_ADC_IB		(0x160)
#define WCD9320_A_CDC_TX_3_4_ADC_IB__POR			(0x44)
#define WCD9320_A_CDC_TX_5_GAIN			(0x167)
#define WCD9320_A_CDC_TX_5_GAIN__POR			(0x02)
#define WCD9320_A_CDC_TX_6_GAIN			(0x169)
#define WCD9320_A_CDC_TX_6_GAIN__POR			(0x02)
#define WCD9320_A_CDC_TX_5_6_ADC_IB		(0x16A)
#define WCD9320_A_CDC_TX_5_6_ADC_IB__POR			(0x44)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL0		(0x270)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL0__POR		(0x00)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL1		(0x271)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL1__POR		(0x00)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL2		(0x272)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL2__POR		(0x00)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL3		(0x273)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL3__POR		(0x00)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL4		(0x274)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL4__POR		(0x00)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL5		(0x275)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL5__POR		(0x00)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL6		(0x276)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL6__POR		(0x00)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL7		(0x277)
#define WCD9320_A_CDC_SPKR_CLIPDET_VAL7__POR		(0x00)
#define WCD9320_A_CDC_VBAT_GAIN_UPD_MON		(0x2FA)
#define WCD9320_A_CDC_VBAT_GAIN_UPD_MON__POR		(0x00)
#define WCD9320_A_CDC_VBAT_GAIN_MON_VAL		(0x2FB)
#define WCD9320_A_CDC_VBAT_GAIN_MON_VAL__POR		(0x00)
#define WCD9320_A_CDC_PA_RAMP_B1_CTL		(0x361)
#define WCD9320_A_CDC_PA_RAMP_B1_CTL__POR			(0x00)
#define WCD9320_A_CDC_PA_RAMP_B2_CTL		(0x362)
#define WCD9320_A_CDC_PA_RAMP_B2_CTL__POR			(0x00)
#define WCD9320_A_CDC_PA_RAMP_B3_CTL		(0x363)
#define WCD9320_A_CDC_PA_RAMP_B3_CTL__POR			(0x00)
#define WCD9320_A_CDC_PA_RAMP_B4_CTL		(0x364)
#define WCD9320_A_CDC_PA_RAMP_B4_CTL__POR			(0x00)
#define WCD9320_A_CDC_SPKR_CLIPDET_B1_CTL		(0x365)
#define WCD9320_A_CDC_SPKR_CLIPDET_B1_CTL__POR		(0x00)

/* SLIMBUS Slave Registers */
#define WCD9320_SLIM_PGD_PORT_INT_EN0                     (0x30)
#define WCD9320_SLIM_PGD_PORT_INT_STATUS_RX_0             (0x34)
#define WCD9320_SLIM_PGD_PORT_INT_STATUS_RX_1             (0x35)
#define WCD9320_SLIM_PGD_PORT_INT_STATUS_TX_0             (0x36)
#define WCD9320_SLIM_PGD_PORT_INT_STATUS_TX_1             (0x37)
#define WCD9320_SLIM_PGD_PORT_INT_CLR_RX_0                (0x38)
#define WCD9320_SLIM_PGD_PORT_INT_CLR_RX_1                (0x39)
#define WCD9320_SLIM_PGD_PORT_INT_CLR_TX_0                (0x3A)
#define WCD9320_SLIM_PGD_PORT_INT_CLR_TX_1                (0x3B)
#define WCD9320_SLIM_PGD_PORT_INT_RX_SOURCE0		(0x60)
#define WCD9320_SLIM_PGD_PORT_INT_TX_SOURCE0		(0x70)

/* Macros for Packing Register Writes into a U32 */
#define WCD9320_PACKED_REG_SIZE sizeof(u32)

#define WCD9320_CODEC_PACK_ENTRY(reg, mask, val) ((val & 0xff)|\
	((mask & 0xff) << 8)|((reg & 0xffff) << 16))

#define WCD9320_CODEC_UNPACK_ENTRY(packed, reg, mask, val) \
	do { \
		((reg) = ((packed >> 16) & (0xffff))); \
		((mask) = ((packed >> 8) & (0xff))); \
		((val) = ((packed) & (0xff))); \
	} while (0);

#define WCD9320_SB_PGD_PORT_RX_BASE 0x40
#define WCD9320_SB_PGD_PORT_TX_BASE 0x50

#endif
