// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _buildDoGPyramid_HH_
#define _buildDoGPyramid_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "SubArray2D.h"
#include "SIFT2_Core_mux_83Yie.h"
#include "SIFT2_Core_mux_83Zio_x.h"

namespace ap_rtl {

struct buildDoGPyramid : public sc_module {
    // Port declarations 74
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<16> > gauss_pyr_0_val_V_address0;
    sc_out< sc_logic > gauss_pyr_0_val_V_ce0;
    sc_in< sc_lv<32> > gauss_pyr_0_val_V_q0;
    sc_out< sc_lv<16> > gauss_pyr_1_val_V_address0;
    sc_out< sc_logic > gauss_pyr_1_val_V_ce0;
    sc_in< sc_lv<26> > gauss_pyr_1_val_V_q0;
    sc_out< sc_lv<16> > gauss_pyr_2_val_V_address0;
    sc_out< sc_logic > gauss_pyr_2_val_V_ce0;
    sc_in< sc_lv<26> > gauss_pyr_2_val_V_q0;
    sc_out< sc_lv<16> > gauss_pyr_3_val_V_address0;
    sc_out< sc_logic > gauss_pyr_3_val_V_ce0;
    sc_in< sc_lv<26> > gauss_pyr_3_val_V_q0;
    sc_out< sc_lv<16> > gauss_pyr_4_val_V_address0;
    sc_out< sc_logic > gauss_pyr_4_val_V_ce0;
    sc_in< sc_lv<26> > gauss_pyr_4_val_V_q0;
    sc_out< sc_lv<16> > gauss_pyr_5_val_V_address0;
    sc_out< sc_logic > gauss_pyr_5_val_V_ce0;
    sc_in< sc_lv<26> > gauss_pyr_5_val_V_q0;
    sc_in< sc_lv<32> > gauss_pyr_1_rows_read;
    sc_in< sc_lv<32> > gauss_pyr_2_rows_read;
    sc_in< sc_lv<32> > gauss_pyr_3_rows_read;
    sc_in< sc_lv<32> > gauss_pyr_4_rows_read;
    sc_in< sc_lv<32> > gauss_pyr_5_rows_read;
    sc_in< sc_lv<32> > gauss_pyr_1_cols_read;
    sc_in< sc_lv<32> > gauss_pyr_2_cols_read;
    sc_in< sc_lv<32> > gauss_pyr_3_cols_read;
    sc_in< sc_lv<32> > gauss_pyr_4_cols_read;
    sc_in< sc_lv<32> > gauss_pyr_5_cols_read;
    sc_out< sc_lv<16> > dog_pyr_0_val_V_address0;
    sc_out< sc_logic > dog_pyr_0_val_V_ce0;
    sc_out< sc_logic > dog_pyr_0_val_V_we0;
    sc_out< sc_lv<32> > dog_pyr_0_val_V_d0;
    sc_out< sc_lv<16> > dog_pyr_1_val_V_address0;
    sc_out< sc_logic > dog_pyr_1_val_V_ce0;
    sc_out< sc_logic > dog_pyr_1_val_V_we0;
    sc_out< sc_lv<32> > dog_pyr_1_val_V_d0;
    sc_out< sc_lv<16> > dog_pyr_2_val_V_address0;
    sc_out< sc_logic > dog_pyr_2_val_V_ce0;
    sc_out< sc_logic > dog_pyr_2_val_V_we0;
    sc_out< sc_lv<32> > dog_pyr_2_val_V_d0;
    sc_out< sc_lv<16> > dog_pyr_3_val_V_address0;
    sc_out< sc_logic > dog_pyr_3_val_V_ce0;
    sc_out< sc_logic > dog_pyr_3_val_V_we0;
    sc_out< sc_lv<32> > dog_pyr_3_val_V_d0;
    sc_out< sc_lv<16> > dog_pyr_4_val_V_address0;
    sc_out< sc_logic > dog_pyr_4_val_V_ce0;
    sc_out< sc_logic > dog_pyr_4_val_V_we0;
    sc_out< sc_lv<32> > dog_pyr_4_val_V_d0;
    sc_in< sc_lv<32> > dog_pyr_0_rows_read;
    sc_in< sc_lv<32> > dog_pyr_1_rows_read;
    sc_in< sc_lv<32> > dog_pyr_2_rows_read;
    sc_in< sc_lv<32> > dog_pyr_3_rows_read;
    sc_in< sc_lv<32> > dog_pyr_4_rows_read;
    sc_in< sc_lv<32> > dog_pyr_0_cols_read;
    sc_in< sc_lv<32> > dog_pyr_1_cols_read;
    sc_in< sc_lv<32> > dog_pyr_2_cols_read;
    sc_in< sc_lv<32> > dog_pyr_3_cols_read;
    sc_in< sc_lv<32> > dog_pyr_4_cols_read;
    sc_out< sc_lv<32> > ap_return_0;
    sc_out< sc_lv<32> > ap_return_1;
    sc_out< sc_lv<32> > ap_return_2;
    sc_out< sc_lv<32> > ap_return_3;
    sc_out< sc_lv<32> > ap_return_4;
    sc_out< sc_lv<32> > ap_return_5;
    sc_out< sc_lv<32> > ap_return_6;
    sc_out< sc_lv<32> > ap_return_7;
    sc_out< sc_lv<32> > ap_return_8;
    sc_out< sc_lv<32> > ap_return_9;
    sc_signal< sc_lv<1> > ap_var_for_const0;


    // Module declarations
    buildDoGPyramid(sc_module_name name);
    SC_HAS_PROCESS(buildDoGPyramid);

    ~buildDoGPyramid();

    sc_trace_file* mVcdFile;

    SubArray2D* grp_SubArray2D_fu_470;
    SIFT2_Core_mux_83Yie<1,1,32,32,32,32,32,32,32,32,3,32>* SIFT2_Core_mux_83Yie_U773;
    SIFT2_Core_mux_83Zio_x<1,1,1,1,1,1,1,1,1,1,3,1>* SIFT2_Core_mux_83Zio_x_U774;
    SIFT2_Core_mux_83Zio_x<1,1,1,1,1,1,1,1,1,1,3,1>* SIFT2_Core_mux_83Zio_x_U775;
    SIFT2_Core_mux_83Zio_x<1,1,1,1,1,1,1,1,1,1,3,1>* SIFT2_Core_mux_83Zio_x_U776;
    SIFT2_Core_mux_83Zio_x<1,1,1,1,1,1,1,1,1,1,3,1>* SIFT2_Core_mux_83Zio_x_U777;
    SIFT2_Core_mux_83Zio_x<1,1,1,1,1,1,1,1,1,1,3,1>* SIFT2_Core_mux_83Zio_x_U778;
    SIFT2_Core_mux_83Zio_x<1,1,1,1,1,1,1,1,1,1,3,1>* SIFT2_Core_mux_83Zio_x_U779;
    SIFT2_Core_mux_83Zio_x<1,1,1,1,1,1,1,1,1,1,3,1>* SIFT2_Core_mux_83Zio_x_U780;
    SIFT2_Core_mux_83Zio_x<1,1,1,1,1,1,1,1,1,1,3,1>* SIFT2_Core_mux_83Zio_x_U781;
    SIFT2_Core_mux_83Zio_x<1,1,1,1,1,1,1,1,1,1,3,1>* SIFT2_Core_mux_83Zio_x_U782;
    SIFT2_Core_mux_83Zio_x<1,1,1,1,1,1,1,1,1,1,3,1>* SIFT2_Core_mux_83Zio_x_U783;
    SIFT2_Core_mux_83Yie<1,1,32,32,32,32,32,32,32,32,3,32>* SIFT2_Core_mux_83Yie_U784;
    SIFT2_Core_mux_83Yie<1,1,32,32,32,32,32,32,32,32,3,32>* SIFT2_Core_mux_83Yie_U785;
    SIFT2_Core_mux_83Yie<1,1,32,32,32,32,32,32,32,32,3,32>* SIFT2_Core_mux_83Yie_U786;
    SIFT2_Core_mux_83Yie<1,1,32,32,32,32,32,32,32,32,3,32>* SIFT2_Core_mux_83Yie_U787;
    SIFT2_Core_mux_83Yie<1,1,32,32,32,32,32,32,32,32,3,32>* SIFT2_Core_mux_83Yie_U788;
    SIFT2_Core_mux_83Yie<1,1,32,32,32,32,32,32,32,32,3,32>* SIFT2_Core_mux_83Yie_U789;
    SIFT2_Core_mux_83Yie<1,1,32,32,32,32,32,32,32,32,3,32>* SIFT2_Core_mux_83Yie_U790;
    SIFT2_Core_mux_83Yie<1,1,32,32,32,32,32,32,32,32,3,32>* SIFT2_Core_mux_83Yie_U791;
    SIFT2_Core_mux_83Yie<1,1,32,32,32,32,32,32,32,32,3,32>* SIFT2_Core_mux_83Yie_U792;
    SIFT2_Core_mux_83Yie<1,1,32,32,32,32,32,32,32,32,3,32>* SIFT2_Core_mux_83Yie_U793;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > i_19_fu_508_p2;
    sc_signal< sc_lv<3> > i_19_reg_1214;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > gauss_pyr_cols_addr9_fu_515_p10;
    sc_signal< sc_lv<32> > gauss_pyr_cols_addr9_reg_1220;
    sc_signal< sc_lv<1> > exitcond_fu_502_p2;
    sc_signal< sc_lv<1> > write_flag_1_fu_530_p10;
    sc_signal< sc_lv<1> > write_flag_1_reg_1225;
    sc_signal< sc_lv<1> > write_flag12_1_fu_552_p10;
    sc_signal< sc_lv<1> > write_flag12_1_reg_1230;
    sc_signal< sc_lv<1> > write_flag15_1_fu_574_p10;
    sc_signal< sc_lv<1> > write_flag15_1_reg_1235;
    sc_signal< sc_lv<1> > write_flag21_1_fu_596_p10;
    sc_signal< sc_lv<1> > write_flag21_1_reg_1240;
    sc_signal< sc_lv<1> > write_flag18_1_fu_618_p10;
    sc_signal< sc_lv<1> > write_flag18_1_reg_1245;
    sc_signal< sc_lv<1> > write_flag38_be_fu_640_p10;
    sc_signal< sc_lv<1> > write_flag38_be_reg_1250;
    sc_signal< sc_lv<1> > write_flag35_be_fu_662_p10;
    sc_signal< sc_lv<1> > write_flag35_be_reg_1255;
    sc_signal< sc_lv<1> > write_flag31_be_fu_684_p10;
    sc_signal< sc_lv<1> > write_flag31_be_reg_1260;
    sc_signal< sc_lv<1> > write_flag27_be_fu_706_p10;
    sc_signal< sc_lv<1> > write_flag27_be_reg_1265;
    sc_signal< sc_lv<1> > write_flag24_be_fu_728_p10;
    sc_signal< sc_lv<1> > write_flag24_be_reg_1270;
    sc_signal< sc_lv<32> > dog_pyr_rows_1_fu_884_p10;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_ap_idle;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_ap_ready;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_ap_done;
    sc_signal< sc_lv<32> > dog_pyr_rows20_1_fu_906_p10;
    sc_signal< sc_lv<32> > dog_pyr_rows23_1_fu_928_p10;
    sc_signal< sc_lv<32> > dog_pyr_rows21_1_fu_950_p10;
    sc_signal< sc_lv<32> > dog_pyr_rows22_1_fu_972_p10;
    sc_signal< sc_lv<32> > dog_pyr_cols27_be_fu_998_p10;
    sc_signal< sc_lv<32> > dog_pyr_cols26_be_fu_1020_p10;
    sc_signal< sc_lv<32> > dog_pyr_cols2533_be_fu_1042_p10;
    sc_signal< sc_lv<32> > dog_pyr_cols24_be_fu_1064_p10;
    sc_signal< sc_lv<32> > dog_pyr_cols_be_fu_1086_p10;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_ap_start;
    sc_signal< sc_lv<16> > grp_SubArray2D_fu_470_src0_1_val_V_address0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_src0_1_val_V_ce0;
    sc_signal< sc_lv<16> > grp_SubArray2D_fu_470_src0_2_val_V_address0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_src0_2_val_V_ce0;
    sc_signal< sc_lv<16> > grp_SubArray2D_fu_470_src0_3_val_V_address0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_src0_3_val_V_ce0;
    sc_signal< sc_lv<16> > grp_SubArray2D_fu_470_src0_4_val_V_address0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_src0_4_val_V_ce0;
    sc_signal< sc_lv<16> > grp_SubArray2D_fu_470_src0_5_val_V_address0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_src0_5_val_V_ce0;
    sc_signal< sc_lv<16> > grp_SubArray2D_fu_470_src1_0_val_V_address0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_src1_0_val_V_ce0;
    sc_signal< sc_lv<16> > grp_SubArray2D_fu_470_dst_0_val_V_address0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_dst_0_val_V_ce0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_dst_0_val_V_we0;
    sc_signal< sc_lv<32> > grp_SubArray2D_fu_470_dst_0_val_V_d0;
    sc_signal< sc_lv<16> > grp_SubArray2D_fu_470_dst_1_val_V_address0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_dst_1_val_V_ce0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_dst_1_val_V_we0;
    sc_signal< sc_lv<32> > grp_SubArray2D_fu_470_dst_1_val_V_d0;
    sc_signal< sc_lv<16> > grp_SubArray2D_fu_470_dst_2_val_V_address0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_dst_2_val_V_ce0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_dst_2_val_V_we0;
    sc_signal< sc_lv<32> > grp_SubArray2D_fu_470_dst_2_val_V_d0;
    sc_signal< sc_lv<16> > grp_SubArray2D_fu_470_dst_3_val_V_address0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_dst_3_val_V_ce0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_dst_3_val_V_we0;
    sc_signal< sc_lv<32> > grp_SubArray2D_fu_470_dst_3_val_V_d0;
    sc_signal< sc_lv<16> > grp_SubArray2D_fu_470_dst_4_val_V_address0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_dst_4_val_V_ce0;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_dst_4_val_V_we0;
    sc_signal< sc_lv<32> > grp_SubArray2D_fu_470_dst_4_val_V_d0;
    sc_signal< sc_lv<32> > grp_SubArray2D_fu_470_ap_return_0;
    sc_signal< sc_lv<32> > grp_SubArray2D_fu_470_ap_return_1;
    sc_signal< sc_lv<1> > write_flag2_reg_212;
    sc_signal< sc_lv<32> > dog_pyr_rows22_s_reg_223;
    sc_signal< sc_lv<1> > write_flag3_reg_235;
    sc_signal< sc_lv<32> > dog_pyr_rows21_s_reg_246;
    sc_signal< sc_lv<32> > dog_pyr_rows23_s_reg_258;
    sc_signal< sc_lv<1> > write_flag4_reg_270;
    sc_signal< sc_lv<1> > write_flag5_reg_281;
    sc_signal< sc_lv<32> > dog_pyr_cols_s_reg_292;
    sc_signal< sc_lv<1> > write_flag6_reg_304;
    sc_signal< sc_lv<32> > dog_pyr_rows20_s_reg_315;
    sc_signal< sc_lv<32> > dog_pyr_cols24_s_reg_327;
    sc_signal< sc_lv<1> > write_flag7_reg_339;
    sc_signal< sc_lv<1> > write_flag8_reg_350;
    sc_signal< sc_lv<32> > dog_pyr_cols2533_s_reg_361;
    sc_signal< sc_lv<1> > write_flag9_reg_373;
    sc_signal< sc_lv<32> > dog_pyr_rows_s_reg_384;
    sc_signal< sc_lv<32> > dog_pyr_cols26_s_reg_396;
    sc_signal< sc_lv<1> > write_flag1_reg_408;
    sc_signal< sc_lv<1> > write_flag_reg_419;
    sc_signal< sc_lv<32> > dog_pyr_cols27_s_reg_430;
    sc_signal< sc_lv<3> > ap_phi_mux_i_phi_fu_446_p4;
    sc_signal< sc_lv<3> > i_reg_442;
    sc_signal< sc_lv<32> > gauss_pyr_rows_addr6_reg_454;
    sc_signal< sc_logic > grp_SubArray2D_fu_470_ap_start_reg;
    sc_signal< sc_lv<3> > gauss_pyr_cols_addr9_fu_515_p9;
    sc_signal< sc_lv<32> > dog_pyr_0_rows_writ_fu_750_p3;
    sc_signal< sc_lv<32> > dog_pyr_1_rows_writ_fu_757_p3;
    sc_signal< sc_lv<32> > dog_pyr_2_rows_writ_fu_764_p3;
    sc_signal< sc_lv<32> > dog_pyr_3_rows_writ_fu_771_p3;
    sc_signal< sc_lv<32> > dog_pyr_4_rows_writ_fu_778_p3;
    sc_signal< sc_lv<32> > dog_pyr_0_cols_writ_fu_785_p3;
    sc_signal< sc_lv<32> > dog_pyr_1_cols_writ_fu_792_p3;
    sc_signal< sc_lv<32> > dog_pyr_2_cols_writ_fu_799_p3;
    sc_signal< sc_lv<32> > dog_pyr_3_cols_writ_fu_806_p3;
    sc_signal< sc_lv<32> > dog_pyr_4_cols_writ_fu_813_p3;
    sc_signal< sc_lv<32> > ap_return_0_preg;
    sc_signal< sc_lv<32> > ap_return_1_preg;
    sc_signal< sc_lv<32> > ap_return_2_preg;
    sc_signal< sc_lv<32> > ap_return_3_preg;
    sc_signal< sc_lv<32> > ap_return_4_preg;
    sc_signal< sc_lv<32> > ap_return_5_preg;
    sc_signal< sc_lv<32> > ap_return_6_preg;
    sc_signal< sc_lv<32> > ap_return_7_preg;
    sc_signal< sc_lv<32> > ap_return_8_preg;
    sc_signal< sc_lv<32> > ap_return_9_preg;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< bool > ap_condition_884;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_condition_884();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_i_phi_fu_446_p4();
    void thread_ap_ready();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_dog_pyr_0_cols_writ_fu_785_p3();
    void thread_dog_pyr_0_rows_writ_fu_750_p3();
    void thread_dog_pyr_0_val_V_address0();
    void thread_dog_pyr_0_val_V_ce0();
    void thread_dog_pyr_0_val_V_d0();
    void thread_dog_pyr_0_val_V_we0();
    void thread_dog_pyr_1_cols_writ_fu_792_p3();
    void thread_dog_pyr_1_rows_writ_fu_757_p3();
    void thread_dog_pyr_1_val_V_address0();
    void thread_dog_pyr_1_val_V_ce0();
    void thread_dog_pyr_1_val_V_d0();
    void thread_dog_pyr_1_val_V_we0();
    void thread_dog_pyr_2_cols_writ_fu_799_p3();
    void thread_dog_pyr_2_rows_writ_fu_764_p3();
    void thread_dog_pyr_2_val_V_address0();
    void thread_dog_pyr_2_val_V_ce0();
    void thread_dog_pyr_2_val_V_d0();
    void thread_dog_pyr_2_val_V_we0();
    void thread_dog_pyr_3_cols_writ_fu_806_p3();
    void thread_dog_pyr_3_rows_writ_fu_771_p3();
    void thread_dog_pyr_3_val_V_address0();
    void thread_dog_pyr_3_val_V_ce0();
    void thread_dog_pyr_3_val_V_d0();
    void thread_dog_pyr_3_val_V_we0();
    void thread_dog_pyr_4_cols_writ_fu_813_p3();
    void thread_dog_pyr_4_rows_writ_fu_778_p3();
    void thread_dog_pyr_4_val_V_address0();
    void thread_dog_pyr_4_val_V_ce0();
    void thread_dog_pyr_4_val_V_d0();
    void thread_dog_pyr_4_val_V_we0();
    void thread_exitcond_fu_502_p2();
    void thread_gauss_pyr_0_val_V_address0();
    void thread_gauss_pyr_0_val_V_ce0();
    void thread_gauss_pyr_1_val_V_address0();
    void thread_gauss_pyr_1_val_V_ce0();
    void thread_gauss_pyr_2_val_V_address0();
    void thread_gauss_pyr_2_val_V_ce0();
    void thread_gauss_pyr_3_val_V_address0();
    void thread_gauss_pyr_3_val_V_ce0();
    void thread_gauss_pyr_4_val_V_address0();
    void thread_gauss_pyr_4_val_V_ce0();
    void thread_gauss_pyr_5_val_V_address0();
    void thread_gauss_pyr_5_val_V_ce0();
    void thread_gauss_pyr_cols_addr9_fu_515_p9();
    void thread_grp_SubArray2D_fu_470_ap_start();
    void thread_i_19_fu_508_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
