CLK_SEG_sim_netlist.v,verilog,xil_defaultlib,../../../../RISV.gen/sources_1/ip/CLK_SEG/CLK_SEG_sim_netlist.v,incdir="../../../../RISV.gen/sources_1/ip/CLK_SEG"
glbl.v,Verilog,xil_defaultlib,glbl.v
