attach ./modelgen_0.so
attach ../vams/vsine.so

verilog

`modelgen
module test_lap_nd2(p, n);
	(* desc="" *) real d1;
	(* desc="" *) real d2;
	(* desc="" *) real i1;
	(* desc="" *) real i2;
	electrical p, n;
	analog begin
		d1 = 2.*laplace_nd(V(p, n)/7., '{0., 3.}, '{5.});
		d2 = 2.*3./5./7.*ddt(V(p, n));
		i1 = 5.*laplace_nd(V(p, n)/7., '{3.}, '{0., 2.});
		i2 = 5.*3./2./7.*idt(V(p, n));
	end
endmodule

!make test_lap_nd2.so > /dev/null
attach ./test_lap_nd2.so

verilog
parameter r=1
parameter v=0

test_lap_nd2 #() dut(1,0);
//vsine #(.phase(-3.14159/2.), .dc(v), .ampl(1)) v1(1, 0);
vsine #(.dc(v), .ampl(1)) v1(1, 0);

list

print tran v(1) d1(dut) d2(dut) i1(dut) i2(dut) iter(0)
tran 1 .1 trace=n
status notime
end
