
---------- Begin Simulation Statistics ----------
final_tick                               1299416567000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63824                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703588                       # Number of bytes of host memory used
host_op_rate                                    64011                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22508.71                       # Real time elapsed on the host
host_tick_rate                               57729499                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436606389                       # Number of instructions simulated
sim_ops                                    1440810154                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.299417                       # Number of seconds simulated
sim_ticks                                1299416567000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.336056                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177952258                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           203755775                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13442807                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        273666804                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21682720                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23168875                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1486155                       # Number of indirect misses.
system.cpu0.branchPred.lookups              346623894                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188588                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100294                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8780594                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546050                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35739260                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309806                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       67190874                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316551568                       # Number of instructions committed
system.cpu0.commit.committedOps            1318655159                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2414571189                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.546124                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.296749                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1759867329     72.89%     72.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    405156872     16.78%     89.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84594776      3.50%     93.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87683959      3.63%     96.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24591083      1.02%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8800473      0.36%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3985978      0.17%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4151459      0.17%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35739260      1.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2414571189                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143492                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273923279                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171360                       # Number of loads committed
system.cpu0.commit.membars                    4203757                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203763      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742063804     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271646     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184279     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318655159                       # Class of committed instruction
system.cpu0.commit.refs                     558455949                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316551568                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318655159                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.966459                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.966459                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            495140453                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4714912                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176837890                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1407802553                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               943693509                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                974744536                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8793291                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8263620                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6237014                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  346623894                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                249390721                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1478425045                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5005967                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          248                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1426597610                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 115                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          122                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26911048                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133886                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         936727749                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199634978                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.551034                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2428608803                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.588280                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870620                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1407529237     57.96%     57.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               756983162     31.17%     89.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               157025869      6.47%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                90273006      3.72%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7766382      0.32%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4715427      0.19%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  109394      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101607      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104719      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2428608803                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      160335694                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8913934                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               336501375                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.529602                       # Inst execution rate
system.cpu0.iew.exec_refs                   587051537                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155939316                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              385047562                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            431440873                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106238                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3222632                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158173075                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1385766270                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            431112221                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9050522                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1371108968                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1316410                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15009088                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8793291                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19028423                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       211066                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20510868                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40094                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13380                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4815609                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26269513                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4888486                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13380                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       748945                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8164989                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                579769151                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1359632911                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.897672                       # average fanout of values written-back
system.cpu0.iew.wb_producers                520442539                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525169                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1359743288                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1682189303                       # number of integer regfile reads
system.cpu0.int_regfile_writes              876969942                       # number of integer regfile writes
system.cpu0.ipc                              0.508528                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.508528                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205655      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            770732722     55.84%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833293      0.86%     57.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100468      0.15%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435753222     31.57%     88.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155534085     11.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1380159491                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2986686                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002164                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 535319     17.92%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2005774     67.16%     85.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               445591     14.92%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1378940474                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5192154969                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1359632865                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1452890331                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1379456112                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1380159491                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310158                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       67111107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           240593                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           352                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27317026                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2428608803                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.568292                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.802535                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1423964759     58.63%     58.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          703088524     28.95%     87.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249129548     10.26%     97.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39534282      1.63%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7453904      0.31%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3281842      0.14%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1377785      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             507783      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             270376      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2428608803                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533097                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18734211                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1796626                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           431440873                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158173075                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1900                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2588944497                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9889170                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              422365617                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845198132                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15318627                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               955726424                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              23782715                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                57365                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1716870467                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1398013135                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          906950996                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                967161261                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34325161                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8793291                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             74400507                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                61752856                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1716870427                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        161703                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5898                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33409709                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5893                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3764653808                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2785759856                       # The number of ROB writes
system.cpu0.timesIdled                       29898789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1867                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.571591                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21088673                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23283982                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2799670                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31182501                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1089357                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1121852                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           32495                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35903179                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48329                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099994                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1995268                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28117136                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4055521                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300663                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17854380                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120054821                       # Number of instructions committed
system.cpu1.commit.committedOps             122154995                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    506276842                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.241281                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.991181                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    456914259     90.25%     90.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24492929      4.84%     95.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8613178      1.70%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6973224      1.38%     98.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1963029      0.39%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       727391      0.14%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2178378      0.43%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       358933      0.07%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4055521      0.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    506276842                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797667                       # Number of function calls committed.
system.cpu1.commit.int_insts                116592326                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30174217                       # Number of loads committed
system.cpu1.commit.membars                    4200110                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200110      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76660642     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32274211     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9019888      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122154995                       # Class of committed instruction
system.cpu1.commit.refs                      41294111                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120054821                       # Number of Instructions Simulated
system.cpu1.committedOps                    122154995                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.251191                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.251191                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            412759253                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               882502                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19966927                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146943865                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23507808                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66297063                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1996963                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2142080                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5267209                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35903179                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22073300                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    483289121                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               205775                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     153630776                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5602730                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070347                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23737809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22178030                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.301015                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         509828296                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.305458                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.729709                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               410597755     80.54%     80.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63081594     12.37%     92.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19956039      3.91%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12609096      2.47%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3075438      0.60%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  442621      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64976      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     566      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     211      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           509828296                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         547696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2099063                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30758038                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.263483                       # Inst execution rate
system.cpu1.iew.exec_refs                    45877151                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11562393                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              334316474                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35126030                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100662                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1977313                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11991586                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139961892                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34314758                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2024788                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134475531                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1417119                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10790733                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1996963                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14734673                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       111931                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1137847                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32290                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2248                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        18078                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4951813                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       871692                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2248                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       546351                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1552712                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 76734877                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132798087                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.848806                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65132990                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.260197                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132878739                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170504457                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89488339                       # number of integer regfile writes
system.cpu1.ipc                              0.235228                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.235228                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200218      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85861231     62.90%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36890216     27.03%     93.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9548509      7.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136500319                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2843508                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020832                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 545612     19.19%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1852115     65.13%     84.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               445779     15.68%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135143595                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         785900192                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132798075                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157770547                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133660931                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136500319                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300961                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17806896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           227776                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           298                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7593853                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    509828296                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.267738                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.756265                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          427542438     83.86%     83.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50923912      9.99%     93.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19383510      3.80%     97.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5716378      1.12%     98.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3906927      0.77%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             914775      0.18%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             815044      0.16%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             434090      0.09%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             191222      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      509828296                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.267451                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13675786                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1262384                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35126030                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11991586                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       510375992                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2088450702                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              367276960                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81682299                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14839959                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                27160610                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8542299                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               123242                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183874131                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144593489                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97489556                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66394619                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              23154337                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1996963                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             46965978                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15807257                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183874119                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33166                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               619                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30368682                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           616                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   642230397                       # The number of ROB reads
system.cpu1.rob.rob_writes                  283579253                       # The number of ROB writes
system.cpu1.timesIdled                           9011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20373946                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             21038248                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            43866618                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             298067                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3684672                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20607000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      41141112                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2356623                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        94373                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69810224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5604410                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139625922                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5698783                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17472796                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3788243                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16745737                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              344                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            275                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3132431                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3132423                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17472796                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1279                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     61746325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               61746325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1561181632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1561181632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              542                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20607125                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20607125    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20607125                       # Request fanout histogram
system.membus.respLayer1.occupancy       105596177411                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         60175614797                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       494459000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   852227273.634537                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       375500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2436558000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1294471977000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4944590000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212759646                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212759646                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212759646                       # number of overall hits
system.cpu0.icache.overall_hits::total      212759646                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36631074                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36631074                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36631074                       # number of overall misses
system.cpu0.icache.overall_misses::total     36631074                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 478681442996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 478681442996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 478681442996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 478681442996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    249390720                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    249390720                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    249390720                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    249390720                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.146882                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.146882                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.146882                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.146882                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13067.633316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13067.633316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13067.633316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13067.633316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4498                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets         1289                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   257.800000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34562934                       # number of writebacks
system.cpu0.icache.writebacks::total         34562934                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2068107                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2068107                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2068107                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2068107                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34562967                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34562967                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34562967                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34562967                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424885877999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424885877999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424885877999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424885877999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138590                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138590                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138590                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138590                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12293.096192                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12293.096192                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12293.096192                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12293.096192                       # average overall mshr miss latency
system.cpu0.icache.replacements              34562934                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212759646                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212759646                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36631074                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36631074                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 478681442996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 478681442996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    249390720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    249390720                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.146882                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.146882                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13067.633316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13067.633316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2068107                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2068107                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34562967                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34562967                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424885877999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424885877999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138590                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138590                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12293.096192                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12293.096192                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          247322345                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34562934                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.155710                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        533344406                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       533344406                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    499550405                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       499550405                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    499550405                       # number of overall hits
system.cpu0.dcache.overall_hits::total      499550405                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56779951                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56779951                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56779951                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56779951                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1837612620260                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1837612620260                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1837612620260                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1837612620260                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556330356                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556330356                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556330356                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556330356                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102062                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102062                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102062                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102062                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32363.758473                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32363.758473                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32363.758473                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32363.758473                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14209221                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       910941                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           243141                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7821                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.440251                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   116.473725                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32575391                       # number of writebacks
system.cpu0.dcache.writebacks::total         32575391                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     25115438                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25115438                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     25115438                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25115438                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31664513                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31664513                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31664513                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31664513                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 631547884410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 631547884410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 631547884410                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 631547884410                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056917                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056917                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056917                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056917                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19944.973871                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19944.973871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19944.973871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19944.973871                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32575391                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    364329445                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      364329445                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40820498                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40820498                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1096009273000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1096009273000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405149943                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405149943                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100754                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100754                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26849.483144                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26849.483144                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15205289                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15205289                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25615209                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25615209                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 438376747000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 438376747000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17113.924271                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17113.924271                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135220960                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135220960                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15959453                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15959453                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 741603347260                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 741603347260                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180413                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180413                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.105566                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.105566                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46467.967747                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46467.967747                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9910149                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9910149                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6049304                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6049304                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 193171137410                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 193171137410                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040014                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040014                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31932.787212                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31932.787212                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2366                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2366                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1580                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1580                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11114000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11114000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.400405                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.400405                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7034.177215                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7034.177215                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1568                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1568                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1190000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1190000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003041                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003041                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 99166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 99166.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3730                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3730                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       919000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       919000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3881                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038907                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038907                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6086.092715                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6086.092715                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       768000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       768000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038907                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038907                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5086.092715                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5086.092715                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188589                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188589                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911705                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911705                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92230301500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92230301500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100294                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100294                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434084                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434084                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101162.439056                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101162.439056                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911705                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911705                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91318596500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91318596500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434084                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434084                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100162.439056                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100162.439056                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999415                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533320727                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32575988                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.371590                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999415                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149452974                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149452974                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34487827                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29492810                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6564                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              565730                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64552931                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34487827                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29492810                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6564                       # number of overall hits
system.l2.overall_hits::.cpu1.data             565730                       # number of overall hits
system.l2.overall_hits::total                64552931                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             75136                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3081161                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3869                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2086261                       # number of demand (read+write) misses
system.l2.demand_misses::total                5246427                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            75136                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3081161                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3869                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2086261                       # number of overall misses
system.l2.overall_misses::total               5246427                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6909490990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 348063240309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    380297499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 250187063803                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     605540092601                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6909490990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 348063240309                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    380297499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 250187063803                       # number of overall miss cycles
system.l2.overall_miss_latency::total    605540092601                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34562963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32573971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           10433                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2651991                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69799358                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34562963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32573971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          10433                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2651991                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69799358                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.094590                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.370843                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.786677                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075164                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.094590                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.370843                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.786677                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075164                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91959.792776                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112964.963632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98293.486431                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119921.267666                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115419.521248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91959.792776                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112964.963632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98293.486431                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119921.267666                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115419.521248                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2365292                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     57900                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      40.851330                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  14994572                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3788243                       # number of writebacks
system.l2.writebacks::total                   3788243                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         325812                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         171137                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              497040                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        325812                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        171137                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             497040                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        75072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2755349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1915124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4749387                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        75072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2755349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1915124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16031723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20781110                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6155559490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 294763331435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    340543499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 215108857876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 516368292300                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6155559490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 294763331435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    340543499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 215108857876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1600167193467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2116535485767                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.084587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.368255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.722146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068043                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.084587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.368255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.722146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.297726                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81995.410939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106978.582907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88637.037741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112321.112302                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108723.145176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81995.410939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106978.582907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88637.037741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112321.112302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99812.552492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101849.010268                       # average overall mshr miss latency
system.l2.replacements                       26027100                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8990827                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8990827                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8990827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8990827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60555281                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60555281                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     60555282                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60555282                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16031723                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16031723                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1600167193467                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1600167193467                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99812.552492                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99812.552492                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 55                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       270000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        60500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       330500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.901639                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8709.677419                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2520.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6009.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            55                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       625000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       479000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1104000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.901639                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20161.290323                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19958.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20072.727273                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        30000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        30000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2727.272727                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1071.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       220500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       334500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       555000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.964286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        22050                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19676.470588                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20555.555556                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4986455                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           190028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5176483                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1988200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1400270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3388470                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 216730254703                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 160290626968                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  377020881671                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6974655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1590298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8564953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.285061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.880508                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.395620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109008.276181                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114471.228383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111265.816628                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       175131                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        86273                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           261404                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1813069                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1313997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3127066                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 183840043570                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 138639509798                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 322479553368                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.259951                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.826258                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.365100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 101397.157841                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105509.761284                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103125.278893                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34487827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34494391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        75136                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            79005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6909490990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    380297499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7289788489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34562963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        10433                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34573396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.370843                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91959.792776                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98293.486431                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92269.963787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           27                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        75072                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3842                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        78914                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6155559490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    340543499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6496102989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.368255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002283                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81995.410939                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88637.037741                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82318.764592                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24506355                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       375702                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24882057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1092961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       685991                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1778952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 131332985606                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  89896436835                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 221229422441                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25599316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1061693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26661009                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.042695                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.646129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 120162.554388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 131046.087828                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124359.410732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       150681                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        84864                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       235545                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       942280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       601127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1543407                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 110923287865                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  76469348078                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 187392635943                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.566197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 117717.969038                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 127209.970735                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121414.919035                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          214                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          152                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               366                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          894                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          764                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1658                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15557915                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     15529885                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     31087800                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1108                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          916                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2024                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.806859                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.834061                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.819170                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17402.589485                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 20327.074607                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18750.180941                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          191                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          189                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          380                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          703                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          575                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1278                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     14366931                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     11817435                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     26184366                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.634477                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.627729                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.631423                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20436.601707                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20552.060870                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20488.549296                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999937                       # Cycle average of tags in use
system.l2.tags.total_refs                   154686506                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26027845                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.943116                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.803281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.448593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.050616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007559                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.163424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.526464                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.481301                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.038259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.141416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.320726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1140808557                       # Number of tag accesses
system.l2.tags.data_accesses               1140808557                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4804672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     176663232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        245952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     122724480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1014295680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1318734016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4804672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       245952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5050624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    242447552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       242447552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          75073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2760363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1917570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     15848370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            20605219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3788243                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3788243                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3697561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        135955810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           189279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94445833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    780577765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1014866248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3697561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       189279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3886840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186581854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186581854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186581854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3697561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       135955810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          189279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94445833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    780577765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1201448102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3730260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     75073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2693265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1898688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  15843456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005586900750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229505                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229505                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31808438                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3516361                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    20605219                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3788244                       # Number of write requests accepted
system.mem_ctrls.readBursts                  20605219                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3788244                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90894                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 57984                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1197795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1201509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1328861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2139877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1224529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1284716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1198406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1188671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1297887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1194925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1226751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1200283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1221688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1194726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1195566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1218135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            246228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           235299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233896                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1031092745052                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               102571625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1415736338802                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50262.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69012.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16729862                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1736723                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              20605219                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3788244                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2344834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2426334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1823379                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1458696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1107935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1086714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1065899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1027625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  946577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  848749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1050599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2424880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 994594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 535574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 463868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 398383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 313832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 171117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  18534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 147029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 181662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 199238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 207581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 211614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 214275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 217128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 220271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 227360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 226866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 229205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 224635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 215419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 212795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 212198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  18131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  22068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  26338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  26467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  26466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  26297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  25567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  25078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  24431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  24133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  26077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5777965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    268.546313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.151021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.365290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2298422     39.78%     39.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1834227     31.75%     71.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       250591      4.34%     75.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       176863      3.06%     78.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       294931      5.10%     84.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       194267      3.36%     87.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        98460      1.70%     89.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        45705      0.79%     89.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       584499     10.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5777965                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229505                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      89.384597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.431474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    624.405421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       229500    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229505                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.765478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203453     88.65%     88.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3401      1.48%     90.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15995      6.97%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4711      2.05%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1354      0.59%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              414      0.18%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              124      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               35      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229505                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1312916800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5817216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238734592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1318734016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            242447616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1010.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1014.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1299416472000                       # Total gap between requests
system.mem_ctrls.avgGap                      53269.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4804672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    172368960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       245952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    121516032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1013981184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238734592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3697560.983921178617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 132651040.765128254890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 189278.793457156222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 93515840.174754366279                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 780335736.630638241768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183724448.389305472374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        75073                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2760363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1917570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     15848370                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3788244                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3036102391                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 180488764974                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    179128911                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 135325011391                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1096707331135                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31420781724618                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40442.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     65385.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46611.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70571.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69200.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8294286.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20332570860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10807013910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         69614721540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9818658180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102574811040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     282362763330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     261196792800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       756707331660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.343916                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 675611151587                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43390360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 580415055413                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20922120660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11120363265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         76857558960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9653131980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102574811040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     424334598480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     141641563200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       787104147585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.736580                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 363209913904                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43390360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 892816293096                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12281237794.117647                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   61015778673.194054                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        47500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 496153908000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   255511354500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1043905212500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22061780                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22061780                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22061780                       # number of overall hits
system.cpu1.icache.overall_hits::total       22061780                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11520                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11520                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11520                       # number of overall misses
system.cpu1.icache.overall_misses::total        11520                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    539668000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    539668000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    539668000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    539668000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22073300                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22073300                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22073300                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22073300                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000522                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000522                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000522                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000522                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 46846.180556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46846.180556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 46846.180556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46846.180556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        10402                       # number of writebacks
system.cpu1.icache.writebacks::total            10402                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1086                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1086                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1086                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1086                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        10434                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10434                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        10434                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10434                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    469482500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    469482500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    469482500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    469482500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000473                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000473                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000473                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000473                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 44995.447575                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44995.447575                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 44995.447575                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44995.447575                       # average overall mshr miss latency
system.cpu1.icache.replacements                 10402                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22061780                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22061780                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11520                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11520                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    539668000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    539668000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22073300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22073300                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000522                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000522                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 46846.180556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46846.180556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1086                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1086                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        10434                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10434                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    469482500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    469482500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000473                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000473                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 44995.447575                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44995.447575                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992004                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21883755                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10402                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2103.802634                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        323503500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992004                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999750                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44157034                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44157034                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32951534                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32951534                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32951534                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32951534                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8794011                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8794011                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8794011                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8794011                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 907353811578                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 907353811578                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 907353811578                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 907353811578                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41745545                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41745545                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41745545                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41745545                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.210657                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.210657                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.210657                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.210657                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103178.607757                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103178.607757                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103178.607757                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103178.607757                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7977348                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       781933                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           120943                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7319                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.959568                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   106.836043                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2652607                       # number of writebacks
system.cpu1.dcache.writebacks::total          2652607                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6913541                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6913541                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6913541                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6913541                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1880470                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1880470                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1880470                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1880470                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 184874536085                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 184874536085                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 184874536085                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 184874536085                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045046                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045046                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045046                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045046                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98312.940959                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98312.940959                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98312.940959                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98312.940959                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2652607                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27773008                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27773008                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4953088                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4953088                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 478134090000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 478134090000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32726096                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32726096                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151350                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151350                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96532.524760                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96532.524760                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3891154                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3891154                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1061934                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1061934                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  96360974000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  96360974000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032449                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032449                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90741.019687                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90741.019687                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5178526                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5178526                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3840923                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3840923                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 429219721578                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 429219721578                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9019449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9019449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.425849                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.425849                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111749.108633                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111749.108633                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3022387                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3022387                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       818536                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       818536                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  88513562085                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  88513562085                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090752                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090752                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108136.431489                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108136.431489                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6814000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6814000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.338266                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.338266                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42587.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42587.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          109                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3459500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3459500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.107822                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.107822                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 67833.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67833.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          324                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          324                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          124                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       977000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       977000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.276786                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.276786                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7879.032258                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7879.032258                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       853000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       853000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.276786                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.276786                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6879.032258                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6879.032258                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326849                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326849                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773145                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773145                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77779917500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77779917500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099994                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099994                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368165                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368165                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100601.979577                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100601.979577                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773145                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773145                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  77006772500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  77006772500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368165                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368165                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99601.979577                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99601.979577                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.642851                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36929770                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2653500                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.917381                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        323515000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.642851                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926339                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926339                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90346449                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90346449                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1299416567000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61235186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12779070                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60810507                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22238857                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         27860980                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             348                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8565739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8565739                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34573401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26661786                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2024                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2024                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103688863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97726894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        31269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7959351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209406377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4424057344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4169559168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1333440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    339494272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8934444224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        53890182                       # Total snoops (count)
system.tol2bus.snoopTraffic                 242547904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        123702784                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065911                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251389                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              115648463     93.49%     93.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7957058      6.43%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  95490      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1773      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          123702784                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139624473791                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48867101488                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51886469790                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3980896218                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          15660481                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3283505631000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68394                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705172                       # Number of bytes of host memory used
host_op_rate                                    68499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39890.81                       # Real time elapsed on the host
host_tick_rate                               49737998                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728277382                       # Number of instructions simulated
sim_ops                                    2732483495                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.984089                       # Number of seconds simulated
sim_ticks                                1984089064000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.602480                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              334683386                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           339426946                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         29236597                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        456674521                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             20826                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         112799                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           91973                       # Number of indirect misses.
system.cpu0.branchPred.lookups              476039772                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1996                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1260                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         29233860                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198880306                       # Number of branches committed
system.cpu0.commit.bw_lim_events             42694485                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4402                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      724835671                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842732867                       # Number of instructions committed
system.cpu0.commit.committedOps             842733817                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3758900426                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.224197                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.099053                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3510335137     93.39%     93.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     84659095      2.25%     95.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68603911      1.83%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14530499      0.39%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4193496      0.11%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8409034      0.22%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1423014      0.04%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     24051755      0.64%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     42694485      1.14%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3758900426                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15196                       # Number of function calls committed.
system.cpu0.commit.int_insts                829098143                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230586270                       # Number of loads committed
system.cpu0.commit.membars                       1486                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1537      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602835394     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1199      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230587474     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9307532      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842733817                       # Class of committed instruction
system.cpu0.commit.refs                     239895100                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842732867                       # Number of Instructions Simulated
system.cpu0.committedOps                    842733817                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.600406                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.600406                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2800912287                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2859                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           275961493                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1719049684                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               261457273                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                726813565                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              29235174                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 5936                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             56569936                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  476039772                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                366337131                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3468754761                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9476727                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2046838577                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               58475822                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.122788                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         376995495                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         334704212                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.527956                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3874988235                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.528219                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.891203                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2544351229     65.66%     65.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               832359367     21.48%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               364329638      9.40%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                75278022      1.94%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                45949150      1.19%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  137921      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12580354      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     539      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2015      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3874988235                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1924977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31933838                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273040359                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.394829                       # Inst execution rate
system.cpu0.iew.exec_refs                   652286758                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10623578                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              967297585                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            423098203                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3172                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22383281                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19244207                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1559312241                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            641663180                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28218315                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1530718143                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               5743080                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1121680631                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              29235174                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1131638576                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34653314                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          165101                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3050                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          994                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           54                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    192511933                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9935377                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           994                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12624895                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19308943                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                958541804                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1176543052                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.744442                       # average fanout of values written-back
system.cpu0.iew.wb_producers                713578688                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.303474                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1183211957                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1918478807                       # number of integer regfile reads
system.cpu0.int_regfile_writes              899558034                       # number of integer regfile writes
system.cpu0.ipc                              0.217372                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.217372                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1951      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            889170109     57.04%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               11294      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  393      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           658020773     42.21%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11731616      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             59      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1558936457                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               389                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   63519138                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.040745                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3885543      6.12%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      6.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              59631256     93.88%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2339      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1622453323                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7070051017                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1176542733                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2275891200                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1559307460                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1558936457                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4781                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      716578427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         13671371                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           379                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    524161266                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3874988235                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.402307                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.019639                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3104387604     80.11%     80.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          392982861     10.14%     90.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          184127017      4.75%     95.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           63322913      1.63%     96.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           74193776      1.91%     98.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           35903766      0.93%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           12073516      0.31%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4978463      0.13%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            3018319      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3874988235                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.402108                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         38776839                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8777275                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           423098203                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19244207                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    737                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3876913212                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    91264918                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2215583481                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634553591                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              72898955                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               299983670                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             545018287                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              6483334                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2222482416                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1647508367                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1248095604                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                728828780                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7158255                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              29235174                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            601235540                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               613542021                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              342                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2222482074                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        121590                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1941                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                283463636                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1928                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5283770619                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3251425986                       # The number of ROB writes
system.cpu0.timesIdled                          23669                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  414                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.918438                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              157764100                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           157892880                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16198550                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        210389447                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             29128                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          72043                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           42915                       # Number of indirect misses.
system.cpu1.branchPred.lookups              229937947                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          547                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           822                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16197753                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108383814                       # Number of branches committed
system.cpu1.commit.bw_lim_events             27381016                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4633                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      331527273                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448938126                       # Number of instructions committed
system.cpu1.commit.committedOps             448939524                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1499984939                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.299296                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.250594                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1360614046     90.71%     90.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     53832219      3.59%     94.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     34562066      2.30%     96.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9231837      0.62%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1805090      0.12%     97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7550365      0.50%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       790751      0.05%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      4217549      0.28%     98.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     27381016      1.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1499984939                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7490                       # Number of function calls committed.
system.cpu1.commit.int_insts                435305521                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109599679                       # Number of loads committed
system.cpu1.commit.membars                       2030                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2030      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331597216     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109600501     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7739345      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448939524                       # Class of committed instruction
system.cpu1.commit.refs                     117339846                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448938126                       # Number of Instructions Simulated
system.cpu1.committedOps                    448939524                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.464129                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.464129                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            970128647                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  851                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           132919289                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             860166346                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148722051                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                397921283                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16200968                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1480                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             21751195                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  229937947                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                178737017                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1354773322                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6166601                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     996992096                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32403530                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.147853                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         183749057                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         157793228                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.641078                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1554724144                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.641270                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.989006                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               939225807     60.41%     60.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               362812264     23.34%     83.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               165177937     10.62%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                66195609      4.26%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11239240      0.72%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  154712      0.01%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9917611      0.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     143      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     821      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1554724144                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         455445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17944906                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               147210717                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.434490                       # Inst execution rate
system.cpu1.iew.exec_refs                   196952639                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8817492                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              445243523                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            195150560                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3039                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15534680                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13734186                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          776818863                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            188135147                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16681853                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            675709825                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2348779                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            256879933                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16200968                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            261055781                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4374606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           93052                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5327                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2891                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     85550881                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      5994019                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2891                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7971879                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9973027                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                460412546                       # num instructions consuming a value
system.cpu1.iew.wb_count                    624176401                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.790386                       # average fanout of values written-back
system.cpu1.iew.wb_producers                363903597                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.401353                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     628551646                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               881197777                       # number of integer regfile reads
system.cpu1.int_regfile_writes              472534081                       # number of integer regfile writes
system.cpu1.ipc                              0.288673                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.288673                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2371      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            485432240     70.11%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4913      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           197955914     28.59%     98.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8995952      1.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             692391678                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7542770                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010894                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1463225     19.40%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6079208     80.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  337      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             699932077                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2949681154                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    624176401                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1104701082                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 776813566                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                692391678                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5297                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      327879339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2630884                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           664                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    203074730                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1554724144                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.445347                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.976652                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1173642434     75.49%     75.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          199246203     12.82%     88.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          115398994      7.42%     95.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           30916218      1.99%     97.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20145334      1.30%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7790452      0.50%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4452281      0.29%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1706273      0.11%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1425955      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1554724144                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.445217                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20493301                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6856134                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           195150560                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13734186                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    341                       # number of misc regfile reads
system.cpu1.numCycles                      1555179589                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2412894557                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              765788773                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332819664                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              28194732                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               165622094                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             177577188                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              3158529                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1107564613                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             825854672                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          622265667                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                395917169                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7142907                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16200968                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            211082621                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               289446003                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1107564613                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        112519                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3280                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 89014658                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3274                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2253070005                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1615739820                       # The number of ROB writes
system.cpu1.timesIdled                           4727                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         96754392                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             20734077                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           121212202                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                458                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6036286                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    148157754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     296218700                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1241464                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        94384                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     68117965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     60400509                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    136240392                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       60494893                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          148032273                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5026529                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict        143034868                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2112                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            810                       # Transaction distribution
system.membus.trans_dist::ReadExReq            122104                       # Transaction distribution
system.membus.trans_dist::ReadExResp           122099                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     148032274                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    444373072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              444373072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   9803577856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              9803577856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2074                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         148157300                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               148157300    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           148157300                       # Request fanout histogram
system.membus.respLayer1.occupancy       772203497857                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             38.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        353718396849                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 86                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           43                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1061220476.744186                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1388822336.147527                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           43    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2867607500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             43                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1938456583500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  45632480500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    366313475                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       366313475                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    366313475                       # number of overall hits
system.cpu0.icache.overall_hits::total      366313475                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23655                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23655                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23655                       # number of overall misses
system.cpu0.icache.overall_misses::total        23655                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1600388998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1600388998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1600388998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1600388998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    366337130                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    366337130                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    366337130                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    366337130                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000065                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000065                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67655.421602                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67655.421602                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67655.421602                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67655.421602                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2674                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.571429                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21360                       # number of writebacks
system.cpu0.icache.writebacks::total            21360                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2295                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2295                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2295                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2295                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21360                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21360                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21360                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21360                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1451181498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1451181498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1451181498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1451181498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67939.208708                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67939.208708                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67939.208708                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67939.208708                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21360                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    366313475                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      366313475                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23655                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23655                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1600388998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1600388998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    366337130                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    366337130                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67655.421602                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67655.421602                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2295                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2295                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21360                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21360                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1451181498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1451181498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67939.208708                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67939.208708                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          366335102                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21392                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17124.864529                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        732695620                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       732695620                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227868361                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227868361                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227868361                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227868361                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    101781454                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     101781454                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    101781454                       # number of overall misses
system.cpu0.dcache.overall_misses::total    101781454                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 8724996393769                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 8724996393769                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 8724996393769                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 8724996393769                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    329649815                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    329649815                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    329649815                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    329649815                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.308756                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.308756                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.308756                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.308756                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85722.850783                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85722.850783                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85722.850783                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85722.850783                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1998760261                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1257593                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35584487                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          19235                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.169427                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.380452                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53544942                       # number of writebacks
system.cpu0.dcache.writebacks::total         53544942                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     48233777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     48233777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     48233777                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     48233777                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53547677                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53547677                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53547677                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53547677                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5491220515127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5491220515127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5491220515127                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5491220515127                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.162438                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.162438                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.162438                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.162438                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 102548.249014                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 102548.249014                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 102548.249014                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 102548.249014                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53544942                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    220694973                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      220694973                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     99648463                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     99648463                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 8573590718500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 8573590718500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    320343436                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    320343436                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.311068                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.311068                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86038.363868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86038.363868                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     46337989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     46337989                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53310474                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53310474                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5476693257000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5476693257000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.166417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.166417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 102732.030801                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 102732.030801                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7173388                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7173388                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2132991                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2132991                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 151405675269                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 151405675269                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9306379                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9306379                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.229197                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.229197                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70982.800804                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70982.800804                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1895788                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1895788                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       237203                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       237203                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  14527258127                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14527258127                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025488                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025488                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 61243.989861                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61243.989861                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1178                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1178                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          230                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          230                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9193000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9193000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.163352                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.163352                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39969.565217                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39969.565217                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          206                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          206                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       291500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       291500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017045                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017045                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12145.833333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12145.833333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          786                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          786                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          401                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          401                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1690000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1690000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1187                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1187                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.337826                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.337826                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4214.463840                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4214.463840                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          401                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          401                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1289000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1289000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.337826                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.337826                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3214.463840                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3214.463840                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1066                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1066                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          194                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          194                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       863500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       863500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1260                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1260                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.153968                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.153968                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4451.030928                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4451.030928                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           15                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           15                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          179                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          179                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       669500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       669500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.142063                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.142063                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3740.223464                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3740.223464                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999507                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          281422930                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53546267                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.255697                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999507                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        712853575                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       712853575                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5627                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4684561                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 990                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1917517                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6608695                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5627                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4684561                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                990                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1917517                       # number of overall hits
system.l2.overall_hits::total                 6608695                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15733                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          48839718                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4104                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12542376                       # number of demand (read+write) misses
system.l2.demand_misses::total               61401931                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15733                       # number of overall misses
system.l2.overall_misses::.cpu0.data         48839718                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4104                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12542376                       # number of overall misses
system.l2.overall_misses::total              61401931                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1355911495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5335737059730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    374793499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1447848664544                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6785316429268                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1355911495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5335737059730                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    374793499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1447848664544                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6785316429268                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21360                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53524279                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5094                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14459893                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             68010626                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21360                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53524279                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5094                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14459893                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            68010626                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.736564                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.912478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.805654                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.867391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.902828                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.736564                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.912478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.805654                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.867391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.902828                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86182.641264                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109249.956352                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91323.951998                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115436.554011                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110506.564187                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86182.641264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109249.956352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91323.951998                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115436.554011                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110506.564187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            9624116                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    497508                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.344646                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  85698422                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5026528                       # number of writebacks
system.l2.writebacks::total                   5026528                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         871730                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         562625                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1434453                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        871730                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        562625                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1434453                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     47967988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11979751                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          59967478                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     47967988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11979751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     88594374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        148561852                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1196562998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4800491090003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    330886500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1289705138532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6091723678033                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1196562998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4800491090003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    330886500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1289705138532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 8034463642662                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 14126187320695                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.734270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.896191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.796035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.828481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.881737                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.734270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.896191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.796035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.828481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.184392                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76291.953456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100076.974044                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81599.630086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107657.090580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101583.789767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76291.953456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100076.974044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81599.630086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107657.090580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90688.192488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95086.236006                       # average overall mshr miss latency
system.l2.replacements                      208125471                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5238163                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5238163                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5238164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5238164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     61600342                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61600342                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     61600345                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61600345                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     88594374                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       88594374                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 8034463642662                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 8034463642662                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90688.192488                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90688.192488                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             254                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              27                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  281                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           598                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           186                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                784                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3999500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1605000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5604500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          852                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          213                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1065                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.701878                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.873239                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.736150                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6688.127090                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8629.032258                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7148.596939                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          592                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          181                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           773                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12029000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3811000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15840000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.694836                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.849765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.725822                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20319.256757                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21055.248619                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20491.591203                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               74                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             84                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.876543                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.880952                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           74                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1421500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1480000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.876543                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.880952                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20021.126761                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           105426                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            92142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                197568                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         130404                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         123851                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              254255                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  12874497996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12305569997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25180067993                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       235830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            451823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.552958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.573403                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.562731                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98727.784393                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99357.857401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99034.701355                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        66197                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        66197                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           132394                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        64207                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        57654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         121861                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7388732499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6861073500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14249805999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.272260                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.266925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.269710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 115076.743953                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119004.292850                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116934.917644                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           990                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15733                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4104                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            19837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1355911495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    374793499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1730704994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.736564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.805654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.749868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86182.641264                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91323.951998                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87246.307103                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15684                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4055                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        19739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1196562998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    330886500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1527449498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.734270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.796035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.746163                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76291.953456                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81599.630086                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77382.314099                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4579135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1825375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6404510                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48709314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12418525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        61127839                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5322862561734                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1435543094547                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6758405656281                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53288449                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14243900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67532349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.914069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.871849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.905164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109278.126186                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115596.908211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110561.828569                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       805533                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       496428                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1301961                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     47903781                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11922097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     59825878                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4793102357504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1282844065032                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 6075946422536                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.898952                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.836997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100056.869363                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107602.216710                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101560.505682                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   221620159                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 208125536                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.064839                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.644907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.002873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.292546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.955768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.103147                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.322577                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.207696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.423487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1286929248                       # Number of tag accesses
system.l2.tags.data_accesses               1286929248                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1003840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3070710784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        259584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     766983872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   5642921728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         9481879808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1003840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       259584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1263424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321697856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321697856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       47979856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11984123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     88170652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           148154372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5026529                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5026529                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           505945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1547667814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           130833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        386567259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2844086906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4778958757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       505945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       130833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           636778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      162138818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            162138818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      162138818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          505945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1547667814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          130833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       386567259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2844086906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4941097576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5018748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  47921449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11955035.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  88136151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.091229909750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       310128                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       310128                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           209457246                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4730177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   148154373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5026532                       # Number of write requests accepted
system.mem_ctrls.readBursts                 148154373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5026532                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 121997                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7784                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           8995171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           8919292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           8508525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           8746830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          10535487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          10686144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9409863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           9067093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           8882074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           8977862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          9513324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          9281154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          9094136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          9090496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          9065480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          9259445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            321036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            308115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            311141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           319043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322636                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 6088425872330                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               740161880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            8864032922330                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41129.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59879.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 99445322                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2302905                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             148154373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5026532                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                11404060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14676933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15289647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                16043871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                14488837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                13366293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                11210565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 9419024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 7173775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 6581296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6652118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                8703390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                6150896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2744540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1863539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1215432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 686180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 312582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  41779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 162842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 242803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 283793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 305449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 317253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 324314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 329116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 333344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 336424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 345367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 335091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 331533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 322828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 320675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 320092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     51302895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.930121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.869044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.983711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5446401     10.62%     10.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     34632509     67.51%     78.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5465105     10.65%     88.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2133321      4.16%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1779601      3.47%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       482171      0.94%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       236827      0.46%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       234604      0.46%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       892356      1.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     51302895                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       310128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     477.326859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    116.232110                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  21342.872574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071       310020     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-262143           68      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-393215            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.70394e+06-1.83501e+06            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.96608e+06-2.09715e+06           28      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.09715e+06-2.22822e+06            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        310128                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       310128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.182857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.170187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.681044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           283243     91.33%     91.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7307      2.36%     93.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13360      4.31%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4181      1.35%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1153      0.37%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              435      0.14%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              190      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               93      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               72      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               35      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        310128                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             9474072064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7807808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321200448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              9481879872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321698048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4775.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4778.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    162.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    37.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1984089144000                       # Total gap between requests
system.mem_ctrls.avgGap                      12952.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1003840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3066972736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       259584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    765122240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   5640713664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321200448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 505945.029491881724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1545783801.568295001984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 130832.836443676904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 385628979.002325654030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2842974020.847685337067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161888119.756301432848                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     47979856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11984123                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     88170653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5026532                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    545118265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2806231139470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    161813829                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 791715815790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 5265379034976                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50837850769430                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34754.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58487.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39894.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66063.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59718.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10113901.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         181943414940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          96705199470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        522390752940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13292281080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     156621950160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     896627097150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6835802880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1874416498620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        944.723971                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10115647818                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66252940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1907720476182                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         184359333900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          97989287055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        534560411700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12905630460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     156621950160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     897406124700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6179779680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1890022517655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        952.589555                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8422043839                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66252940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1909414080161                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                574                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          288                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4189234072.916667                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8408569176.552523                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          288    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        75500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  30018867500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            288                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   777589651000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1206499413000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    178731460                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       178731460                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    178731460                       # number of overall hits
system.cpu1.icache.overall_hits::total      178731460                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5557                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5557                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5557                       # number of overall misses
system.cpu1.icache.overall_misses::total         5557                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    426983000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    426983000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    426983000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    426983000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    178737017                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    178737017                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    178737017                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    178737017                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76836.962390                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76836.962390                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76836.962390                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76836.962390                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5094                       # number of writebacks
system.cpu1.icache.writebacks::total             5094                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          463                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          463                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          463                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          463                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5094                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5094                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5094                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5094                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    394597000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    394597000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    394597000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    394597000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77463.093836                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77463.093836                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77463.093836                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77463.093836                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5094                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    178731460                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      178731460                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5557                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5557                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    426983000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    426983000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    178737017                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    178737017                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76836.962390                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76836.962390                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          463                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          463                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5094                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5094                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    394597000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    394597000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77463.093836                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77463.093836                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          178925013                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5126                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34905.386851                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        357479128                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       357479128                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    117000475                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       117000475                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    117000475                       # number of overall hits
system.cpu1.dcache.overall_hits::total      117000475                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     44888962                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      44888962                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     44888962                       # number of overall misses
system.cpu1.dcache.overall_misses::total     44888962                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3794004953406                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3794004953406                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3794004953406                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3794004953406                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    161889437                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    161889437                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    161889437                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    161889437                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.277282                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.277282                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.277282                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.277282                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84519.774670                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84519.774670                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84519.774670                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84519.774670                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    312588489                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2783875                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4620344                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          33886                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.654809                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.154134                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14480796                       # number of writebacks
system.cpu1.dcache.writebacks::total         14480796                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     30405460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     30405460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     30405460                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     30405460                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14483502                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14483502                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14483502                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14483502                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1495176381909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1495176381909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1495176381909                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1495176381909                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089465                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089465                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089465                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089465                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103233.070421                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103233.070421                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103233.070421                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103233.070421                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14480796                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    111366057                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      111366057                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     42785475                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     42785475                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3644383186000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3644383186000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    154151532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    154151532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.277555                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.277555                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85178.046662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85178.046662                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     28518322                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     28518322                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14267153                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14267153                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1481535480500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1481535480500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.092553                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092553                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103842.405033                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103842.405033                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5634418                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5634418                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2103487                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2103487                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 149621767406                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 149621767406                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7737905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7737905                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.271842                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.271842                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71130.350416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71130.350416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1887138                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1887138                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216349                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216349                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13640901409                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13640901409                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027960                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027960                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 63050.448160                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63050.448160                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1261                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1261                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          252                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          252                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     21662000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     21662000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.166557                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.166557                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 85960.317460                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 85960.317460                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          146                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          146                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12102000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12102000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096497                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096497                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 82890.410959                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 82890.410959                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1020                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1020                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          420                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          420                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3801500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3801500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.291667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.291667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9051.190476                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9051.190476                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          420                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          420                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3382500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3382500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8053.571429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8053.571429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          558                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            558                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          264                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          264                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1327000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1327000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          822                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          822                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.321168                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.321168                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5026.515152                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5026.515152                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          263                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          263                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1063000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1063000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.319951                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.319951                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4041.825095                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4041.825095                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.821564                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          131490887                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14483232                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.078836                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.821564                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994424                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994424                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        338269627                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       338269627                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1984089064000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67603769                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10264692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62814028                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       203098944                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        133516467                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2398                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           820                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3218                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           452121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          452121                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26454                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67577315                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        64080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160618385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43425344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             204123091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2734080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6852430912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       652032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1852204160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8708021184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       341689286                       # Total snoops (count)
system.tol2bus.snoopTraffic                 324595584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        409767859                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.150899                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.358593                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              348028822     84.93%     84.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1               61644653     15.04%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  94384      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          409767859                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       136233508514                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80329151429                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32048982                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21730250744                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7644493                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            19501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
