
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 406.848 ; gain = 101.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/top.v:30]
INFO: [Synth 8-638] synthesizing module 'i2c_config' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_config.v:30]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_I2C_CHECK bound to: 1 - type: integer 
	Parameter S_WR_I2C bound to: 2 - type: integer 
	Parameter S_WR_I2C_DONE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'i2c_master_top' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_top.v:30]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WR_DEV_ADDR bound to: 1 - type: integer 
	Parameter S_WR_REG_ADDR bound to: 2 - type: integer 
	Parameter S_WR_DATA bound to: 3 - type: integer 
	Parameter S_WR_ACK bound to: 4 - type: integer 
	Parameter S_WR_ERR_NACK bound to: 5 - type: integer 
	Parameter S_RD_DEV_ADDR0 bound to: 6 - type: integer 
	Parameter S_RD_REG_ADDR bound to: 7 - type: integer 
	Parameter S_RD_DEV_ADDR1 bound to: 8 - type: integer 
	Parameter S_RD_DATA bound to: 9 - type: integer 
	Parameter S_RD_STOP bound to: 10 - type: integer 
	Parameter S_WR_STOP bound to: 11 - type: integer 
	Parameter S_WAIT bound to: 12 - type: integer 
	Parameter S_WR_REG_ADDR1 bound to: 13 - type: integer 
	Parameter S_RD_REG_ADDR1 bound to: 14 - type: integer 
	Parameter S_RD_ACK bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_top.v:96]
INFO: [Synth 8-638] synthesizing module 'i2c_master_byte_ctrl' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_byte_ctrl.v:75]
	Parameter ST_IDLE bound to: 5'b00000 
	Parameter ST_START bound to: 5'b00001 
	Parameter ST_READ bound to: 5'b00010 
	Parameter ST_WRITE bound to: 5'b00100 
	Parameter ST_ACK bound to: 5'b01000 
	Parameter ST_STOP bound to: 5'b10000 
INFO: [Synth 8-638] synthesizing module 'i2c_master_bit_ctrl' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_bit_ctrl.v:143]
	Parameter idle bound to: 18'b000000000000000000 
	Parameter start_a bound to: 18'b000000000000000001 
	Parameter start_b bound to: 18'b000000000000000010 
	Parameter start_c bound to: 18'b000000000000000100 
	Parameter start_d bound to: 18'b000000000000001000 
	Parameter start_e bound to: 18'b000000000000010000 
	Parameter stop_a bound to: 18'b000000000000100000 
	Parameter stop_b bound to: 18'b000000000001000000 
	Parameter stop_c bound to: 18'b000000000010000000 
	Parameter stop_d bound to: 18'b000000000100000000 
	Parameter rd_a bound to: 18'b000000001000000000 
	Parameter rd_b bound to: 18'b000000010000000000 
	Parameter rd_c bound to: 18'b000000100000000000 
	Parameter rd_d bound to: 18'b000001000000000000 
	Parameter wr_a bound to: 18'b000010000000000000 
	Parameter wr_b bound to: 18'b000100000000000000 
	Parameter wr_c bound to: 18'b001000000000000000 
	Parameter wr_d bound to: 18'b010000000000000000 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_bit_ctrl.v:406]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_bit_ctrl.v:410]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_bit_ctrl' (1#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_byte_ctrl.v:230]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_byte_ctrl' (2#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-256] done synthesizing module 'i2c_master_top' (3#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_top.v:30]
WARNING: [Synth 8-5788] Register i2c_write_req_reg in module i2c_config is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_config.v:101]
WARNING: [Synth 8-3848] Net i2c_read_req in module/entity i2c_config does not have driver. [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_config.v:57]
INFO: [Synth 8-256] done synthesizing module 'i2c_config' (4#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_config.v:30]
INFO: [Synth 8-638] synthesizing module 'lut_wm8731' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/lut_wm8731.v:30]
INFO: [Synth 8-256] done synthesizing module 'lut_wm8731' (5#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/lut_wm8731.v:30]
INFO: [Synth 8-638] synthesizing module 'sd_card_audio' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:29]
INFO: [Synth 8-638] synthesizing module 'ax_debounce' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/ax_debounce.v:32]
	Parameter N bound to: 32 - type: integer 
	Parameter FREQ bound to: 50 - type: integer 
	Parameter MAX_TIME bound to: 20 - type: integer 
	Parameter TIMER_MAX_VAL bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ax_debounce' (6#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/ax_debounce.v:32]
INFO: [Synth 8-638] synthesizing module 'audio_tx' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/audio_tx.v:30]
INFO: [Synth 8-256] done synthesizing module 'audio_tx' (7#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/audio_tx.v:30]
INFO: [Synth 8-638] synthesizing module 'afifo_8i_32o_1024' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.runs/synth_1/.Xil/Vivado-1832-PC-201805041311/realtime/afifo_8i_32o_1024_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'afifo_8i_32o_1024' (8#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.runs/synth_1/.Xil/Vivado-1832-PC-201805041311/realtime/afifo_8i_32o_1024_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'wav_read' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/wav_read.v:29]
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_FIND bound to: 1 - type: integer 
	Parameter S_PLAY_WAIT bound to: 2 - type: integer 
	Parameter S_PLAY bound to: 3 - type: integer 
	Parameter S_END bound to: 4 - type: integer 
	Parameter HEADER_SIZE bound to: 88 - type: integer 
WARNING: [Synth 8-5788] Register header_4_reg in module wav_read is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/wav_read.v:114]
WARNING: [Synth 8-5788] Register header_5_reg in module wav_read is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/wav_read.v:116]
WARNING: [Synth 8-5788] Register header_6_reg in module wav_read is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/wav_read.v:118]
WARNING: [Synth 8-5788] Register header_7_reg in module wav_read is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/wav_read.v:120]
INFO: [Synth 8-256] done synthesizing module 'wav_read' (9#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/wav_read.v:29]
INFO: [Synth 8-638] synthesizing module 'sd_card_top' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card/sd_card_top.v:29]
	Parameter SPI_LOW_SPEED_DIV bound to: 248 - type: integer 
	Parameter SPI_HIGH_SPEED_DIV bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sd_card_sec_read_write' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card/sd_card_sec_read_write.v:29]
	Parameter SPI_LOW_SPEED_DIV bound to: 248 - type: integer 
	Parameter SPI_HIGH_SPEED_DIV bound to: 0 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_CMD0 bound to: 1 - type: integer 
	Parameter S_CMD8 bound to: 2 - type: integer 
	Parameter S_CMD55 bound to: 3 - type: integer 
	Parameter S_CMD41 bound to: 4 - type: integer 
	Parameter S_CMD17 bound to: 5 - type: integer 
	Parameter S_READ bound to: 6 - type: integer 
	Parameter S_CMD24 bound to: 7 - type: integer 
	Parameter S_WRITE bound to: 8 - type: integer 
	Parameter S_ERR bound to: 14 - type: integer 
	Parameter S_WRITE_END bound to: 15 - type: integer 
	Parameter S_READ_END bound to: 16 - type: integer 
	Parameter S_WAIT_READ_WRITE bound to: 17 - type: integer 
	Parameter S_CMD16 bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sd_card_sec_read_write' (10#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card/sd_card_sec_read_write.v:29]
INFO: [Synth 8-638] synthesizing module 'sd_card_cmd' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card/sd_card_cmd.v:32]
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_WAIT bound to: 1 - type: integer 
	Parameter S_INIT bound to: 2 - type: integer 
	Parameter S_CMD_PRE bound to: 3 - type: integer 
	Parameter S_CMD bound to: 4 - type: integer 
	Parameter S_CMD_DATA bound to: 5 - type: integer 
	Parameter S_READ_WAIT bound to: 6 - type: integer 
	Parameter S_READ bound to: 7 - type: integer 
	Parameter S_READ_ACK bound to: 8 - type: integer 
	Parameter S_WRITE_TOKEN bound to: 9 - type: integer 
	Parameter S_WRITE_DATA_0 bound to: 10 - type: integer 
	Parameter S_WRITE_DATA_1 bound to: 11 - type: integer 
	Parameter S_WRITE_CRC bound to: 12 - type: integer 
	Parameter S_WRITE_SUC bound to: 13 - type: integer 
	Parameter S_WRITE_BUSY bound to: 14 - type: integer 
	Parameter S_WRITE_ACK bound to: 15 - type: integer 
	Parameter S_ERR bound to: 16 - type: integer 
	Parameter S_END bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sd_card_cmd' (11#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card/sd_card_cmd.v:32]
INFO: [Synth 8-638] synthesizing module 'spi_master' [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card/spi_master.v:29]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter DCLK_EDGE bound to: 1 - type: integer 
	Parameter DCLK_IDLE bound to: 2 - type: integer 
	Parameter ACK bound to: 3 - type: integer 
	Parameter LAST_HALF_CYCLE bound to: 4 - type: integer 
	Parameter ACK_WAIT bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'spi_master' (12#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card/spi_master.v:29]
INFO: [Synth 8-256] done synthesizing module 'sd_card_top' (13#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card/sd_card_top.v:29]
WARNING: [Synth 8-3848] Net rdempty in module/entity sd_card_audio does not have driver. [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:55]
INFO: [Synth 8-256] done synthesizing module 'sd_card_audio' (14#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:29]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/top.v:30]
WARNING: [Synth 8-3331] design sd_card_audio has unconnected port daclrc
WARNING: [Synth 8-3331] design sd_card_audio has unconnected port adcdat
WARNING: [Synth 8-3331] design i2c_master_top has unconnected port i2c_slave_dev_addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 462.410 ; gain = 157.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i2c_master_top_m0:i2c_read_req to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_config.v:130]
WARNING: [Synth 8-3295] tying undriven pin wav_read_m0:fifo_wr_cnt[15] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:112]
WARNING: [Synth 8-3295] tying undriven pin wav_read_m0:fifo_wr_cnt[14] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:112]
WARNING: [Synth 8-3295] tying undriven pin wav_read_m0:fifo_wr_cnt[13] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:112]
WARNING: [Synth 8-3295] tying undriven pin wav_read_m0:fifo_wr_cnt[12] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:112]
WARNING: [Synth 8-3295] tying undriven pin wav_read_m0:fifo_wr_cnt[11] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:112]
WARNING: [Synth 8-3295] tying undriven pin wav_read_m0:fifo_wr_cnt[10] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:112]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[7] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:128]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[6] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:128]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[5] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:128]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[4] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:128]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[3] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:128]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[2] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:128]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[1] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:128]
WARNING: [Synth 8-3295] tying undriven pin sd_card_top_m0:sd_sec_write_data[0] to constant 0 [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card_audio.v:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 462.410 ; gain = 157.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.runs/synth_1/.Xil/Vivado-1832-PC-201805041311/dcp1/afifo_8i_32o_1024_in_context.xdc] for cell 'sd_card_audio_m0/audio_buf'
Finished Parsing XDC File [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.runs/synth_1/.Xil/Vivado-1832-PC-201805041311/dcp1/afifo_8i_32o_1024_in_context.xdc] for cell 'sd_card_audio_m0/audio_buf'
Parsing XDC File [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/constrs_1/new/sd_card_audio.xdc]
Finished Parsing XDC File [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/constrs_1/new/sd_card_audio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/constrs_1/new/sd_card_audio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 808.113 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 808.113 ; gain = 503.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 808.113 ; gain = 503.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sd_card_audio_m0/audio_buf. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 808.113 ; gain = 503.242
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "c_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master_top'
INFO: [Synth 8-5544] ROM "read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_config'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lut_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wav_read'
INFO: [Synth 8-5546] ROM "header_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "header_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "header_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "header_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "header_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "header_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "header_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "header_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wav_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_sec_read_write'
INFO: [Synth 8-5546] ROM "block_read_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "block_write_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sd_card_cmd'
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_data_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cmd_req_error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card/spi_master.v:122]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |               000000000000000000
                 start_a |                            00001 |               000000000000000001
                 start_b |                            00010 |               000000000000000010
                 start_c |                            00011 |               000000000000000100
                 start_d |                            00100 |               000000000000001000
                 start_e |                            00101 |               000000000000010000
                  stop_a |                            00110 |               000000000000100000
                  stop_b |                            00111 |               000000000001000000
                  stop_c |                            01000 |               000000000010000000
                  stop_d |                            01001 |               000000000100000000
                    wr_a |                            01010 |               000010000000000000
                    wr_b |                            01011 |               000100000000000000
                    wr_c |                            01100 |               001000000000000000
                    wr_d |                            01101 |               010000000000000000
                    rd_a |                            01110 |               000000001000000000
                    rd_b |                            01111 |               000000010000000000
                    rd_c |                            10000 |               000000100000000000
                    rd_d |                            10001 |               000001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                 0000000000000001 |                             0000
           S_WR_DEV_ADDR |                 0000000000000010 |                             0001
           S_WR_REG_ADDR |                 0000000000010000 |                             0010
          S_WR_REG_ADDR1 |                 0000000000100000 |                             1101
               S_WR_DATA |                 0000000001000000 |                             0011
          S_RD_DEV_ADDR0 |                 0000000000000100 |                             0110
           S_WR_ERR_NACK |                 0000000000001000 |                             0101
               S_WR_STOP |                 0000000010000000 |                             1011
                S_WR_ACK |                 0000010000000000 |                             0100
           S_RD_REG_ADDR |                 0000100000000000 |                             0111
          S_RD_REG_ADDR1 |                 0001000000000000 |                             1110
          S_RD_DEV_ADDR1 |                 0010000000000000 |                             1000
               S_RD_DATA |                 0100000000000000 |                             1001
               S_RD_STOP |                 1000000000000000 |                             1010
                S_RD_ACK |                 0000000100000000 |                             1111
                  S_WAIT |                 0000001000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
          S_WR_I2C_CHECK |                               01 |                              001
                S_WR_I2C |                               10 |                              010
           S_WR_I2C_DONE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                             0000
                  S_FIND |                              001 |                             0001
             S_PLAY_WAIT |                              010 |                             0010
                  S_PLAY |                              011 |                             0011
                   S_END |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wav_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                            00000
                  S_CMD0 |                             0001 |                            00001
                  S_CMD8 |                             0010 |                            00010
                 S_CMD55 |                             0011 |                            00011
                 S_CMD41 |                             0100 |                            00100
                 S_CMD16 |                             0101 |                            10010
       S_WAIT_READ_WRITE |                             0110 |                            10001
                 S_CMD24 |                             0111 |                            00111
                 S_WRITE |                             1001 |                            01000
             S_WRITE_END |                             1010 |                            01111
                 S_CMD17 |                             1000 |                            00101
                  S_READ |                             1011 |                            00110
              S_READ_END |                             1100 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_sec_read_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00000 |                            00000
                  S_INIT |                            00001 |                            00010
                  S_WAIT |                            00010 |                            00001
               S_CMD_PRE |                            00011 |                            00011
                   S_CMD |                            00110 |                            00100
                   S_ERR |                            00111 |                            10000
              S_CMD_DATA |                            01000 |                            00101
                   S_END |                            01001 |                            10001
             S_READ_WAIT |                            00100 |                            00110
                  S_READ |                            01010 |                            00111
              S_READ_ACK |                            01011 |                            01000
           S_WRITE_TOKEN |                            00101 |                            01001
          S_WRITE_DATA_0 |                            01100 |                            01010
          S_WRITE_DATA_1 |                            01101 |                            01011
             S_WRITE_CRC |                            01110 |                            01100
             S_WRITE_SUC |                            01111 |                            01101
            S_WRITE_BUSY |                            10000 |                            01110
             S_WRITE_ACK |                            10001 |                            01111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sd_card_cmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               DCLK_IDLE |                              001 |                              010
               DCLK_EDGE |                              010 |                              001
         LAST_HALF_CYCLE |                              011 |                              100
                     ACK |                              100 |                              011
                ACK_WAIT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'spi_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 808.113 ; gain = 503.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 5     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 54    
+---Muxes : 
	  13 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	  32 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 2     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  16 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   6 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	  15 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 75    
	  18 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module i2c_master_bit_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	  18 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	  18 Input      1 Bit        Muxes := 6     
Module i2c_master_byte_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 6     
Module i2c_master_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  32 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module i2c_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module lut_wm8731 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ax_debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module audio_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wav_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module sd_card_sec_read_write 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  13 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 9     
Module sd_card_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	  16 Input     16 Bit        Muxes := 1     
	  16 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  16 Input      1 Bit        Muxes := 11    
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element i2c_master_top_m0/i2c_read_data_reg was removed.  [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/i2c_master/i2c_master_top.v:236]
WARNING: [Synth 8-6014] Unused sequential element ax_debounce_m0/button_posedge_reg was removed.  [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/ax_debounce.v:105]
INFO: [Synth 8-5545] ROM "ax_debounce_m0/button_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "wav_read_m0/header_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wav_read_m0/header_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wav_read_m0/header_2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wav_read_m0/header_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wav_read_m0/header_4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wav_read_m0/header_5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wav_read_m0/header_6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wav_read_m0/header_7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wav_read_m0/file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wav_read_m0/file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wav_read_m0/file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wav_read_m0/file_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_card_top_m0/sd_card_cmd_m0/spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_card_top_m0/sd_card_cmd_m0/spi_wr_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_card_top_m0/sd_card_cmd_m0/spi_wr_req" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element sd_card_top_m0/spi_master_m0/clk_cnt_reg was removed.  [F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.srcs/sources_1/src/sd_card/spi_master.v:122]
WARNING: [Synth 8-3331] design sd_card_audio has unconnected port daclrc
WARNING: [Synth 8-3331] design sd_card_audio has unconnected port adcdat
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[0]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[41]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[42]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[2]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[3]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[6]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[0]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[1]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[2]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[0]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[1]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[2]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[3]' (FDPE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[4]' (FDPE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[5]' (FDPE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[6]' (FDPE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[8]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[9]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[10]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[11]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[12]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[13]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[14]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15] )
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[5]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[6]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[3]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[4]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[5]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[6]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[8]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[9]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[10]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[11]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[12]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[13]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[14]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[47]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[46]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[0]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[1]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[3]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[4]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[5]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[6]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[7]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[8]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[8]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[9]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[9]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[10]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[10]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[11]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[11]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[12]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[12]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[13]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[13]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[14]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[14]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[15]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_reg[15]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[6]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[7]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[7]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[1]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[2]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[3]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[4]' (FDCE) to 'sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5] )
INFO: [Synth 8-3886] merging instance 'sd_card_audio_m0/wav_read_m0/state_code_reg[2]' (FDCE) to 'sd_card_audio_m0/wav_read_m0/state_code_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sd_card_audio_m0/wav_read_m0/state_code_reg[3] )
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sta_condition_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/busy_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/i2c_master_top_m0/error_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (i2c_config_m0/error_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_audio_m0/wav_read_m0/state_code_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/clk_div_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_r1_reg[5]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 808.113 ; gain = 503.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 808.113 ; gain = 503.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 823.770 ; gain = 518.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 833.234 ; gain = 528.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 833.234 ; gain = 528.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 833.234 ; gain = 528.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 833.234 ; gain = 528.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 833.234 ; gain = 528.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 833.234 ; gain = 528.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 833.234 ; gain = 528.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |afifo_8i_32o_1024 |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |afifo_8i_32o_1024 |     1|
|2     |BUFG              |     1|
|3     |CARRY4            |    60|
|4     |LUT1              |    34|
|5     |LUT2              |    54|
|6     |LUT3              |   155|
|7     |LUT4              |   219|
|8     |LUT5              |    96|
|9     |LUT6              |   218|
|10    |MUXF7             |     2|
|11    |FDCE              |   464|
|12    |FDPE              |    15|
|13    |FDRE              |   110|
|14    |FDSE              |     6|
|15    |IBUF              |     6|
|16    |IOBUF             |     2|
|17    |OBUF              |     8|
+------+------------------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |  1502|
|2     |  i2c_config_m0                 |i2c_config             |   327|
|3     |    i2c_master_top_m0           |i2c_master_top         |   302|
|4     |      byte_controller           |i2c_master_byte_ctrl   |   235|
|5     |        bit_controller          |i2c_master_bit_ctrl    |   166|
|6     |  sd_card_audio_m0              |sd_card_audio          |  1157|
|7     |    audio_tx_m0                 |audio_tx               |   138|
|8     |    ax_debounce_m0              |ax_debounce            |    92|
|9     |    sd_card_top_m0              |sd_card_top            |   455|
|10    |      sd_card_cmd_m0            |sd_card_cmd            |   192|
|11    |      sd_card_sec_read_write_m0 |sd_card_sec_read_write |   160|
|12    |      spi_master_m0             |spi_master             |   103|
|13    |    wav_read_m0                 |wav_read               |   420|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 833.234 ; gain = 528.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 833.234 ; gain = 182.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 833.234 ; gain = 528.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
198 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 833.234 ; gain = 539.832
INFO: [Common 17-1381] The checkpoint 'F:/demo_ax7035/demo_ax7035/11_sd_card_audio/sd_card_audio/sd_card_audio.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 833.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 20 10:27:14 2018...
